Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri May 17 12:17:25 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.701        0.000                      0                  130        0.192        0.000                      0                  130        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.701        0.000                      0                  130        0.192        0.000                      0                  130        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 duty_cycle_ld17_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 2.885ns (45.967%)  route 3.391ns (54.033%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.704     5.307    clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  duty_cycle_ld17_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.456     5.763 f  duty_cycle_ld17_reg[5]/Q
                         net (fo=22, routed)          1.051     6.813    i_pwm_ld16/Q[5]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.146     6.959 r  i_pwm_ld16/hightime__0_carry__0_i_10/O
                         net (fo=2, routed)           0.487     7.447    i_pwm_ld16/hightime__0_carry__0_i_10_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.328     7.775 r  i_pwm_ld16/hightime__0_carry_i_8/O
                         net (fo=1, routed)           0.598     8.373    i_pwm_ld16/hightime__0_carry_i_8_n_0
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.124     8.497 r  i_pwm_ld16/hightime__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.497    i_pwm_ld16/hightime__0_carry_i_4_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  i_pwm_ld16/hightime__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    i_pwm_ld16/hightime__0_carry_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  i_pwm_ld16/hightime__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    i_pwm_ld16/hightime__0_carry__0_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.209 r  i_pwm_ld16/hightime__0_carry__1/O[0]
                         net (fo=2, routed)           0.767     9.975    i_pwm_ld16/hightime__0_carry__1_n_7
    SLICE_X6Y71          LUT4 (Prop_lut4_I0_O)        0.295    10.270 r  i_pwm_ld16/pwm_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.270    i_pwm_ld16/pwm_o0_carry__0_i_3_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.762 r  i_pwm_ld16/pwm_o0_carry__0/CO[1]
                         net (fo=1, routed)           0.489    11.251    i_pwm_ld16/pwm_o0_carry__0_n_2
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.332    11.583 r  i_pwm_ld16/pwm_o_i_1/O
                         net (fo=1, routed)           0.000    11.583    i_pwm_ld16/pwm_o_i_1_n_0
    SLICE_X7Y69          FDRE                                         r  i_pwm_ld16/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.592    15.015    i_pwm_ld16/CLK
    SLICE_X7Y69          FDRE                                         r  i_pwm_ld16/pwm_o_reg/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X7Y69          FDRE (Setup_fdre_C_D)        0.029    15.284    i_pwm_ld16/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 duty_cycle_ld17_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld17/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.453ns (45.330%)  route 2.958ns (54.670%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.706     5.309    clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  duty_cycle_ld17_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  duty_cycle_ld17_reg[3]/Q
                         net (fo=27, routed)          1.692     7.456    i_pwm_ld17/Q[3]
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.124     7.580 r  i_pwm_ld17/hightime__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     7.580    i_pwm_ld17/hightime__0_carry__0_i_8__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.112 r  i_pwm_ld17/hightime__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.112    i_pwm_ld17/hightime__0_carry__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.334 r  i_pwm_ld17/hightime__0_carry__1/O[0]
                         net (fo=2, routed)           0.834     9.168    i_pwm_ld17/hightime[13]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.299     9.467 r  i_pwm_ld17/pwm_o0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     9.467    i_pwm_ld17/pwm_o0_carry__0_i_3__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.958 r  i_pwm_ld17/pwm_o0_carry__0/CO[1]
                         net (fo=1, routed)           0.433    10.391    i_pwm_ld17/pwm_o0_carry__0_n_2
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.329    10.720 r  i_pwm_ld17/pwm_o_i_1__0/O
                         net (fo=1, routed)           0.000    10.720    i_pwm_ld17/pwm_o_i_1__0_n_0
    SLICE_X1Y72          FDRE                                         r  i_pwm_ld17/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.591    15.014    i_pwm_ld17/CLK
    SLICE_X1Y72          FDRE                                         r  i_pwm_ld17/pwm_o_reg/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.029    15.266    i_pwm_ld17/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 i_pwm_ld16/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.732ns (18.661%)  route 3.191ns (81.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.706     5.309    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  i_pwm_ld16/timer_reg[10]/Q
                         net (fo=5, routed)           1.237     7.001    i_pwm_ld16/timer_reg_n_0_[10]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  i_pwm_ld16/timer[13]_i_2/O
                         net (fo=1, routed)           1.011     8.136    i_pwm_ld16/timer[13]_i_2_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.152     8.288 r  i_pwm_ld16/timer[13]_i_1/O
                         net (fo=14, routed)          0.943     9.231    i_pwm_ld16/timer[13]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  i_pwm_ld16/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.586    15.009    i_pwm_ld16/CLK
    SLICE_X7Y74          FDRE                                         r  i_pwm_ld16/timer_reg[13]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y74          FDRE (Setup_fdre_C_R)       -0.637    14.612    i_pwm_ld16/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 i_pwm_ld16/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.732ns (19.344%)  route 3.052ns (80.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.706     5.309    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  i_pwm_ld16/timer_reg[10]/Q
                         net (fo=5, routed)           1.237     7.001    i_pwm_ld16/timer_reg_n_0_[10]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  i_pwm_ld16/timer[13]_i_2/O
                         net (fo=1, routed)           1.011     8.136    i_pwm_ld16/timer[13]_i_2_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.152     8.288 r  i_pwm_ld16/timer[13]_i_1/O
                         net (fo=14, routed)          0.805     9.093    i_pwm_ld16/timer[13]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.011    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X7Y73          FDRE (Setup_fdre_C_R)       -0.637    14.636    i_pwm_ld16/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 i_pwm_ld16/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.732ns (19.344%)  route 3.052ns (80.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.706     5.309    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  i_pwm_ld16/timer_reg[10]/Q
                         net (fo=5, routed)           1.237     7.001    i_pwm_ld16/timer_reg_n_0_[10]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  i_pwm_ld16/timer[13]_i_2/O
                         net (fo=1, routed)           1.011     8.136    i_pwm_ld16/timer[13]_i_2_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.152     8.288 r  i_pwm_ld16/timer[13]_i_1/O
                         net (fo=14, routed)          0.805     9.093    i_pwm_ld16/timer[13]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.011    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[11]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X7Y73          FDRE (Setup_fdre_C_R)       -0.637    14.636    i_pwm_ld16/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 i_pwm_ld16/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.732ns (19.344%)  route 3.052ns (80.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.706     5.309    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  i_pwm_ld16/timer_reg[10]/Q
                         net (fo=5, routed)           1.237     7.001    i_pwm_ld16/timer_reg_n_0_[10]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  i_pwm_ld16/timer[13]_i_2/O
                         net (fo=1, routed)           1.011     8.136    i_pwm_ld16/timer[13]_i_2_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.152     8.288 r  i_pwm_ld16/timer[13]_i_1/O
                         net (fo=14, routed)          0.805     9.093    i_pwm_ld16/timer[13]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.011    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[12]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X7Y73          FDRE (Setup_fdre_C_R)       -0.637    14.636    i_pwm_ld16/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 i_pwm_ld16/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.732ns (19.344%)  route 3.052ns (80.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.706     5.309    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  i_pwm_ld16/timer_reg[10]/Q
                         net (fo=5, routed)           1.237     7.001    i_pwm_ld16/timer_reg_n_0_[10]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  i_pwm_ld16/timer[13]_i_2/O
                         net (fo=1, routed)           1.011     8.136    i_pwm_ld16/timer[13]_i_2_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.152     8.288 r  i_pwm_ld16/timer[13]_i_1/O
                         net (fo=14, routed)          0.805     9.093    i_pwm_ld16/timer[13]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.011    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[9]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X7Y73          FDRE (Setup_fdre_C_R)       -0.637    14.636    i_pwm_ld16/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 i_pwm_ld16/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.732ns (20.133%)  route 2.904ns (79.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.706     5.309    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  i_pwm_ld16/timer_reg[10]/Q
                         net (fo=5, routed)           1.237     7.001    i_pwm_ld16/timer_reg_n_0_[10]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  i_pwm_ld16/timer[13]_i_2/O
                         net (fo=1, routed)           1.011     8.136    i_pwm_ld16/timer[13]_i_2_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.152     8.288 r  i_pwm_ld16/timer[13]_i_1/O
                         net (fo=14, routed)          0.657     8.945    i_pwm_ld16/timer[13]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  i_pwm_ld16/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.012    i_pwm_ld16/CLK
    SLICE_X7Y72          FDRE                                         r  i_pwm_ld16/timer_reg[5]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X7Y72          FDRE (Setup_fdre_C_R)       -0.637    14.615    i_pwm_ld16/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 i_pwm_ld16/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.732ns (20.133%)  route 2.904ns (79.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.706     5.309    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  i_pwm_ld16/timer_reg[10]/Q
                         net (fo=5, routed)           1.237     7.001    i_pwm_ld16/timer_reg_n_0_[10]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  i_pwm_ld16/timer[13]_i_2/O
                         net (fo=1, routed)           1.011     8.136    i_pwm_ld16/timer[13]_i_2_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.152     8.288 r  i_pwm_ld16/timer[13]_i_1/O
                         net (fo=14, routed)          0.657     8.945    i_pwm_ld16/timer[13]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  i_pwm_ld16/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.012    i_pwm_ld16/CLK
    SLICE_X7Y72          FDRE                                         r  i_pwm_ld16/timer_reg[6]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X7Y72          FDRE (Setup_fdre_C_R)       -0.637    14.615    i_pwm_ld16/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 i_pwm_ld16/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.732ns (20.133%)  route 2.904ns (79.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.706     5.309    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  i_pwm_ld16/timer_reg[10]/Q
                         net (fo=5, routed)           1.237     7.001    i_pwm_ld16/timer_reg_n_0_[10]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  i_pwm_ld16/timer[13]_i_2/O
                         net (fo=1, routed)           1.011     8.136    i_pwm_ld16/timer[13]_i_2_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.152     8.288 r  i_pwm_ld16/timer[13]_i_1/O
                         net (fo=14, routed)          0.657     8.945    i_pwm_ld16/timer[13]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  i_pwm_ld16/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.012    i_pwm_ld16/CLK
    SLICE_X7Y72          FDRE                                         r  i_pwm_ld16/timer_reg[7]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X7Y72          FDRE (Setup_fdre_C_R)       -0.637    14.615    i_pwm_ld16/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 i_pwm_ld17/pwm_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    i_pwm_ld17/CLK
    SLICE_X1Y72          FDRE                                         r  i_pwm_ld17/pwm_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  i_pwm_ld17/pwm_o_reg/Q
                         net (fo=2, routed)           0.134     1.788    pwm_o
    SLICE_X0Y72          FDRE                                         r  led_color_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  led_color_o_reg[5]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.070     1.596    led_color_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  counter_reg[1]/Q
                         net (fo=9, routed)           0.117     1.794    counter_reg[1]
    SLICE_X7Y79          LUT5 (Prop_lut5_I2_O)        0.048     1.842 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.842    p_0_in__0[4]
    SLICE_X7Y79          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.107     1.633    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  counter_reg[1]/Q
                         net (fo=9, routed)           0.117     1.794    counter_reg[1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.045     1.839 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    p_0_in__0[3]
    SLICE_X7Y79          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.091     1.617    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  counter_reg[1]/Q
                         net (fo=9, routed)           0.118     1.795    counter_reg[1]
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.840    p_0_in__0[6]
    SLICE_X7Y79          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.092     1.618    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.617%)  route 0.155ns (45.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  counter_reg[3]/Q
                         net (fo=7, routed)           0.155     1.809    counter_reg[3]
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    p_0_in__0[0]
    SLICE_X7Y79          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.092     1.605    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_pwm_ld16/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.512    i_pwm_ld16/CLK
    SLICE_X7Y72          FDRE                                         r  i_pwm_ld16/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  i_pwm_ld16/timer_reg[8]/Q
                         net (fo=5, routed)           0.118     1.771    i_pwm_ld16/timer_reg_n_0_[8]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  i_pwm_ld16/timer0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.879    i_pwm_ld16/timer0_carry__0_n_4
    SLICE_X7Y72          FDRE                                         r  i_pwm_ld16/timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     2.026    i_pwm_ld16/CLK
    SLICE_X7Y72          FDRE                                         r  i_pwm_ld16/timer_reg[8]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.105     1.617    i_pwm_ld16/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_pwm_ld17/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld17/timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    i_pwm_ld17/CLK
    SLICE_X3Y71          FDRE                                         r  i_pwm_ld17/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  i_pwm_ld17/timer_reg[0]/Q
                         net (fo=4, routed)           0.168     1.823    i_pwm_ld17/timer[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  i_pwm_ld17/timer[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    i_pwm_ld17/p_1_in[0]
    SLICE_X3Y71          FDRE                                         r  i_pwm_ld17/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     2.030    i_pwm_ld17/CLK
    SLICE_X3Y71          FDRE                                         r  i_pwm_ld17/timer_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091     1.604    i_pwm_ld17/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i_pwm_ld16/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.510    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  i_pwm_ld16/timer_reg[12]/Q
                         net (fo=5, routed)           0.120     1.772    i_pwm_ld16/timer_reg_n_0_[12]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  i_pwm_ld16/timer0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.880    i_pwm_ld16/timer0_carry__1_n_4
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     2.024    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[12]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.105     1.615    i_pwm_ld16/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i_pwm_ld16/pwm_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.514    i_pwm_ld16/CLK
    SLICE_X7Y69          FDRE                                         r  i_pwm_ld16/pwm_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  i_pwm_ld16/pwm_o_reg/Q
                         net (fo=2, routed)           0.170     1.826    i_pwm_ld16/D[0]
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  i_pwm_ld16/pwm_o_i_1/O
                         net (fo=1, routed)           0.000     1.871    i_pwm_ld16/pwm_o_i_1_n_0
    SLICE_X7Y69          FDRE                                         r  i_pwm_ld16/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.864     2.029    i_pwm_ld16/CLK
    SLICE_X7Y69          FDRE                                         r  i_pwm_ld16/pwm_o_reg/C
                         clock pessimism             -0.514     1.514    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.091     1.605    i_pwm_ld16/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 i_pwm_ld16/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.510    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  i_pwm_ld16/timer_reg[9]/Q
                         net (fo=5, routed)           0.117     1.769    i_pwm_ld16/timer_reg_n_0_[9]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  i_pwm_ld16/timer0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.884    i_pwm_ld16/timer0_carry__1_n_7
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     2.024    i_pwm_ld16/CLK
    SLICE_X7Y73          FDRE                                         r  i_pwm_ld16/timer_reg[9]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.105     1.615    i_pwm_ld16/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79     counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79     counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79     counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     duty_cycle_ld17_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y73     duty_cycle_ld17_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79     counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_color_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.883ns  (logic 3.980ns (67.647%)  route 1.903ns (32.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  led_color_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  led_color_o_reg[5]/Q
                         net (fo=1, routed)           1.903     7.670    led_color_o_OBUF[5]
    N16                  OBUF (Prop_obuf_I_O)         3.524    11.194 r  led_color_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.194    led_color_o[5]
    N16                                                               r  led_color_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.812ns  (logic 3.973ns (68.361%)  route 1.839ns (31.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  led_color_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  led_color_o_reg[2]/Q
                         net (fo=1, routed)           1.839     7.605    led_color_o_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         3.517    11.122 r  led_color_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.122    led_color_o[2]
    N15                                                               r  led_color_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_color_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.359ns (78.109%)  route 0.381ns (21.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.512    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  led_color_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  led_color_o_reg[2]/Q
                         net (fo=1, routed)           0.381     2.034    led_color_o_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.253 r  led_color_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.253    led_color_o[2]
    N15                                                               r  led_color_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.366ns (75.577%)  route 0.441ns (24.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  led_color_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_color_o_reg[5]/Q
                         net (fo=1, routed)           0.441     2.096    led_color_o_OBUF[5]
    N16                  OBUF (Prop_obuf_I_O)         1.225     3.320 r  led_color_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.320    led_color_o[5]
    N16                                                               r  led_color_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





