--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml trabalho1.twx trabalho1.ncd -o trabalho1.twr trabalho1.pcf
-ucf hw_description (1).ucf

Design file:              trabalho1.ncd
Physical constraint file: trabalho1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_cnt1 |    0.427(R)|    0.842(R)|mclk_BUFGP        |   0.000|
button_cnt2 |    0.773(R)|    0.564(R)|mclk_BUFGP        |   0.000|
up_down_c1  |    2.415(R)|    0.018(R)|mclk_BUFGP        |   0.000|
up_down_c2  |    1.759(R)|    0.357(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led_left<0> |    7.860(R)|mclk_BUFGP        |   0.000|
led_left<1> |    8.387(R)|mclk_BUFGP        |   0.000|
led_left<2> |    9.302(R)|mclk_BUFGP        |   0.000|
led_left<3> |    8.256(R)|mclk_BUFGP        |   0.000|
led_rigth<0>|    7.778(R)|mclk_BUFGP        |   0.000|
led_rigth<1>|    8.856(R)|mclk_BUFGP        |   0.000|
led_rigth<2>|    7.952(R)|mclk_BUFGP        |   0.000|
led_rigth<3>|    7.961(R)|mclk_BUFGP        |   0.000|
seg<0>      |   14.466(R)|mclk_BUFGP        |   0.000|
seg<1>      |   14.680(R)|mclk_BUFGP        |   0.000|
seg<2>      |   14.666(R)|mclk_BUFGP        |   0.000|
seg<3>      |   14.545(R)|mclk_BUFGP        |   0.000|
seg<4>      |   14.731(R)|mclk_BUFGP        |   0.000|
seg<5>      |   14.445(R)|mclk_BUFGP        |   0.000|
seg<6>      |   14.794(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.422|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sel            |seg<0>         |   10.643|
sel            |seg<1>         |   10.794|
sel            |seg<2>         |   10.838|
sel            |seg<3>         |   10.657|
sel            |seg<4>         |   10.711|
sel            |seg<5>         |   10.677|
sel            |seg<6>         |   10.961|
---------------+---------------+---------+


Analysis completed Tue Oct 10 20:09:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 209 MB



