Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct  8 13:35:54 2024
| Host         : LAPTOP-293MO244 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].cd/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: genblk1[18].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].cd/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.133       -0.133                      1                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    32  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.133       -0.133                      1                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.133ns,  Total Violation       -0.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 3.859ns (38.245%)  route 6.231ns (61.755%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  val_reg[8]/Q
                         net (fo=29, routed)          0.847     6.444    val_reg_n_0_[8]
    SLICE_X63Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.568 r  n2[0]_i_52/O
                         net (fo=2, routed)           0.418     6.985    n2[0]_i_52_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.109 r  n2[0]_i_18/O
                         net (fo=2, routed)           0.776     7.885    n2[0]_i_18_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.283 r  n2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.292    n2_reg[0]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.531 r  n2_reg[3]_i_11/O[2]
                         net (fo=12, routed)          0.876     9.408    n2_reg[3]_i_11_n_5
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.302     9.710 r  n2[0]_i_71/O
                         net (fo=1, routed)           0.000     9.710    n2[0]_i_71_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  n2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.260    n2_reg[0]_i_34_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.594 r  n2_reg[0]_i_14/O[1]
                         net (fo=3, routed)           0.602    11.195    n2_reg[0]_i_14_n_6
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.303    11.498 r  n2[0]_i_12/O
                         net (fo=1, routed)           0.000    11.498    n2[0]_i_12_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.031 r  n2_reg[0]_i_2/CO[3]
                         net (fo=5, routed)           0.635    12.666    n2_reg[0]_i_2_n_0
    SLICE_X65Y25         LUT3 (Prop_lut3_I2_O)        0.124    12.790 r  n2[3]_i_15/O
                         net (fo=5, routed)           0.531    13.321    n2[3]_i_15_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124    13.445 r  n2[3]_i_14/O
                         net (fo=1, routed)           0.799    14.245    n21[7]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.369 r  n2[3]_i_4/O
                         net (fo=3, routed)           0.739    15.108    n2[3]_i_4_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.232 r  n2[2]_i_1/O
                         net (fo=1, routed)           0.000    15.232    n2[2]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  n2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  n2_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.029    15.099    n2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.952ns  (logic 3.859ns (38.775%)  route 6.093ns (61.225%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  val_reg[8]/Q
                         net (fo=29, routed)          0.847     6.444    val_reg_n_0_[8]
    SLICE_X63Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.568 r  n2[0]_i_52/O
                         net (fo=2, routed)           0.418     6.985    n2[0]_i_52_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.109 r  n2[0]_i_18/O
                         net (fo=2, routed)           0.776     7.885    n2[0]_i_18_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.283 r  n2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.292    n2_reg[0]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.531 r  n2_reg[3]_i_11/O[2]
                         net (fo=12, routed)          0.876     9.408    n2_reg[3]_i_11_n_5
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.302     9.710 r  n2[0]_i_71/O
                         net (fo=1, routed)           0.000     9.710    n2[0]_i_71_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  n2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.260    n2_reg[0]_i_34_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.594 r  n2_reg[0]_i_14/O[1]
                         net (fo=3, routed)           0.602    11.195    n2_reg[0]_i_14_n_6
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.303    11.498 r  n2[0]_i_12/O
                         net (fo=1, routed)           0.000    11.498    n2[0]_i_12_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.031 r  n2_reg[0]_i_2/CO[3]
                         net (fo=5, routed)           0.635    12.666    n2_reg[0]_i_2_n_0
    SLICE_X65Y25         LUT3 (Prop_lut3_I2_O)        0.124    12.790 r  n2[3]_i_15/O
                         net (fo=5, routed)           0.531    13.321    n2[3]_i_15_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124    13.445 r  n2[3]_i_14/O
                         net (fo=1, routed)           0.799    14.245    n21[7]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.369 r  n2[3]_i_4/O
                         net (fo=3, routed)           0.601    14.970    n2[3]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124    15.094 r  n2[1]_i_1/O
                         net (fo=1, routed)           0.000    15.094    n2[1]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  n2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X65Y24         FDSE                                         r  n2_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.029    15.097    n2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -15.094    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 3.859ns (39.225%)  route 5.979ns (60.775%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  val_reg[8]/Q
                         net (fo=29, routed)          0.847     6.444    val_reg_n_0_[8]
    SLICE_X63Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.568 r  n2[0]_i_52/O
                         net (fo=2, routed)           0.418     6.985    n2[0]_i_52_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.109 r  n2[0]_i_18/O
                         net (fo=2, routed)           0.776     7.885    n2[0]_i_18_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.283 r  n2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.292    n2_reg[0]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.531 r  n2_reg[3]_i_11/O[2]
                         net (fo=12, routed)          0.876     9.408    n2_reg[3]_i_11_n_5
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.302     9.710 r  n2[0]_i_71/O
                         net (fo=1, routed)           0.000     9.710    n2[0]_i_71_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  n2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.260    n2_reg[0]_i_34_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.594 r  n2_reg[0]_i_14/O[1]
                         net (fo=3, routed)           0.602    11.195    n2_reg[0]_i_14_n_6
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.303    11.498 r  n2[0]_i_12/O
                         net (fo=1, routed)           0.000    11.498    n2[0]_i_12_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.031 r  n2_reg[0]_i_2/CO[3]
                         net (fo=5, routed)           0.635    12.666    n2_reg[0]_i_2_n_0
    SLICE_X65Y25         LUT3 (Prop_lut3_I2_O)        0.124    12.790 r  n2[3]_i_15/O
                         net (fo=5, routed)           0.531    13.321    n2[3]_i_15_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124    13.445 r  n2[3]_i_14/O
                         net (fo=1, routed)           0.799    14.245    n21[7]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.369 r  n2[3]_i_4/O
                         net (fo=3, routed)           0.487    14.855    n2[3]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.979 r  n2[3]_i_1/O
                         net (fo=1, routed)           0.000    14.979    n2[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  n2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X65Y24         FDSE                                         r  n2_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.032    15.100    n2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 3.481ns (40.382%)  route 5.139ns (59.618%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  val_reg[8]/Q
                         net (fo=29, routed)          0.847     6.444    val_reg_n_0_[8]
    SLICE_X63Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.568 r  n2[0]_i_52/O
                         net (fo=2, routed)           0.418     6.985    n2[0]_i_52_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.109 r  n2[0]_i_18/O
                         net (fo=2, routed)           0.776     7.885    n2[0]_i_18_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.283 r  n2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.292    n2_reg[0]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.531 r  n2_reg[3]_i_11/O[2]
                         net (fo=12, routed)          0.876     9.408    n2_reg[3]_i_11_n_5
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.302     9.710 r  n2[0]_i_71/O
                         net (fo=1, routed)           0.000     9.710    n2[0]_i_71_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.260 r  n2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.260    n2_reg[0]_i_34_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.594 r  n2_reg[0]_i_14/O[1]
                         net (fo=3, routed)           0.602    11.195    n2_reg[0]_i_14_n_6
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.303    11.498 r  n2[0]_i_12/O
                         net (fo=1, routed)           0.000    11.498    n2[0]_i_12_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.031 r  n2_reg[0]_i_2/CO[3]
                         net (fo=5, routed)           0.797    12.828    n2_reg[0]_i_2_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.118    12.946 r  n2[0]_i_1/O
                         net (fo=1, routed)           0.815    13.761    n2[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  n2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  n2_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)       -0.269    14.799    n2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 3.416ns (43.462%)  route 4.444ns (56.538%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  val_reg[10]/Q
                         net (fo=50, routed)          1.357     6.955    val_reg_n_0_[10]
    SLICE_X58Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.079 r  n3[3]_i_57/O
                         net (fo=1, routed)           0.000     7.079    n3[3]_i_57_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.629 r  n3_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.629    n3_reg[3]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.851 r  n3_reg[3]_i_35/O[0]
                         net (fo=3, routed)           1.032     8.883    n3_reg[3]_i_35_n_7
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.299     9.182 r  n3[3]_i_14/O
                         net (fo=1, routed)           0.000     9.182    n3[3]_i_14_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.762 r  n3_reg[3]_i_4/O[2]
                         net (fo=3, routed)           0.821    10.583    n3_reg[3]_i_4_n_5
    SLICE_X59Y24         LUT4 (Prop_lut4_I2_O)        0.302    10.885 r  n3[3]_i_21/O
                         net (fo=1, routed)           0.000    10.885    n3[3]_i_21_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.455 r  n3_reg[3]_i_5/CO[2]
                         net (fo=4, routed)           0.436    11.891    n3_reg[3]_i_5_n_1
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.313    12.204 r  n3[0]_i_1/O
                         net (fo=1, routed)           0.798    13.002    n3[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  n3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  n3_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)       -0.105    14.965    n3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n3_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 3.416ns (45.947%)  route 4.019ns (54.053%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  val_reg[10]/Q
                         net (fo=50, routed)          1.357     6.955    val_reg_n_0_[10]
    SLICE_X58Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.079 r  n3[3]_i_57/O
                         net (fo=1, routed)           0.000     7.079    n3[3]_i_57_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.629 r  n3_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.629    n3_reg[3]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.851 r  n3_reg[3]_i_35/O[0]
                         net (fo=3, routed)           1.032     8.883    n3_reg[3]_i_35_n_7
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.299     9.182 r  n3[3]_i_14/O
                         net (fo=1, routed)           0.000     9.182    n3[3]_i_14_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.762 r  n3_reg[3]_i_4/O[2]
                         net (fo=3, routed)           0.821    10.583    n3_reg[3]_i_4_n_5
    SLICE_X59Y24         LUT4 (Prop_lut4_I2_O)        0.302    10.885 r  n3[3]_i_21/O
                         net (fo=1, routed)           0.000    10.885    n3[3]_i_21_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.455 r  n3_reg[3]_i_5/CO[2]
                         net (fo=4, routed)           0.809    12.264    n3_reg[3]_i_5_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.313    12.577 r  n3[1]_i_1/O
                         net (fo=1, routed)           0.000    12.577    n3[1]_i_1_n_0
    SLICE_X61Y22         FDSE                                         r  n3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDSE                                         r  n3_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDSE (Setup_fdse_C_D)        0.031    15.101    n3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 3.416ns (47.049%)  route 3.844ns (52.951%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  val_reg[10]/Q
                         net (fo=50, routed)          1.357     6.955    val_reg_n_0_[10]
    SLICE_X58Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.079 r  n3[3]_i_57/O
                         net (fo=1, routed)           0.000     7.079    n3[3]_i_57_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.629 r  n3_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.629    n3_reg[3]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.851 r  n3_reg[3]_i_35/O[0]
                         net (fo=3, routed)           1.032     8.883    n3_reg[3]_i_35_n_7
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.299     9.182 r  n3[3]_i_14/O
                         net (fo=1, routed)           0.000     9.182    n3[3]_i_14_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.762 r  n3_reg[3]_i_4/O[2]
                         net (fo=3, routed)           0.821    10.583    n3_reg[3]_i_4_n_5
    SLICE_X59Y24         LUT4 (Prop_lut4_I2_O)        0.302    10.885 r  n3[3]_i_21/O
                         net (fo=1, routed)           0.000    10.885    n3[3]_i_21_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.455 r  n3_reg[3]_i_5/CO[2]
                         net (fo=4, routed)           0.635    12.090    n3_reg[3]_i_5_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.313    12.403 r  n3[2]_i_1/O
                         net (fo=1, routed)           0.000    12.403    n3[2]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  n3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  n3_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.031    15.101    n3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n3_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 3.416ns (47.056%)  route 3.843ns (52.944%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  val_reg[10]/Q
                         net (fo=50, routed)          1.357     6.955    val_reg_n_0_[10]
    SLICE_X58Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.079 r  n3[3]_i_57/O
                         net (fo=1, routed)           0.000     7.079    n3[3]_i_57_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.629 r  n3_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.629    n3_reg[3]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.851 r  n3_reg[3]_i_35/O[0]
                         net (fo=3, routed)           1.032     8.883    n3_reg[3]_i_35_n_7
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.299     9.182 r  n3[3]_i_14/O
                         net (fo=1, routed)           0.000     9.182    n3[3]_i_14_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.762 r  n3_reg[3]_i_4/O[2]
                         net (fo=3, routed)           0.821    10.583    n3_reg[3]_i_4_n_5
    SLICE_X59Y24         LUT4 (Prop_lut4_I2_O)        0.302    10.885 r  n3[3]_i_21/O
                         net (fo=1, routed)           0.000    10.885    n3[3]_i_21_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.455 r  n3_reg[3]_i_5/CO[2]
                         net (fo=4, routed)           0.634    12.089    n3_reg[3]_i_5_n_1
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.313    12.402 r  n3[3]_i_2/O
                         net (fo=1, routed)           0.000    12.402    n3[3]_i_2_n_0
    SLICE_X61Y22         FDSE                                         r  n3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDSE                                         r  n3_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDSE (Setup_fdse_C_D)        0.032    15.102    n3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 1.666ns (23.482%)  route 5.429ns (76.518%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  val_reg[10]/Q
                         net (fo=50, routed)          1.869     7.467    val_reg_n_0_[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I1_O)        0.152     7.619 r  n1[3]_i_25/O
                         net (fo=3, routed)           0.449     8.069    n11[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.326     8.395 r  n1[3]_i_18/O
                         net (fo=8, routed)           0.688     9.083    n11[6]
    SLICE_X58Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  n1[3]_i_15/O
                         net (fo=3, routed)           0.831    10.038    n1[3]_i_15_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.162 r  n1[3]_i_4/O
                         net (fo=9, routed)           0.846    11.008    n11[3]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.152    11.160 r  n1[0]_i_2/O
                         net (fo=4, routed)           0.746    11.905    n1[0]_i_2_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.332    12.237 r  n0[2]_i_1/O
                         net (fo=1, routed)           0.000    12.237    p_1_in[2]
    SLICE_X63Y20         FDRE                                         r  n0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  n0_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.031    15.119    n0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 1.666ns (23.753%)  route 5.348ns (76.247%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  val_reg[10]/Q
                         net (fo=50, routed)          1.869     7.467    val_reg_n_0_[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I1_O)        0.152     7.619 r  n1[3]_i_25/O
                         net (fo=3, routed)           0.449     8.069    n11[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.326     8.395 r  n1[3]_i_18/O
                         net (fo=8, routed)           0.688     9.083    n11[6]
    SLICE_X58Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.207 r  n1[3]_i_15/O
                         net (fo=3, routed)           0.831    10.038    n1[3]_i_15_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.162 r  n1[3]_i_4/O
                         net (fo=9, routed)           0.846    11.008    n11[3]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.152    11.160 r  n1[0]_i_2/O
                         net (fo=4, routed)           0.664    11.824    n1[0]_i_2_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.332    12.156 r  n1[0]_i_1/O
                         net (fo=1, routed)           0.000    12.156    n11[0]
    SLICE_X63Y20         FDRE                                         r  n1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  n1_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.031    15.119    n1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                  2.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[0].cd/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].cd/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.469    genblk1[0].cd/CLK
    SLICE_X59Y30         FDRE                                         r  genblk1[0].cd/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  genblk1[0].cd/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.778    genblk1[0].cd/clkDiv_reg_0
    SLICE_X59Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  genblk1[0].cd/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.823    genblk1[0].cd/clkDiv_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  genblk1[0].cd/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.981    genblk1[0].cd/CLK
    SLICE_X59Y30         FDRE                                         r  genblk1[0].cd/clkDiv_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.091     1.560    genblk1[0].cd/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n0_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.642%)  route 0.196ns (48.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  val_reg[1]/Q
                         net (fo=14, routed)          0.196     1.827    val_reg_n_0_[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  n0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    p_1_in[3]
    SLICE_X63Y21         FDSE                                         r  n0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y21         FDSE                                         r  n0_reg[3]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X63Y21         FDSE (Hold_fdse_C_D)         0.091     1.594    n0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n3_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.198%)  route 0.226ns (54.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  val_reg[13]/Q
                         net (fo=44, routed)          0.226     1.833    val_reg_n_0_[13]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  n3[3]_i_2/O
                         net (fo=1, routed)           0.000     1.878    n3[3]_i_2_n_0
    SLICE_X61Y22         FDSE                                         r  n3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X61Y22         FDSE                                         r  n3_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y22         FDSE (Hold_fdse_C_D)         0.092     1.592    n3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n3_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.921%)  route 0.258ns (58.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  val_reg[11]/Q
                         net (fo=49, routed)          0.258     1.865    val_reg_n_0_[11]
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.910 r  n3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    n3[1]_i_1_n_0
    SLICE_X61Y22         FDSE                                         r  n3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X61Y22         FDSE                                         r  n3_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y22         FDSE (Hold_fdse_C_D)         0.092     1.592    n3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.678%)  route 0.283ns (60.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  val_reg[3]/Q
                         net (fo=22, routed)          0.283     1.892    val_reg_n_0_[3]
    SLICE_X63Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  n0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.937    p_1_in[2]
    SLICE_X63Y20         FDRE                                         r  n0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  n0_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.092     1.575    n0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.849%)  route 0.305ns (62.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  val_reg[10]/Q
                         net (fo=50, routed)          0.305     1.915    val_reg_n_0_[10]
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.960 r  n3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.960    n3[2]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  n3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  n3_reg[2]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.092     1.592    n3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n0_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.716%)  route 0.335ns (64.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  val_reg[3]/Q
                         net (fo=22, routed)          0.335     1.944    val_reg_n_0_[3]
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.989 r  n0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.989    p_1_in[1]
    SLICE_X63Y20         FDSE                                         r  n0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDSE                                         r  n0_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y20         FDSE (Hold_fdse_C_D)         0.091     1.574    n0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.286%)  route 0.395ns (73.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  val_reg[0]/Q
                         net (fo=10, routed)          0.395     2.002    p_1_in[0]
    SLICE_X61Y21         FDRE                                         r  n0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  n0_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.075     1.556    n0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.344%)  route 0.407ns (68.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  val_reg[2]/Q
                         net (fo=18, routed)          0.407     2.014    val_reg_n_0_[2]
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.059 r  n1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.059    n11[0]
    SLICE_X63Y20         FDRE                                         r  n1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  n1_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.092     1.596    n1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.254ns (37.553%)  route 0.422ns (62.447%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  val_reg[4]/Q
                         net (fo=27, routed)          0.258     1.888    val_reg_n_0_[4]
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.933 r  n1[3]_i_7/O
                         net (fo=7, routed)           0.164     2.097    n11[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.142 r  n1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.142    n1[2]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  n1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  n1_reg[2]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.092     1.573    n1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.568    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y30   genblk1[0].cd/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   n0_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   n0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   n0_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   n0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   n1_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   n1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   n1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   n2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   genblk1[0].cd/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   n0_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   n0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   n0_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   n0_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   n0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   n1_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   n1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   n1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   n2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   n2_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   n2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   n2_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   n2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   val_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   val_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   val_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   val_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   val_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   val_reg[9]/C



