// Seed: 3612665553
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  uwire id_3;
  logic \id_4 ;
  ;
  assign id_3 = -1 && id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3
);
  logic id_5;
  wire id_6;
  logic [1 : 1] id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wor id_2;
  output logic [7:0] id_1;
  assign id_1[1] = 1 & -1 ? 1 !=? 1 : id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_2 = -1'd0;
  assign id_2 = id_4;
endmodule
