// Seed: 2194257614
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri  module_0 = 1;
  wire id_3;
  id_4(
      .id_0(id_2), .id_1(1 == 1 && id_1), .id_2(id_2), .id_3(id_5), .id_4(1)
  );
  uwire id_6 = 1;
  id_7(
      .id_0(id_3), .min(id_3), .id_1(id_5)
  );
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri0 id_2,
    input tri id_3,
    output uwire id_4,
    input wand id_5,
    output supply0 id_6,
    output tri1 id_7
);
  tri id_9 = id_0 - 1;
  initial begin
    id_7 = id_9;
    id_9 = id_5;
  end
  assign id_2 = 1;
  wire id_10;
  module_0(
      id_10, id_10
  );
  wor id_11;
  tri1 id_12 = id_1 ? 1'b0 : id_0;
  supply1 id_13 = 1;
  assign id_11 = id_9;
  always force id_12.id_10 = 1;
  id_14(
      .id_0(1),
      .id_1(id_9 && (id_6)),
      .id_2(1'h0),
      .id_3(),
      .id_4(1'b0),
      .id_5(id_12),
      .id_6(),
      .id_7((!1 * id_2 + 1'b0))
  );
endmodule
