{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487768301183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487768301197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 22 13:58:20 2017 " "Processing started: Wed Feb 22 13:58:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487768301197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768301197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1soc_basic -c de1soc_basic " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc_basic -c de1soc_basic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768301197 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1487768302382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/push_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_system/push_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 push_synchronizer-rtl " "Found design unit 1: push_synchronizer-rtl" {  } { { "audio_system/push_synchronizer.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/push_synchronizer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325687 ""} { "Info" "ISGN_ENTITY_NAME" "1 push_synchronizer " "Found entity 1: push_synchronizer" {  } { { "audio_system/push_synchronizer.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/push_synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/iis2st.vhd 3 1 " "Found 3 design units, including 1 entities, in source file audio_system/iis2st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iis2st-functional " "Found design unit 1: iis2st-functional" {  } { { "audio_system/iis2st.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/iis2st.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325693 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iis2st-rtl " "Found design unit 2: iis2st-rtl" {  } { { "audio_system/iis2st.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/iis2st.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325693 ""} { "Info" "ISGN_ENTITY_NAME" "1 iis2st " "Found entity 1: iis2st" {  } { { "audio_system/iis2st.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/iis2st.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/elastic_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_system/elastic_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elastic_buffer-behaviour " "Found design unit 1: elastic_buffer-behaviour" {  } { { "audio_system/elastic_buffer.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/elastic_buffer.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325700 ""} { "Info" "ISGN_ENTITY_NAME" "1 elastic_buffer " "Found entity 1: elastic_buffer" {  } { { "audio_system/elastic_buffer.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/elastic_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_system/clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-arch " "Found design unit 1: clock_gen-arch" {  } { { "audio_system/clock_gen.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/clock_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325706 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "audio_system/clock_gen.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/clock_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_system/audio_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_system/audio_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_system-arch " "Found design unit 1: audio_system-arch" {  } { { "audio_system/audio_system.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/audio_system.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325712 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_system " "Found entity 1: audio_system" {  } { { "audio_system/audio_system.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/audio_system.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/audio_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audio_config/audio_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_config-rtl " "Found design unit 1: audio_config-rtl" {  } { { "ip/audio_config/audio_config.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/audio_config.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325717 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_config " "Found entity 1: audio_config" {  } { { "ip/audio_config/audio_config.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/audio_config.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "ip/audio_config/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325730 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768325735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_config/submodules/audio_config_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_config/submodules/audio_config_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_config_audio_and_video_config_0 " "Found entity 1: audio_config_audio_and_video_config_0" {  } { { "ip/audio_config/submodules/audio_config_audio_and_video_config_0.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/audio_config_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_clk/audio_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audio_clk/audio_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_clk-rtl " "Found design unit 1: audio_clk-rtl" {  } { { "ip/audio_clk/audio_clk.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/audio_clk.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325804 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_clk " "Found entity 1: audio_clk" {  } { { "ip/audio_clk/audio_clk.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/audio_clk.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_clk/submodules/audio_clk_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_clk/submodules/audio_clk_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk_audio_pll_0 " "Found entity 1: audio_clk_audio_pll_0" {  } { { "ip/audio_clk/submodules/audio_clk_audio_pll_0.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/submodules/audio_clk_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_clk/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_clk/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "ip/audio_clk/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk_audio_pll_0_audio_pll " "Found entity 1: audio_clk_audio_pll_0_audio_pll" {  } { { "ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_clk_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_clk_config-arch " "Found design unit 1: audio_clk_config-arch" {  } { { "audio_clk_config.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_clk_config.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325830 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_clk_config " "Found entity 1: audio_clk_config" {  } { { "audio_clk_config.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_clk_config.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1soc_audio_no_hps_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1soc_audio_no_hps_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1soc_audio_no_hps_top-behaviour " "Found design unit 1: de1soc_audio_no_hps_top-behaviour" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325838 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1soc_audio_no_hps_top " "Found entity 1: de1soc_audio_no_hps_top" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_logic-arch " "Found design unit 1: reset_logic-arch" {  } { { "reset_logic.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/reset_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325865 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_logic " "Found entity 1: reset_logic" {  } { { "reset_logic.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/reset_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487768325865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768325865 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768325872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1soc_audio_no_hps_top " "Elaborating entity \"de1soc_audio_no_hps_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487768325990 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N de1soc_audio_no_hps_top.vhd(167) " "VHDL Signal Declaration warning at de1soc_audio_no_hps_top.vhd(167): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487768325993 "|de1soc_audio_no_hps_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk_config audio_clk_config:comp_audio_clk_config " "Elaborating entity \"audio_clk_config\" for hierarchy \"audio_clk_config:comp_audio_clk_config\"" {  } { { "de1soc_audio_no_hps_top.vhd" "comp_audio_clk_config" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk audio_clk_config:comp_audio_clk_config\|audio_clk:u0 " "Elaborating entity \"audio_clk\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_clk:u0\"" {  } { { "audio_clk_config.vhd" "u0" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_clk_config.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk_audio_pll_0 audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0 " "Elaborating entity \"audio_clk_audio_pll_0\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\"" {  } { { "ip/audio_clk/audio_clk.vhd" "audio_pll_0" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/audio_clk.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk_audio_pll_0_audio_pll audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|audio_clk_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"audio_clk_audio_pll_0_audio_pll\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|audio_clk_audio_pll_0_audio_pll:audio_pll\"" {  } { { "ip/audio_clk/submodules/audio_clk_audio_pll_0.v" "audio_pll" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/submodules/audio_clk_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|audio_clk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|audio_clk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326095 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1487768326100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|audio_clk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|audio_clk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|audio_clk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|audio_clk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487768326101 ""}  } { { "ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/submodules/audio_clk_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487768326101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_clk:u0\|audio_clk_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "ip/audio_clk/submodules/audio_clk_audio_pll_0.v" "reset_from_locked" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_clk/submodules/audio_clk_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_config audio_clk_config:comp_audio_clk_config\|audio_config:u1 " "Elaborating entity \"audio_config\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_config:u1\"" {  } { { "audio_clk_config.vhd" "u1" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_clk_config.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_config_audio_and_video_config_0 audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"audio_config_audio_and_video_config_0\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "ip/audio_config/audio_config.vhd" "audio_and_video_config_0" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/audio_config.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "ip/audio_config/submodules/audio_config_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/audio_config_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487768326120 "|de1soc_audio_no_hps_top|audio_clk_config:comp_audio_clk_config|audio_config:u1|audio_config_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "ip/audio_config/submodules/audio_config_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/audio_config_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "ip/audio_config/submodules/audio_config_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/audio_config_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487768326136 "|de1soc_audio_no_hps_top|audio_clk_config:comp_audio_clk_config|audio_config:u1|audio_config_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "ip/audio_config/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487768326139 "|de1soc_audio_no_hps_top|audio_clk_config:comp_audio_clk_config|audio_config:u1|audio_config_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_system audio_system:comp_audio_system " "Elaborating entity \"audio_system\" for hierarchy \"audio_system:comp_audio_system\"" {  } { { "de1soc_audio_no_hps_top.vhd" "comp_audio_system" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen audio_system:comp_audio_system\|clock_gen:comp_clock_gen " "Elaborating entity \"clock_gen\" for hierarchy \"audio_system:comp_audio_system\|clock_gen:comp_clock_gen\"" {  } { { "audio_system/audio_system.vhd" "comp_clock_gen" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/audio_system.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326169 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n clock_gen.vhd(26) " "VHDL Process Statement warning at clock_gen.vhd(26): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audio_system/clock_gen.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/clock_gen.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1487768326171 "|de1soc_audio_no_hps_top|audio_system:comp_audio_system|clock_gen:comp_clock_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "iis2st audio_system:comp_audio_system\|iis2st:comp_iis2st A:rtl " "Elaborating entity \"iis2st\" using architecture \"A:rtl\" for hierarchy \"audio_system:comp_audio_system\|iis2st:comp_iis2st\"" {  } { { "audio_system/audio_system.vhd" "comp_iis2st" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/audio_system.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elastic_buffer audio_system:comp_audio_system\|elastic_buffer:comp_elastic_buffer " "Elaborating entity \"elastic_buffer\" for hierarchy \"audio_system:comp_audio_system\|elastic_buffer:comp_elastic_buffer\"" {  } { { "audio_system/audio_system.vhd" "comp_elastic_buffer" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/audio_system.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "push_synchronizer audio_system:comp_audio_system\|elastic_buffer:comp_elastic_buffer\|push_synchronizer:push_synchronizer_1 " "Elaborating entity \"push_synchronizer\" for hierarchy \"audio_system:comp_audio_system\|elastic_buffer:comp_elastic_buffer\|push_synchronizer:push_synchronizer_1\"" {  } { { "audio_system/elastic_buffer.vhd" "push_synchronizer_1" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/audio_system/elastic_buffer.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768326203 ""}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_FAST_SYNTHESIS" "" "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" {  } {  } 0 286029 "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" 0 0 "Analysis & Synthesis" 0 -1 1487768326606 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"audio_clk_config:comp_audio_clk_config\|audio_config:u1\|audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/ip/audio_config/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1487768327175 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1487768327175 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1487768328160 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1487768328277 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1487768328277 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1487768328277 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1487768328277 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768328410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768328410 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1487768328410 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487768328411 "|de1soc_audio_no_hps_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487768328411 "|de1soc_audio_no_hps_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487768328411 "|de1soc_audio_no_hps_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487768328411 "|de1soc_audio_no_hps_top|TD_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1487768328411 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[5\] AUD_ADCLRCK " "Output pin \"LEDR\[5\]\" driven by bidirectional pin \"AUD_ADCLRCK\" cannot be tri-stated" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 146 -1 0 } } { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 47 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1487768328420 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] AUD_BCLK " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"AUD_BCLK\" cannot be tri-stated" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 146 -1 0 } } { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 48 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1487768328420 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487768328600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 2 0 0 " "Adding 12 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1487768329146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487768329146 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1soc_audio_no_hps_top.vhd" "" { Text "C:/ETDSPC/git/ETDSPC/de1_soc_slip_buffer/de1soc_audio_no_hps_top.vhd" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487768329497 "|de1soc_audio_no_hps_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1487768329497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "707 " "Implemented 707 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1487768329503 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1487768329503 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "76 " "Implemented 76 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1487768329503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "585 " "Implemented 585 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1487768329503 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1487768329503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1487768329503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487768329589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 22 13:58:49 2017 " "Processing ended: Wed Feb 22 13:58:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487768329589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487768329589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487768329589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487768329589 ""}
