#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb 22 07:21:39 2026
# Process ID         : 29084
# Current directory  : C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1
# Command line       : vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1/design_1_wrapper.vdi
# Journal file       : C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1\vivado.jou
# Running On         : GoldenFlower
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i5-8350U CPU @ 1.70GHz
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17011 MB
# Swap memory        : 51539 MB
# Total Virtual      : 68550 MB
# Available Virtual  : 29569 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/rahul/ip_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rahul/Downloads/DPUCZDX8G (Vivado)'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rahul/Downloads/DPUCZDX8G_ip_repo_VAI_v3.0 (7)/DPUCZDX8G_ip_repo_VAI_v3.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/home/rahulan.thevakanthan/Documents/Document2/fpga-project-repo-3/vivado/build/ip_cache 
Command: link_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.dcp' for cell 'design_1_i/dpuczdx8g_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_hp0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0.dcp' for cell 'design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0.dcp' for cell 'design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0.dcp' for cell 'design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1457.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3034 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1738.789 ; gain = 35.715
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc] for cell 'design_1_i/dpuczdx8g_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc:21]
get_clocks: Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 2827.973 ; gain = 1089.184
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc] for cell 'design_1_i/dpuczdx8g_0/inst'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0_impl.xdc] for cell 'design_1_i/dpuczdx8g_0/inst'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0_impl.xdc] for cell 'design_1_i/dpuczdx8g_0/inst'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-11' is a duplicate and will not be added again. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df/inst'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 23 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2827.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 577 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 230 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 121 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM64M => RAM64M (RAMD64E(x4)): 15 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 184 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

22 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:14 . Memory (MB): peak = 2827.973 ; gain = 2390.176
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2827.973 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11c142894

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2827.973 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 11c142894

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 3227.188 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 11c142894

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.460 . Memory (MB): peak = 3227.188 ; gain = 0.000
Phase 1 Initialization | Checksum: 11c142894

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 3227.188 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 11c142894

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3227.188 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 11c142894

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3227.188 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 11c142894

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3227.188 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 20 inverters resulting in an inversion of 202 pins
INFO: [Opt 31-138] Pushed 171 inverter(s) to 3185 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d8f826be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3227.188 ; gain = 0.000
Retarget | Checksum: 1d8f826be
INFO: [Opt 31-389] Phase Retarget created 43 cells and removed 597 cells
INFO: [Opt 31-1021] In phase Retarget, 153 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 197d0202a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3227.188 ; gain = 0.000
Constant propagation | Checksum: 197d0202a
INFO: [Opt 31-389] Phase Constant propagation created 272 cells and removed 680 cells
INFO: [Opt 31-1021] In phase Constant propagation, 155 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 3227.188 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 3227.188 ; gain = 0.000
Phase 5 Sweep | Checksum: 1e7068c30

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3227.188 ; gain = 0.000
Sweep | Checksum: 1e7068c30
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 783 cells
INFO: [Opt 31-1021] In phase Sweep, 523 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1e7068c30

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3227.188 ; gain = 0.000
BUFG optimization | Checksum: 1e7068c30
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 176a41d19

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3227.188 ; gain = 0.000
Shift Register Optimization | Checksum: 176a41d19
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1dd4f81aa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3227.188 ; gain = 0.000
Post Processing Netlist | Checksum: 1dd4f81aa
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 189 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ebb7479c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3227.188 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 3227.188 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ebb7479c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3227.188 ; gain = 0.000
Phase 9 Finalization | Checksum: 1ebb7479c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3227.188 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              43  |             597  |                                            153  |
|  Constant propagation         |             272  |             680  |                                            155  |
|  Sweep                        |               0  |             783  |                                            523  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            189  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ebb7479c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3227.188 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 120 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 78 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 150 Total Ports: 240
Ending PowerOpt Patch Enables Task | Checksum: 276bd6bde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4074.668 ; gain = 0.000
Ending Power Optimization Task | Checksum: 276bd6bde

Time (s): cpu = 00:01:45 ; elapsed = 00:00:57 . Memory (MB): peak = 4074.668 ; gain = 847.480

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1d24e5269

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 4074.668 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1d24e5269

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.668 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4074.668 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d24e5269

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 4074.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:56 ; elapsed = 00:02:30 . Memory (MB): peak = 4074.668 ; gain = 1246.695
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 4312.008 ; gain = 237.340
generate_parallel_reports: Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 4312.008 ; gain = 237.340
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.422 . Memory (MB): peak = 4312.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 4312.008 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/rahul/Downloads/kv260/kv260.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp
INFO: [Vivado 12-9151] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 3019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4312.008 ; gain = 0.000

Phase 2 Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4312.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4312.008 ; gain = 0.000

Time (s): cpu = 00:01:13 ; elapsed = 00:01:08 . Memory (MB): peak = 4312.008 ; gain = 0.000

Phase 3 Replay Physical Synthesis Transforms
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Vivado_Tcl 4-521] iPhys_opt_design summary: tried 1 changes and 1 changes are successfully applied
iphys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4312.008 ; gain = 0.000

Time (s): cpu = 00:01:21 ; elapsed = 00:01:16 . Memory (MB): peak = 4312.008 ; gain = 0.000

Phase 4 Build Reuse DB
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.791 . Memory (MB): peak = 4312.008 ; gain = 0.000
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 4312.008 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 4312.008 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4332.148 ; gain = 20.141
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4332.148 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4332.148 ; gain = 20.141
Finished XDEF File Restore: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 4404.449 ; gain = 92.441
INFO: [Designutils 20-2297] Reference Design: C:/Users/rahul/Downloads/kv260/kv260.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp, Summary | WNS = 13.179 | WHS = 0.010 | State = POST_ROUTE |

Time (s): cpu = 00:04:06 ; elapsed = 00:04:28 . Memory (MB): peak = 4408.000 ; gain = 95.992

Phase 5 Checking legality
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 4703.477 ; gain = 39.555
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 4719.543 ; gain = 16.066
Read RouteStorage: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4801.715 ; gain = 82.078
Read Physdb Files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4801.715 ; gain = 137.793
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4801.715 ; gain = 137.793
Phase 5 Checking legality | Checksum: 20a3fef9f

Time (s): cpu = 00:06:01 ; elapsed = 00:05:23 . Memory (MB): peak = 4978.848 ; gain = 666.840

Phase 6 Reporting
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 22 07:33:41 2026
| Host         : GoldenFlower running 64-bit major release  (build 9200)
| Design       : design_1_wrapper
| Device       : xck26
| Design State : Unknown
---------------------------------------------------------------------------------------------------------------------------------------------

Incremental Implementation Information

Table of Contents
-----------------
1. Incremental Flow Summary
2. Reuse Summary
3. Reference Checkpoint Information
4. Comparison with Reference Run
5. Optimization Comparison With Reference Run
5.1 iphys_opt_replay Optimizations
5.2 QoR Suggestion Optimizations
6. Command Comparison with Reference Run
6.1 Reference:
6.2 Incremental:
7. Non Reuse Information

1. Incremental Flow Summary
---------------------------

+-----------------------+------------------+
|    Flow Information   |       Value      |
+-----------------------+------------------+
| Synthesis Flow        |          Default |
| Auto Incremental      |              Yes |
| Incremental Directive | RuntimeOptimized |
| Target WNS            |              0.0 |
| QoR Suggestions       |                0 |
+-----------------------+------------------+


2. Reuse Summary
----------------

+-------+----------------------+----------------------------+--------------------+--------+
|  Type | Matched % (of Total) | Current Reuse % (of Total) | Fixed % (of Total) |  Total |
+-------+----------------------+----------------------------+--------------------+--------+
| Cells |               100.00 |                     100.00 |               0.00 | 104674 |
| Nets  |               100.00 |                     100.00 |               0.00 |  80630 |
| Pins  |                    - |                     100.00 |                  - | 386915 |
| Ports |                 0.00 |                       0.00 |               0.00 |      0 |
+-------+----------------------+----------------------------+--------------------+--------+


3. Reference Checkpoint Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/rahul/Downloads/kv260/kv260.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp |
+----------------+----------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                     2024.2 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                     13.179 |
| Recorded WHS                   |                      0.010 |
| Reference Speed File Version   | PRODUCTION 1.30 05-15-2022 |
| Incremental Speed File Version | PRODUCTION 1.30 05-15-2022 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


4. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:01 |       00:01 |       00:01 |       00:01 |
| opt_design      |             |             |       00:02 |       00:02 |       00:03 |       00:04 |
| read_checkpoint |             |             |             |             |             |             |
| place_design    |      14.837 |             |       00:09 |             |       00:14 |             |
| phys_opt_design |      14.837 |             |     < 1 min |             |     < 1 min |             |
| route_design    |      13.197 |             |       00:09 |             |       00:13 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


5. Optimization Comparison With Reference Run
---------------------------------------------

5.1 iphys_opt_replay Optimizations
----------------------------------

+-------------------------+--------+------------+
| iphys_opt_design replay | Reused | Not Reused |
+-------------------------+--------+------------+
| create_bufg             |      1 |          0 |
+-------------------------+--------+------------+


5.2 QoR Suggestion Optimizations
--------------------------------

+-------------------------------------+-------+
|           QoR Suggestions           | Value |
+-------------------------------------+-------+
| QoR Suggestions (Recommended)       |     0 |
|   Suggestions Included In Reference |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
|   New Suggestions (INCR_FRIENDLY=1) |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
| QoR Suggestions (Not Recommended)   |     0 |
|   New Suggestions (INCR_FRIENDLY=0) |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
| Disabled New Suggestions            |     0 |
+-------------------------------------+-------+


6. Command Comparison with Reference Run
----------------------------------------

6.1 Reference:
--------------
synth_design-define default::[not_specified] -verilog_define default::[not_specified] -vhdl_define default::[not_specified] -top  design_1_wrapper -part  xck26-sfvc784-2LV-c 
opt_design
place_design
phys_opt_design
route_design

6.2 Incremental:
----------------
synth_design-define default::[not_specified] -verilog_define default::[not_specified] -vhdl_define default::[not_specified] -top  design_1_wrapper -part  xck26-sfvc784-2LV-c 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental C:/Users/rahul/Downloads/kv260/kv260.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp

7. Non Reuse Information
------------------------

+-----------------------+------+
|          Type         |   %  |
+-----------------------+------+
| Non-Reused Cells      | 0.00 |
| Partially reused nets | 0.00 |
| Non-Reused nets       | 0.00 |
+-----------------------+------+



Time (s): cpu = 00:06:09 ; elapsed = 00:05:32 . Memory (MB): peak = 4978.848 ; gain = 666.840

Time (s): cpu = 00:06:11 ; elapsed = 00:05:34 . Memory (MB): peak = 4978.848 ; gain = 666.840
read_checkpoint: Time (s): cpu = 00:06:11 ; elapsed = 00:05:34 . Memory (MB): peak = 4978.848 ; gain = 666.840
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation

Starting Incremental Placer Task
INFO: [Vivado_Tcl 4-24] Running Incremental Placer flow for unplaced cells using reference design-checkpoint 'C:/Users/rahul/Downloads/kv260/kv260.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [Place 46-44] place_design is using directive Default with target WNS of 0 ns.
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:01 |       00:01 |       00:01 |       00:01 |
| opt_design      |             |             |       00:02 |       00:02 |       00:03 |       00:04 |
| read_checkpoint |             |             |             |       00:05 |             |       00:06 |
| place_design    |      14.837 |      13.179 |       00:09 |     < 1 min |       00:14 |     < 1 min |
| phys_opt_design |      14.837 |             |     < 1 min |             |     < 1 min |             |
| route_design    |      13.197 |             |       00:09 |             |       00:13 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


Ending Incremental Placer Task | Checksum: 20a3fef9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4978.848 ; gain = 0.000
76 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 4978.848 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.396 . Memory (MB): peak = 4978.848 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4978.848 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 4978.848 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4978.848 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4978.848 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 4978.848 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4978.848 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 4978.848 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 4978.848 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 5026.391 ; gain = 47.543
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 13.197 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:01 |       00:01 |       00:01 |       00:01 |
| opt_design      |             |             |       00:02 |       00:02 |       00:03 |       00:04 |
| read_checkpoint |             |             |             |       00:05 |             |       00:06 |
| place_design    |      14.837 |      13.179 |       00:09 |     < 1 min |       00:14 |     < 1 min |
| phys_opt_design |      14.837 |      13.179 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |      13.197 |             |       00:09 |             |       00:13 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 5026.391 ; gain = 47.543
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.915 . Memory (MB): peak = 5026.391 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 5026.391 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5026.391 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5026.391 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 5026.391 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 5026.391 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 5026.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 5026.391 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
antenna Cleanup:Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5026.391 ; gain = 0.000

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:01 |       00:01 |       00:01 |       00:01 |
| opt_design      |             |             |       00:02 |       00:02 |       00:03 |       00:04 |
| read_checkpoint |             |             |             |       00:05 |             |       00:06 |
| place_design    |      14.837 |      13.179 |       00:09 |     < 1 min |       00:14 |     < 1 min |
| phys_opt_design |      14.837 |      13.179 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |      13.197 |      13.179 |       00:09 |     < 1 min |       00:13 |     < 1 min |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 5026.391 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:58 ; elapsed = 00:01:14 . Memory (MB): peak = 5026.391 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 5026.391 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 5026.391 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 5026.391 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:05:27 ; elapsed = 00:03:50 . Memory (MB): peak = 5026.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5055.250 ; gain = 28.859
Wrote PlaceDB: Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 5065.270 ; gain = 38.879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5065.270 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5065.270 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 5065.270 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 5065.270 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 5065.270 ; gain = 38.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 5065.270 ; gain = 38.879
INFO: [Common 17-206] Exiting Vivado at Sun Feb 22 07:40:02 2026...
#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb 22 07:43:32 2026
# Process ID         : 20380
# Current directory  : C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1
# Command line       : vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1/design_1_wrapper.vdi
# Journal file       : C:/Users/rahul/Downloads/kv260/kv260.runs/impl_1\vivado.jou
# Running On         : GoldenFlower
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i5-8350U CPU @ 1.70GHz
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17011 MB
# Swap memory        : 51539 MB
# Total Virtual      : 68550 MB
# Available Virtual  : 32315 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 317.992 ; gain = 5.641
WARNING: [Project 1-153] The current project device 'xc7k70tfbv676-1' does not match with the device on the 'XILINX.COM:KV260_SOM_SOM240_1_CONNECTOR_KV260_CARRIER_SOM240_1_CONNECTOR:1.4' board part. A device change to match the device on 'XILINX.COM:KV260_SOM_SOM240_1_CONNECTOR_KV260_CARRIER_SOM240_1_CONNECTOR:1.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [Project 1-152] Project part set to zynquplus (xck26-sfvc784-2lv-c)
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1694.762 ; gain = 38.668
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2338.105 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2338.105 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2407.254 ; gain = 69.148
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.254 ; gain = 0.000
Read RouteStorage: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2953.164 ; gain = 545.910
Read Physdb Files: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2953.164 ; gain = 615.059
Finished XDEF File Restore: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2953.164 ; gain = 615.059
INFO: [Project 1-837] Checkpoint contains data reused from an Incremental Compile. Run report_incremental_reuse for further information about reused data.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2953.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 575 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 198 instances
  DSP48E2 => DSP48E2 (inverted pins: OPMODE[2]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 121 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 13 instances
  RAM64M => RAM64M (RAMD64E(x4)): 7 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 184 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances
  SRLC32E => SRL16E: 7 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:01:53 ; elapsed = 00:02:27 . Memory (MB): peak = 2953.164 ; gain = 2651.418
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:29 ; elapsed = 00:02:12 . Memory (MB): peak = 3793.668 ; gain = 840.504
INFO: [Common 17-206] Exiting Vivado at Sun Feb 22 07:48:29 2026...
