

================================================================
== Vivado HLS Report for 'Array2D2Mat'
================================================================
* Date:           Fri Nov 23 08:52:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PCIE_Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.098|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  66564|    1|  66564|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  66563|  3 ~ 259 |          -|          -| 0 ~ 257 |    no    |
        | + Loop 1.1  |    0|    256|         2|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
3 --> 
	5  / (!tmp_68_i)
	4  / (tmp_68_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%offset_3 = alloca i32"   --->   Operation 6 'alloca' 'offset_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx_3 = alloca i32"   --->   Operation 7 'alloca' 'idx_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mat_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%param_val_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %param_val_1_V_read)"   --->   Operation 9 'read' 'param_val_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%param_val_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %param_val_0_V_read)"   --->   Operation 10 'read' 'param_val_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %arr_rows)" [./type.h:387]   --->   Operation 15 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %arr_cols)" [./type.h:388]   --->   Operation 16 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.57ns)   --->   "%val_assign = add nsw i32 %rows, 1" [./type.h:391]   --->   Operation 17 'add' 'val_assign' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mat_rows_V, i32 %val_assign)" [./type.h:391]   --->   Operation 18 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mat_cols_V, i32 %cols)" [./type.h:392]   --->   Operation 19 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "store i32 0, i32* %idx_3"   --->   Operation 20 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "store i32 0, i32* %offset_3"   --->   Operation 21 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 22 [1/1] (0.97ns)   --->   "br label %.loopexit" [./type.h:398]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_i = phi i31 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 23 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_i to i32" [./type.h:398]   --->   Operation 24 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.31ns)   --->   "%tmp_i = icmp slt i32 %i_cast_i, %val_assign" [./type.h:398]   --->   Operation 25 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 257, i64 0)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.55ns)   --->   "%i = add i31 %i_i, 1" [./type.h:398]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.preheader.i, label %.exit" [./type.h:398]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.30ns)   --->   "%tmp_65_i = icmp eq i31 %i_i, 0" [./type.h:402]   --->   Operation 29 'icmp' 'tmp_65_i' <Predicate = (tmp_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = trunc i31 %i_i to i10" [./type.h:418]   --->   Operation 30 'trunc' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.27ns)   --->   "%tmp_78 = add i10 -1, %tmp" [./type.h:418]   --->   Operation 31 'add' 'tmp_78' <Predicate = (tmp_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_38_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_78, i8 0)" [./type.h:399]   --->   Operation 32 'bitconcatenate' 'tmp_38_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./type.h:399]   --->   Operation 33 'br' <Predicate = (tmp_i)> <Delay = 0.97>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 34 'ret' <Predicate = (!tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_i = phi i31 [ %j, %_ifconv ], [ 0, %.preheader.preheader.i ]"   --->   Operation 35 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j_cast_i = zext i31 %j_i to i32" [./type.h:399]   --->   Operation 36 'zext' 'j_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.31ns)   --->   "%tmp_68_i = icmp slt i32 %j_cast_i, %cols" [./type.h:399]   --->   Operation 37 'icmp' 'tmp_68_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 38 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.55ns)   --->   "%j = add i31 %j_i, 1" [./type.h:399]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_68_i, label %_ifconv, label %.loopexit.loopexit" [./type.h:399]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%offset_3_load = load i32* %offset_3" [./type.h:410]   --->   Operation 41 'load' 'offset_3_load' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%idx_3_load = load i32* %idx_3" [./type.h:407]   --->   Operation 42 'load' 'idx_3_load' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_79 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idx_3_load, i32 1, i32 31)" [./type.h:403]   --->   Operation 43 'partselect' 'tmp_79' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.30ns)   --->   "%icmp = icmp slt i31 %tmp_79, 1" [./type.h:403]   --->   Operation 44 'icmp' 'icmp' <Predicate = (tmp_68_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i31 %j_i to i18" [./type.h:418]   --->   Operation 45 'trunc' 'tmp_80' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.28ns)   --->   "%tmp_s = add i18 %tmp_38_cast, %tmp_80" [./type.h:418]   --->   Operation 46 'add' 'tmp_s' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i18 %tmp_s to i64" [./type.h:418]   --->   Operation 47 'sext' 'tmp_39_cast' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%arr_val_addr = getelementptr [65536 x i8]* %arr_val, i64 0, i64 %tmp_39_cast" [./type.h:418]   --->   Operation 48 'getelementptr' 'arr_val_addr' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.99ns)   --->   "%pix_val_0 = load i8* %arr_val_addr, align 1" [./type.h:418]   --->   Operation 49 'load' 'pix_val_0' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_81 = trunc i32 %idx_3_load to i1" [./type.h:407]   --->   Operation 50 'trunc' 'tmp_81' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%p_Val2_s = select i1 %tmp_81, i32 %param_val_1_V_read_1, i32 %param_val_0_V_read_1" [./type.h:404]   --->   Operation 51 'select' 'p_Val2_s' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_82 = trunc i32 %offset_3_load to i2" [./type.h:410]   --->   Operation 52 'trunc' 'tmp_82' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_83 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_82, i3 0)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49->./type.h:404]   --->   Operation 53 'bitconcatenate' 'tmp_83' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_84 = zext i5 %tmp_83 to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49->./type.h:404]   --->   Operation 54 'zext' 'tmp_84' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%tmp_85 = lshr i32 %p_Val2_s, %tmp_84" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49->./type.h:404]   --->   Operation 55 'lshr' 'tmp_85' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node pix_val_0_2)   --->   "%pix_val_0_1 = trunc i32 %tmp_85 to i8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49->./type.h:404]   --->   Operation 56 'trunc' 'pix_val_0_1' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.31ns)   --->   "%tmp_72_i = icmp sgt i32 %offset_3_load, 2" [./type.h:405]   --->   Operation 57 'icmp' 'tmp_72_i' <Predicate = (tmp_68_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.57ns)   --->   "%idx = add nsw i32 %idx_3_load, 1" [./type.h:407]   --->   Operation 58 'add' 'idx' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.57ns)   --->   "%offset = add nsw i32 %offset_3_load, 1" [./type.h:410]   --->   Operation 59 'add' 'offset' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%idx_4 = select i1 %tmp_72_i, i32 %idx, i32 %idx_3_load" [./type.h:405]   --->   Operation 60 'select' 'idx_4' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node offset_6)   --->   "%offset_4 = select i1 %tmp_72_i, i32 0, i32 %offset" [./type.h:405]   --->   Operation 61 'select' 'offset_4' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.46ns)   --->   "%sel_tmp = and i1 %tmp_65_i, %icmp" [./type.h:402]   --->   Operation 62 'and' 'sel_tmp' <Predicate = (tmp_68_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.79ns) (out node of the LUT)   --->   "%pix_val_0_2 = select i1 %sel_tmp, i8 %pix_val_0_1, i8 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 63 'select' 'pix_val_0_2' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.45ns) (out node of the LUT)   --->   "%idx_5 = select i1 %sel_tmp, i32 %idx_4, i32 %idx_3_load" [./type.h:402]   --->   Operation 64 'select' 'idx_5' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.45ns) (out node of the LUT)   --->   "%idx_6 = select i1 %tmp_65_i, i32 %idx_5, i32 %idx_3_load" [./type.h:402]   --->   Operation 65 'select' 'idx_6' <Predicate = (tmp_68_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node offset_6)   --->   "%offset_5 = select i1 %sel_tmp, i32 %offset_4, i32 %offset_3_load" [./type.h:402]   --->   Operation 66 'select' 'offset_5' <Predicate = (tmp_68_i & tmp_65_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.45ns) (out node of the LUT)   --->   "%offset_6 = select i1 %tmp_65_i, i32 %offset_5, i32 %offset_3_load" [./type.h:402]   --->   Operation 67 'select' 'offset_6' <Predicate = (tmp_68_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns)   --->   "store i32 %idx_6, i32* %idx_3" [./type.h:405]   --->   Operation 68 'store' <Predicate = (tmp_68_i)> <Delay = 0.97>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "store i32 %offset_6, i32* %offset_3" [./type.h:405]   --->   Operation 69 'store' <Predicate = (tmp_68_i)> <Delay = 0.97>

State 4 <SV = 3> <Delay = 4.61>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_i_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [./type.h:399]   --->   Operation 70 'specregionbegin' 'tmp_i_83' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:401]   --->   Operation 71 'specpipeline' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (1.99ns)   --->   "%pix_val_0 = load i8* %arr_val_addr, align 1" [./type.h:418]   --->   Operation 72 'load' 'pix_val_0' <Predicate = (tmp_68_i & !tmp_65_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_4 : Operation 73 [1/1] (0.35ns) (out node of the LUT)   --->   "%pix_val_0_4 = select i1 %tmp_65_i, i8 %pix_val_0_2, i8 %pix_val_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 73 'select' 'pix_val_0_4' <Predicate = (tmp_68_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 74 'specregionbegin' 'tmp_40_i' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 75 'specprotocol' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %mat_data_stream_V, i8 %pix_val_0_4)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 76 'write' <Predicate = (tmp_68_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_40_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->./type.h:420]   --->   Operation 77 'specregionend' 'empty' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_i_83)" [./type.h:421]   --->   Operation 78 'specregionend' 'empty_84' <Predicate = (tmp_68_i)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./type.h:399]   --->   Operation 79 'br' <Predicate = (tmp_68_i)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arr_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ param_val_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ param_val_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offset_3             (alloca           ) [ 011111]
idx_3                (alloca           ) [ 011111]
StgValue_8           (specinterface    ) [ 000000]
param_val_1_V_read_1 (read             ) [ 001111]
param_val_0_V_read_1 (read             ) [ 001111]
StgValue_11          (specinterface    ) [ 000000]
StgValue_12          (specinterface    ) [ 000000]
StgValue_13          (specinterface    ) [ 000000]
StgValue_14          (specinterface    ) [ 000000]
rows                 (read             ) [ 000000]
cols                 (read             ) [ 001111]
val_assign           (add              ) [ 001111]
StgValue_18          (write            ) [ 000000]
StgValue_19          (write            ) [ 000000]
StgValue_20          (store            ) [ 000000]
StgValue_21          (store            ) [ 000000]
StgValue_22          (br               ) [ 011111]
i_i                  (phi              ) [ 001000]
i_cast_i             (zext             ) [ 000000]
tmp_i                (icmp             ) [ 001111]
StgValue_26          (speclooptripcount) [ 000000]
i                    (add              ) [ 011111]
StgValue_28          (br               ) [ 000000]
tmp_65_i             (icmp             ) [ 000110]
tmp                  (trunc            ) [ 000000]
tmp_78               (add              ) [ 000000]
tmp_38_cast          (bitconcatenate   ) [ 000110]
StgValue_33          (br               ) [ 001111]
StgValue_34          (ret              ) [ 000000]
j_i                  (phi              ) [ 000100]
j_cast_i             (zext             ) [ 000000]
tmp_68_i             (icmp             ) [ 001111]
StgValue_38          (speclooptripcount) [ 000000]
j                    (add              ) [ 001111]
StgValue_40          (br               ) [ 000000]
offset_3_load        (load             ) [ 000000]
idx_3_load           (load             ) [ 000000]
tmp_79               (partselect       ) [ 000000]
icmp                 (icmp             ) [ 000000]
tmp_80               (trunc            ) [ 000000]
tmp_s                (add              ) [ 000000]
tmp_39_cast          (sext             ) [ 000000]
arr_val_addr         (getelementptr    ) [ 000110]
tmp_81               (trunc            ) [ 000000]
p_Val2_s             (select           ) [ 000000]
tmp_82               (trunc            ) [ 000000]
tmp_83               (bitconcatenate   ) [ 000000]
tmp_84               (zext             ) [ 000000]
tmp_85               (lshr             ) [ 000000]
pix_val_0_1          (trunc            ) [ 000000]
tmp_72_i             (icmp             ) [ 000000]
idx                  (add              ) [ 000000]
offset               (add              ) [ 000000]
idx_4                (select           ) [ 000000]
offset_4             (select           ) [ 000000]
sel_tmp              (and              ) [ 000000]
pix_val_0_2          (select           ) [ 000110]
idx_5                (select           ) [ 000000]
idx_6                (select           ) [ 000000]
offset_5             (select           ) [ 000000]
offset_6             (select           ) [ 000000]
StgValue_68          (store            ) [ 000000]
StgValue_69          (store            ) [ 000000]
tmp_i_83             (specregionbegin  ) [ 000000]
StgValue_71          (specpipeline     ) [ 000000]
pix_val_0            (load             ) [ 000000]
pix_val_0_4          (select           ) [ 000000]
tmp_40_i             (specregionbegin  ) [ 000000]
StgValue_75          (specprotocol     ) [ 000000]
StgValue_76          (write            ) [ 000000]
empty                (specregionend    ) [ 000000]
empty_84             (specregionend    ) [ 000000]
StgValue_79          (br               ) [ 001111]
StgValue_80          (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="param_val_0_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_val_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="param_val_1_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_val_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mat_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mat_rows_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_rows_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mat_cols_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_cols_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="offset_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="idx_3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="param_val_1_V_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_val_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="param_val_0_V_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_val_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rows_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cols_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_18_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="StgValue_19_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="StgValue_76_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_76/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arr_val_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="18" slack="0"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_val_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_val_0/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="1"/>
<pin id="145" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="31" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="j_i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="31" slack="1"/>
<pin id="156" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="val_assign_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="val_assign/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_20_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="StgValue_21_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_cast_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_65_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_65_i/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_78_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_78/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_38_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="18" slack="0"/>
<pin id="215" dir="0" index="1" bw="10" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38_cast/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_cast_i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_i/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_68_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_68_i/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="j_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="offset_3_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="offset_3_load/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="idx_3_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_3_load/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_79_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_80_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="1"/>
<pin id="264" dir="0" index="1" bw="18" slack="0"/>
<pin id="265" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_39_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="18" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_81_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Val2_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2"/>
<pin id="279" dir="0" index="2" bw="32" slack="2"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_82_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_83_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_84_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_85_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_85/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="pix_val_0_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_0_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_72_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_72_i/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="idx_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="offset_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="idx_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_4/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="offset_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="32" slack="0"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset_4/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sel_tmp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="pix_val_0_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_val_0_2/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="idx_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_5/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="idx_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_6/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="offset_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="32" slack="0"/>
<pin id="374" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset_5/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="offset_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset_6/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="StgValue_68_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="2"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="StgValue_69_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="2"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="pix_val_0_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="2"/>
<pin id="397" dir="0" index="1" bw="8" slack="1"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_val_0_4/4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="offset_3_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="offset_3 "/>
</bind>
</comp>

<comp id="409" class="1005" name="idx_3_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx_3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="param_val_1_V_read_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="param_val_1_V_read_1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="param_val_0_V_read_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="2"/>
<pin id="423" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="param_val_0_V_read_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="cols_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2"/>
<pin id="428" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="431" class="1005" name="val_assign_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="31" slack="0"/>
<pin id="442" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_65_i_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65_i "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_38_cast_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="18" slack="1"/>
<pin id="455" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_cast "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_68_i_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_68_i "/>
</bind>
</comp>

<comp id="462" class="1005" name="j_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="31" slack="0"/>
<pin id="464" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="467" class="1005" name="arr_val_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="1"/>
<pin id="469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="arr_val_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="pix_val_0_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_0_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="102" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="128"><net_src comp="72" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="96" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="147" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="147" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="147" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="147" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="158" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="158" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="256"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="158" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="275"><net_src comp="239" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="236" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="60" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="276" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="236" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="239" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="236" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="308" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="314" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="239" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="308" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="22" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="320" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="252" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="304" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="342" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="326" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="239" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="355" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="239" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="342" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="334" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="236" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="370" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="236" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="363" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="378" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="137" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="401"><net_src comp="395" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="405"><net_src comp="76" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="412"><net_src comp="80" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="419"><net_src comp="84" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="424"><net_src comp="90" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="429"><net_src comp="102" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="434"><net_src comp="165" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="439"><net_src comp="186" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="191" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="448"><net_src comp="197" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="456"><net_src comp="213" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="461"><net_src comp="225" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="230" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="470"><net_src comp="130" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="475"><net_src comp="347" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="395" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat_data_stream_V | {4 }
	Port: mat_rows_V | {1 }
	Port: mat_cols_V | {1 }
 - Input state : 
	Port: Array2D2Mat : arr_val | {3 4 }
	Port: Array2D2Mat : arr_rows | {1 }
	Port: Array2D2Mat : arr_cols | {1 }
	Port: Array2D2Mat : param_val_0_V_read | {1 }
	Port: Array2D2Mat : param_val_1_V_read | {1 }
  - Chain level:
	State 1
		StgValue_18 : 1
		StgValue_20 : 1
		StgValue_21 : 1
	State 2
		i_cast_i : 1
		tmp_i : 2
		i : 1
		StgValue_28 : 3
		tmp_65_i : 1
		tmp : 1
		tmp_78 : 2
		tmp_38_cast : 3
	State 3
		j_cast_i : 1
		tmp_68_i : 2
		j : 1
		StgValue_40 : 3
		tmp_79 : 1
		icmp : 2
		tmp_80 : 1
		tmp_s : 2
		tmp_39_cast : 3
		arr_val_addr : 4
		pix_val_0 : 5
		tmp_81 : 1
		p_Val2_s : 2
		tmp_82 : 1
		tmp_83 : 2
		tmp_84 : 3
		tmp_85 : 4
		pix_val_0_1 : 5
		tmp_72_i : 1
		idx : 1
		offset : 1
		idx_4 : 2
		offset_4 : 2
		sel_tmp : 3
		pix_val_0_2 : 6
		idx_5 : 3
		idx_6 : 4
		offset_5 : 3
		offset_6 : 4
		StgValue_68 : 5
		StgValue_69 : 5
	State 4
		pix_val_0_4 : 1
		StgValue_76 : 2
		empty : 1
		empty_84 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         p_Val2_s_fu_276         |    0    |    32   |
|          |           idx_4_fu_326          |    0    |    32   |
|          |         offset_4_fu_334         |    0    |    32   |
|          |        pix_val_0_2_fu_347       |    0    |    8    |
|  select  |           idx_5_fu_355          |    0    |    32   |
|          |           idx_6_fu_363          |    0    |    32   |
|          |         offset_5_fu_370         |    0    |    32   |
|          |         offset_6_fu_378         |    0    |    32   |
|          |        pix_val_0_4_fu_395       |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |        val_assign_fu_165        |    0    |    39   |
|          |             i_fu_191            |    0    |    38   |
|          |          tmp_78_fu_207          |    0    |    17   |
|    add   |             j_fu_230            |    0    |    38   |
|          |           tmp_s_fu_262          |    0    |    25   |
|          |            idx_fu_314           |    0    |    39   |
|          |          offset_fu_320          |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |           tmp_i_fu_186          |    0    |    18   |
|          |         tmp_65_i_fu_197         |    0    |    18   |
|   icmp   |         tmp_68_i_fu_225         |    0    |    18   |
|          |           icmp_fu_252           |    0    |    18   |
|          |         tmp_72_i_fu_308         |    0    |    18   |
|----------|---------------------------------|---------|---------|
|   lshr   |          tmp_85_fu_298          |    0    |    85   |
|----------|---------------------------------|---------|---------|
|    and   |          sel_tmp_fu_342         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          | param_val_1_V_read_1_read_fu_84 |    0    |    0    |
|   read   | param_val_0_V_read_1_read_fu_90 |    0    |    0    |
|          |         rows_read_fu_96         |    0    |    0    |
|          |         cols_read_fu_102        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     StgValue_18_write_fu_108    |    0    |    0    |
|   write  |     StgValue_19_write_fu_115    |    0    |    0    |
|          |     StgValue_76_write_fu_123    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         i_cast_i_fu_182         |    0    |    0    |
|   zext   |         j_cast_i_fu_221         |    0    |    0    |
|          |          tmp_84_fu_294          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_203           |    0    |    0    |
|          |          tmp_80_fu_258          |    0    |    0    |
|   trunc  |          tmp_81_fu_272          |    0    |    0    |
|          |          tmp_82_fu_282          |    0    |    0    |
|          |        pix_val_0_1_fu_304       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|        tmp_38_cast_fu_213       |    0    |    0    |
|          |          tmp_83_fu_286          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|          tmp_79_fu_242          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        tmp_39_cast_fu_267       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   652   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    arr_val_addr_reg_467    |   16   |
|        cols_reg_426        |   32   |
|         i_i_reg_143        |   31   |
|          i_reg_440         |   31   |
|        idx_3_reg_409       |   32   |
|         j_i_reg_154        |   31   |
|          j_reg_462         |   31   |
|      offset_3_reg_402      |   32   |
|param_val_0_V_read_1_reg_421|   32   |
|param_val_1_V_read_1_reg_416|   32   |
|     pix_val_0_2_reg_472    |    8   |
|     tmp_38_cast_reg_453    |   18   |
|      tmp_65_i_reg_445      |    1   |
|      tmp_68_i_reg_458      |    1   |
|        tmp_i_reg_436       |    1   |
|     val_assign_reg_431     |   32   |
+----------------------------+--------+
|            Total           |   361  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_137 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  0.978  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   652  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   361  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   361  |   661  |
+-----------+--------+--------+--------+
