<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list
    name="CP15"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/core_reg"
    xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
    xmlns:tcf="http://com.arm.targetconfigurationeditor">
    <register_group name="ID">
        <gui_name language="en">ID</gui_name>
        <description language="en">Provides information about the system</description>
        <register access="RO" name="MIDR" size="4">
            <gui_name language="en">Main ID</gui_name>
            <alias_name>CP15_MIDR</alias_name>
            <device_name type="rvi">CP15_MIDR</device_name>
            <device_name type="cadi">MIDR</device_name>
            <description language="en">The Main ID Register returns the device ID code that contains information about the processor</description>
            <bitField conditional="false" name="IMPLEMENTOR">
                <gui_name language="en">IMPLEMENTOR</gui_name>
                <description language="en">Indicates implementer</description>
                <definition>[31:24]</definition>
            </bitField>
            <bitField conditional="false" name="VARIANT">
                <gui_name language="en">VARIANT</gui_name>
                <description language="en">Identifies the major revision of the processor</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="ARCHITECTURE">
                <gui_name language="en">ARCHITECTURE</gui_name>
                <description language="en">Indicates the architecture version</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="PART">
                <gui_name language="en">PART</gui_name>
                <description language="en">Indicates processor part number</description>
                <definition>[15:4]</definition>
            </bitField>
            <bitField conditional="false" name="REVISION">
                <gui_name language="en">REVISION</gui_name>
                <description language="en">Identifies the minor revision of the processor</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="MPUIR" size="4">
            <gui_name language="en">MPU Type</gui_name>
            <alias_name>CP15_MPUIR</alias_name>
            <device_name type="rvi">CP15_MPUIR</device_name>
            <device_name type="cadi">MPUIR</device_name>
            <description language="en">Holds the values for the number of instruction and data memory regions implemented in the processor</description>
            <bitField conditional="false" name="DREGION">
                <gui_name language="en">DREGIONS</gui_name>
                <description language="en">Specifies the number of MPU regions</description>
                <definition>[15:8]</definition>
            </bitField>
            <bitField conditional="false" name="S" enumerationId="CP15_MPU_TYPE_S">
                <gui_name language="en">S</gui_name>
                <description language="en">Specifies the type of MPU regions, unified or separate, in the processor</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RO" name="MPIDR" size="4">
            <gui_name language="en">Multiprocessor Affinity</gui_name>
            <alias_name>CP15_MPIDR</alias_name>
            <device_name type="rvi">CP15_MPIDR</device_name>
            <device_name type="cadi">MPIDR</device_name>
            <description language="en">Identifies processor accesses or target processor in a multiprocessor system</description>
            <bitField conditional="false" name="U" enumerationId="CP15_MPIDR_U">
                <gui_name language="en">U</gui_name>
                <description language="en">Multiprocessing Extensions</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="CLUSTERID">
                <gui_name language="en">Cluster ID</gui_name>
                <description language="en">Identifies a processor in a system with more than one processor present</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="CPUID">
                <gui_name language="en">CPU ID</gui_name>
                <description language="en">Indicates the CPU number in the multiprocessor configuration</description>
                <definition>[1:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="REVIDR" size="4">
            <gui_name language="en">Revision ID</gui_name>
            <alias_name>CP15_REVIDR</alias_name>
            <device_name type="rvi">CP15_REVIDR</device_name>
            <device_name type="cadi">REVIDR</device_name>
            <description language="en">Provides implementation-specific minor revision information that can only be interpreted in conjunction with the MIDR</description>
        </register>
        <register access="RO" name="ID_PFR0" size="4">
            <gui_name language="en">Processor Feature Register 0</gui_name>
            <alias_name>CP15_ID_PFR0</alias_name>
            <device_name type="rvi">CP15_ID_PFR0</device_name>
            <device_name type="cadi">ID_PFR0</device_name>
            <description language="en">Provides information about the execution state support and programmer model for the processor</description>
            <bitField conditional="false" name="STATE3" enumerationId="CP15_ID_PFR0_STATE3">
                <gui_name language="en">State3</gui_name>
                <description language="en">Indicates support for Thumb Execution Environment</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="STATE2" enumerationId="CP15_ID_PFR0_STATE2">
                <gui_name language="en">State2</gui_name>
                <description language="en">Indicates support for acceleration of execution environments in hardware or software</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="STATE1" enumerationId="CP15_ID_PFR0_STATE1">
                <gui_name language="en">State1</gui_name>
                <description language="en">Indicates type of Thumb encoding that the processor supports</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="STATE0" enumerationId="CP15_ID_PFR0_STATE0">
                <gui_name language="en">State0</gui_name>
                <description language="en">Indicates support for ARM instruction set</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_PFR1" size="4">
            <gui_name language="en">Processor Feature Register 1</gui_name>
            <alias_name>CP15_ID_PFR1</alias_name>
            <device_name type="rvi">CP15_ID_PFR1</device_name>
            <device_name type="cadi">ID_PFR1</device_name>
            <description language="en">Provides information about the programmersâ€™ model and Security Extensions support</description>
            <bitField conditional="false" name="GENTIM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">Generic Timer</gui_name>
                <description language="en">Indicates support for the Generic Timer</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="VIREXT" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">Virtualization Extensions</gui_name>
                <description language="en">Indicates support for Virtualization Extensions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="MICRO_PMODEL" enumerationId="CP15_ID_PFR1_MICRO_PMODEL">
                <gui_name language="en">MICRO_PMODEL</gui_name>
                <description language="en">Indicates support for Microcontroller programmer model</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SEC_EXTENSION" enumerationId="CP15_ID_PFR1_SEC_EXTENSION">
                <gui_name language="en">SEC_EXTENSION</gui_name>
                <description language="en">Indicates support for Security Extensions Architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ARMV4_PMODEL" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">ARMV4_PMODEL</gui_name>
                <description language="en">Indicates support for standard ARMv4 programmer model</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_DFR0" size="4">
            <gui_name language="en">Debug Feature Register 0</gui_name>
            <alias_name>CP15_ID_DFR0</alias_name>
            <device_name type="rvi">CP15_ID_DFR0</device_name>
            <device_name type="cadi">ID_DFR0</device_name>
            <description language="en">Provides information about the debug system</description>
            <bitField conditional="false" name="PERFMON" enumerationId="CP15_ID_DFR0_PERFMON">
                <gui_name language="en">Performance Monitors</gui_name>
                <description language="en">Indicates support for coprocessor-based ARM Performance Monitors Extension</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="MDM_MM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">Debug model, M profile</gui_name>
                <description language="en">Indicates support for memory-mapped debug model for M profile processors</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TDM_MM" enumerationId="CP15_ID_DFR0_TDM_MM">
                <gui_name language="en">Memory-mapped trace model</gui_name>
                <description language="en">Indicates support for memory-mapped trace model</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="TDM_C" enumerationId="CP15_ID_DFR0_TDM_C">
                <gui_name language="en">Coprocessor trace model</gui_name>
                <description language="en">Indicates support for coprocessor-based trace model</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="CDM_MM" enumerationId="CP15_ID_DFR0_CDM_MM">
                <gui_name language="en">Memory-mapped debug model</gui_name>
                <description language="en">Indicates support for memory-mapped debug model</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SDM" enumerationId="CP15_ID_DFR0_SDM">
                <gui_name language="en">Coprocessor Secure debug model</gui_name>
                <description language="en">Indicates support for coprocessor-based Secure debug model</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="CDM_C" enumerationId="CP15_ID_DFR0_CDM_C">
                <gui_name language="en">Coprocessor debug model</gui_name>
                <description language="en">Indicates the type of applications processor debug model that the processor supports</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_AFR0" size="4">
            <gui_name language="en">Auxiliary Feature Register 0</gui_name>
            <alias_name>CP15_ID_AFR0</alias_name>
            <device_name type="rvi">CP15_ID_AFR0</device_name>
            <device_name type="cadi">ID_AFR0</device_name>
            <description language="en">Provides additional information about the features of the processor</description>
        </register>
        <register access="RO" name="ID_MMFR0" size="4">
            <gui_name language="en">Memory Model Feature Register 0</gui_name>
            <alias_name>CP15_ID_MMFR0</alias_name>
            <device_name type="rvi">CP15_ID_MMFR0</device_name>
            <device_name type="cadi">ID_MMFR0</device_name>
            <description language="en">Provides information about the memory model, memory management, and cache support operations</description>
            <bitField conditional="false" name="INSHAR" enumerationId="CP15_ID_MMFR0_INSHAR">
                <gui_name language="en">Innermost shareability</gui_name>
                <description language="en">Indicates the innermost shareability domain implemented</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="FCSE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">FCSE support</gui_name>
                <description language="en">Indicates support for Fast Context Switch Extension</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="AUXCON" enumerationId="CP15_ID_MMFR0_AUXCON">
                <gui_name language="en">Auxiliary registers</gui_name>
                <description language="en">Indicates support for the auxiliary registers</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TCM" enumerationId="CP15_ID_MMFR0_TCM">
                <gui_name language="en">TCM support</gui_name>
                <description language="en">Indicates support for TCM and associated DMA</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SHARE" enumerationId="CP15_ID_MMFR0_SHARE">
                <gui_name language="en">Shareability levels</gui_name>
                <description language="en">Indicates the number of shareability levels implemented</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="OUTER" enumerationId="CP15_ID_MMFR0_OUTER">
                <gui_name language="en">Outermost shareability</gui_name>
                <description language="en">Indicates the outermost shareability domain implemented</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="PMSA" enumerationId="CP15_ID_MMFR0_PMSA">
                <gui_name language="en">PMSA support</gui_name>
                <description language="en">Indicates support for Physical Memory System Architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="VMSA" enumerationId="CP15_ID_MMFR0_VMSA">
                <gui_name language="en">VMSA support</gui_name>
                <description language="en">Indicates support for Virtual Memory System Architecture</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR1" size="4">
            <gui_name language="en">Memory Model Feature Register 1</gui_name>
            <alias_name>CP15_ID_MMFR1</alias_name>
            <device_name type="rvi">CP15_ID_MMFR1</device_name>
            <device_name type="cadi">ID_MMFR1</device_name>
            <description language="en">Provides information about the memory model, memory management, and cache support of the processor</description>
            <bitField conditional="false" name="BRANCH_PRED" enumerationId="CP15_ID_MMFR1_BRANCH_PRED">
                <gui_name language="en">Branch predictor</gui_name>
                <description language="en">Indicates Branch Predictor management requirements</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="L1_TEST_CLEAN" enumerationId="CP15_ID_MMFR1_L1_TEST_CLEAN">
                <gui_name language="en">L1 cache test and clean</gui_name>
                <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CMO_U" enumerationId="CP15_ID_MMFR1_L1_CMO_U">
                <gui_name language="en">L1 unified cache</gui_name>
                <description language="en">Indicates support for L1 cache, entire cache maintenance operations, unified architecture</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CMO_H" enumerationId="CP15_ID_MMFR1_L1_CMO_H">
                <gui_name language="en">L1 Harvard cache</gui_name>
                <description language="en">Indicates support for L1 cache, entire cache maintenance operations, Harvard architecture</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_SW_U" enumerationId="CP15_ID_MMFR1_L1_CLMO_SW_U">
                <gui_name language="en">L1 unified cache set/way</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, unified architecture</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_SW_H" enumerationId="CP15_ID_MMFR1_L1_CLMO_SW_H">
                <gui_name language="en">L1 Harvard cache set/way</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, Harvard architecture</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_MVA_U" enumerationId="CP15_ID_MMFR1_L1_CLMO_MVA_U">
                <gui_name language="en">L1 unified cache VA</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by MVA, unified architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_MVA_H" enumerationId="CP15_ID_MMFR1_L1_CLMO_MVA_H">
                <gui_name language="en">L1 Harvard cache VA</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by MVA, Harvard architecture</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR2" size="4">
            <gui_name language="en">Memory Model Feature Register 2</gui_name>
            <alias_name>CP15_ID_MMFR2</alias_name>
            <device_name type="rvi">CP15_ID_MMFR2</device_name>
            <device_name type="cadi">ID_MMFR2</device_name>
            <description language="en">Provides information about the memory model, memory management, and cache support operations of the processor</description>
            <bitField conditional="false" name="HAF" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">HW Access flag</gui_name>
                <description language="en">Indicates support for Hardware Access Flag</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="WFI" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">WFI stall</gui_name>
                <description language="en">Indicates support for Wait-For-Interrupt stalling</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="MB" enumerationId="CP15_ID_MMFR2_MB">
                <gui_name language="en">Mem barrier</gui_name>
                <description language="en">Indicates support for memory barrier operations</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TLB_MO_U" enumerationId="CP15_ID_MMFR2_TLB_MO_U">
                <gui_name language="en">Unified TLB</gui_name>
                <description language="en">Indicates support for TLB maintenance operations, unified architecture</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="TLB_MO_H" enumerationId="CP15_ID_MMFR2_TLB_MO_H">
                <gui_name language="en">Harvard TLB</gui_name>
                <description language="en">Indicates support for TLB maintenance operations, Harvard architecture</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CMRO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1 Harvard range</gui_name>
                <description language="en">Indicates support for cache maintenance range operations, Harvard architecture</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="L1_BPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1 Harvard bg fetch</gui_name>
                <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="L1_FPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1 Harvard fg fetch</gui_name>
                <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR3" size="4">
            <gui_name language="en">Memory Model Feature Register 3</gui_name>
            <alias_name>CP15_ID_MMFR3</alias_name>
            <device_name type="rvi">CP15_ID_MMFR3</device_name>
            <device_name type="cadi">ID_MMFR3</device_name>
            <description language="en">Provides information about the implemented memory model and memory management support</description>
            <bitField conditional="false" name="SS" enumerationId="CP15_ID_MMFR3_SS">
                <gui_name language="en">Supersection support</gui_name>
                <description language="en">Indicates whether Supersections are supported</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="CMS" enumerationId="CP15_ID_MMFR3_CMS">
                <gui_name language="en">Cached memory size supported</gui_name>
                <description language="en">Indicates the physical memory size supported by the processor caches</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="CW" enumerationId="CP15_ID_MMFR3_CW">
                <gui_name language="en">Coherent walk</gui_name>
                <description language="en">Indicates whether translation table updates require a clean to the point of unification</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="MB" enumerationId="CP15_ID_MMFR3_MB">
                <gui_name language="en">Maintenance broadcast</gui_name>
                <description language="en">Indicates whether Cache, TLB and branch predictor operations are broadcast</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="BPMO" enumerationId="CP15_ID_MMFR3_BPMO">
                <gui_name language="en">BP maintain</gui_name>
                <description language="en">Indicates support for branch predictor maintenance operations</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="HCMO_SW" enumerationId="CP15_ID_MMFR3_HCMO_SW">
                <gui_name language="en">Cache maintain set/way</gui_name>
                <description language="en">Indicates support for hierarchical cache maintenance operations by Set and Way</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="HCMO_MVA" enumerationId="CP15_ID_MMFR3_HCMO_MVA">
                <gui_name language="en">Cache maintain MVA</gui_name>
                <description language="en">Indicates support for hierarchical cache maintenance operations by address</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR0" size="4">
            <gui_name language="en">Instruction Set Attributes Register 0</gui_name>
            <alias_name>CP15_ID_ISAR0</alias_name>
            <device_name type="rvi">CP15_ID_ISAR0</device_name>
            <device_name type="cadi">ID_ISAR0</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="DIVIDE" enumerationId="CP15_ID_ISAR0_DIVIDE">
                <gui_name language="en">Divide_instrs</gui_name>
                <description language="en">Indicates support for divide instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="DEBUG" enumerationId="CP15_ID_ISAR0_DEBUG">
                <gui_name language="en">Debug_instrs</gui_name>
                <description language="en">Indicates support for debug instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="COPROCESSOR" enumerationId="CP15_ID_ISAR0_COPROCESSOR">
                <gui_name language="en">Coproc_instrs</gui_name>
                <description language="en">Indicates support for coprocessor instructions other than separately attributed feature registers, such as CP15 registers and VFP</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="CMP_BRANCH" enumerationId="CP15_ID_ISAR0_CMP_BRANCH">
                <gui_name language="en">CmpBranch_instrs</gui_name>
                <description language="en">Indicates support for combined compare and branch instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="BITFIELD" enumerationId="CP15_ID_ISAR0_BITFIELD">
                <gui_name language="en">Bitfield_instrs</gui_name>
                <description language="en">Indicates support for bitfield instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="BIT_COUNT" enumerationId="CP15_ID_ISAR0_BIT_COUNT">
                <gui_name language="en">BitCount_instrs</gui_name>
                <description language="en">Indicates support for bit counting instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ATOMIC" enumerationId="CP15_ID_ISAR0_ATOMIC">
                <gui_name language="en">Swap_instrs</gui_name>
                <description language="en">Indicates support for atomic load and store instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR1" size="4">
            <gui_name language="en">Instruction Set Attributes Register 1</gui_name>
            <alias_name>CP15_ID_ISAR1</alias_name>
            <device_name type="rvi">CP15_ID_ISAR1</device_name>
            <device_name type="cadi">ID_ISAR1</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="JAZELLE" enumerationId="CP15_ID_ISAR1_JAZELLE">
                <gui_name language="en">Jazelle_instrs</gui_name>
                <description language="en">Indicates support for Jazelle instructions</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="INTERWORKING" enumerationId="CP15_ID_ISAR1_INTERWORKING">
                <gui_name language="en">Interwork_instrs</gui_name>
                <description language="en">Indicates support for interworking instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="IMMEDIATE" enumerationId="CP15_ID_ISAR1_IMMEDIATE">
                <gui_name language="en">Immediate_instrs</gui_name>
                <description language="en">Indicates support for immediate instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="IF_THEN" enumerationId="CP15_ID_ISAR1_IF_THEN">
                <gui_name language="en">IfThen_instrs</gui_name>
                <description language="en">Indicates support for if then instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="EXTEND" enumerationId="CP15_ID_ISAR1_EXTEND">
                <gui_name language="en">Extend_instrs</gui_name>
                <description language="en">Indicates support for sign or zero extend instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="EXCEPTION2" enumerationId="CP15_ID_ISAR1_EXCEPTION2">
                <gui_name language="en">Except_AR_instrs</gui_name>
                <description language="en">Indicates support for A and R profile exception-handling instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="EXCEPTION1" enumerationId="CP15_ID_ISAR1_EXCEPTION1">
                <gui_name language="en">Except_instrs</gui_name>
                <description language="en">Indicates support for exception-handling instructions in the ARM instruction set</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ENDIAN" enumerationId="CP15_ID_ISAR1_ENDIAN">
                <gui_name language="en">Endian_instrs</gui_name>
                <description language="en">Indicates support for endianness control instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR2" size="4">
            <gui_name language="en">Instruction Set Attributes Register 2</gui_name>
            <alias_name>CP15_ID_ISAR2</alias_name>
            <device_name type="rvi">CP15_ID_ISAR2</device_name>
            <device_name type="cadi">ID_ISAR2</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="REVERSAL" enumerationId="CP15_ID_ISAR2_REVERSAL">
                <gui_name language="en">Reversal_instrs</gui_name>
                <description language="en">Indicates support for reversal instructions</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="PSR" enumerationId="CP15_ID_ISAR2_PSR">
                <gui_name language="en">PSR_AR_instrs</gui_name>
                <description language="en">Indicates support for A and R profile instructions to manipulate the PSR.</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="U_MULTIPLY" enumerationId="CP15_ID_ISAR2_U_MULTIPLY">
                <gui_name language="en">MultU_instrs</gui_name>
                <description language="en">Indicates support for advanced unsigned multiply instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="S_MULTIPLY" enumerationId="CP15_ID_ISAR2_S_MULTIPLY">
                <gui_name language="en">MultS_instrs</gui_name>
                <description language="en">Indicates support for advanced signed multiply instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="MULTIPLY" enumerationId="CP15_ID_ISAR2_MULTIPLY">
                <gui_name language="en">Mult_instrs</gui_name>
                <description language="en">Indicates support for multiply instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="INTERRUPT" enumerationId="CP15_ID_ISAR2_INTERRUPT">
                <gui_name language="en">MultiAccessInt_instrs</gui_name>
                <description language="en">Indicates support for multi-access interruptible instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="MEM_HINT" enumerationId="CP15_ID_ISAR2_MEM_HINT">
                <gui_name language="en">MemHint_instrs</gui_name>
                <description language="en">Indicates support for memory hint instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="LOAD_STORE" enumerationId="CP15_ID_ISAR2_LOAD_STORE">
                <gui_name language="en">LoadStore_instrs</gui_name>
                <description language="en">Indicates support for additional load and store instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR3" size="4">
            <gui_name language="en">Instruction Set Attributes Register 3</gui_name>
            <alias_name>CP15_ID_ISAR3</alias_name>
            <device_name type="rvi">CP15_ID_ISAR3</device_name>
            <device_name type="cadi">ID_ISAR3</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="THUMBEE" enumerationId="CP15_ID_ISAR3_THUMBEE">
                <gui_name language="en">ThumbEE_extn_instrs</gui_name>
                <description language="en">Indicates support for ThumbEE Execution Environment extension</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="TRUE_NOP" enumerationId="CP15_ID_ISAR3_TRUE_NOP">
                <gui_name language="en">TrueNOP_instrs</gui_name>
                <description language="en">Indicates support for true NOP instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="THUMB_COPY" enumerationId="CP15_ID_ISAR3_THUMB_COPY">
                <gui_name language="en">ThumbCopy_instrs</gui_name>
                <description language="en">Indicates the support for Thumb non flag-setting MOV instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TAB_BRANCH" enumerationId="CP15_ID_ISAR3_TAB_BRANCH">
                <gui_name language="en">TabBranch_instrs</gui_name>
                <description language="en">Indicates the implemented Table Branch instructions in the Thumb instruction set</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SYNCH" enumerationId="CP15_ID_ISAR3_SYNCH">
                <gui_name language="en">SynchPrim_instrs</gui_name>
                <description language="en">Indicates support for synchronization primitive instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="SVC" enumerationId="CP15_ID_ISAR3_SVC">
                <gui_name language="en">SVC_instrs</gui_name>
                <description language="en">Indicates the implemented SVC instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SIMD" enumerationId="CP15_ID_ISAR3_SIMD">
                <gui_name language="en">SIMD_instrs</gui_name>
                <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="SATURATE" enumerationId="CP15_ID_ISAR3_SATURATE">
                <gui_name language="en">Saturate_instrs</gui_name>
                <description language="en">Indicates support for saturate instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR4" size="4">
            <gui_name language="en">Instruction Set Attributes Register 4</gui_name>
            <alias_name>CP15_ID_ISAR4</alias_name>
            <device_name type="rvi">CP15_ID_ISAR4</device_name>
            <device_name type="cadi">ID_ISAR4</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="SWPFRAC" enumerationId="CP15_ID_ISAR4_SWPFRAC">
                <gui_name language="en">SWP_frac</gui_name>
                <description language="en">Indicates support for the memory system locking the bus for SWP or SWPB instructions</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="PSRM" enumerationId="CP15_ID_ISAR4_PSRM">
                <gui_name language="en">PSR_M_instrs</gui_name>
                <description language="en">Indicates the implemented M profile instructions to modify the PSRs</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="EXCLUSIVE" enumerationId="CP15_ID_ISAR4_EXCLUSIVE">
                <gui_name language="en">SynchPrim_instrs_frac</gui_name>
                <description language="en">This field is used with the ID_ISAR3.SynchPrim_instrs field to indicate the implemented Synchronization Primitive instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="BARRIER" enumerationId="CP15_ID_ISAR4_BARRIER">
                <gui_name language="en">Barrier_instrs</gui_name>
                <description language="en">Indicates the implemented Barrier instructions in the ARM and Thumb instruction sets</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SMC" enumerationId="CP15_ID_ISAR4_SMC">
                <gui_name language="en">SMC_instrs</gui_name>
                <description language="en">Indicates the implemented SMC instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="WRITE_BACK" enumerationId="CP15_ID_ISAR4_WRITE_BACK">
                <gui_name language="en">Writeback_instrs</gui_name>
                <description language="en">Indicates the support for Writeback addressing modes</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="WITH_SHIFT" enumerationId="CP15_ID_ISAR4_WITH_SHIFT">
                <gui_name language="en">WithShifts_instrs</gui_name>
                <description language="en">Indicates the support for instructions with shifts</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="UNPRIV" enumerationId="CP15_ID_ISAR4_UNPRIV">
                <gui_name language="en">Unpriv_instrs</gui_name>
                <description language="en">Indicates the implemented unprivileged instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR5" size="4">
            <gui_name language="en">Instruction Set Attributes Register 5</gui_name>
            <alias_name>CP15_ID_ISAR5</alias_name>
            <device_name type="rvi">CP15_ID_ISAR5</device_name>
            <device_name type="cadi">ID_ISAR5</device_name>
            <description language="en">Provide additional information about the properties of the processor</description>
        </register>
        <register access="RW" name="CONTEXTIDR" size="4">
            <gui_name language="en">Context ID</gui_name>
            <alias_name>CP15_CONTEXTIDR</alias_name>
            <device_name type="rvi">CP15_CONTEXTIDR</device_name>
            <device_name type="cadi">CONTEXTIDR</device_name>
            <description language="en">The Context ID Register holds a process IDentification (ID) value for the currently-running process</description>
        </register>
        <register access="RW" name="TPIDRURW" size="4">
            <gui_name language="en">Read/Write Thread And Process ID</gui_name>
            <alias_name>CP15_TPIDRURW</alias_name>
            <device_name type="rvi">CP15_TPIDRURW</device_name>
            <device_name type="cadi">TPIDRURW</device_name>
            <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
        </register>
        <register access="RW" name="TPIDRURO" size="4">
            <gui_name language="en">Read-Only Thread And Process ID</gui_name>
            <alias_name>CP15_TPIDRURO</alias_name>
            <device_name type="rvi">CP15_TPIDRURO</device_name>
            <device_name type="cadi">TPIDRURO</device_name>
            <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
        </register>
        <register access="RW" name="TPIDRPRW" size="4">
            <gui_name language="en">Privileged-Only Thread And Process ID</gui_name>
            <alias_name>CP15_TPIDRPRW</alias_name>
            <device_name type="rvi">CP15_TPIDRPRW</device_name>
            <device_name type="cadi">TPIDRPRW</device_name>
            <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
        </register>
        <register access="RO" name="AIDR" size="4">
            <gui_name language="en">Auxiliary ID</gui_name>
            <alias_name>CP15_AIDR</alias_name>
            <device_name type="rvi">CP15_AIDR</device_name>
            <device_name type="cadi">AIDR</device_name>
            <description language="en">Provides implementation defined ID information</description>
        </register>
    </register_group>
</register_list>

