Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Tue Sep 10 23:23:59 2019
| Host         : DESOLATION running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_main_wrapper_timing_summary_routed.rpt -pb design_main_wrapper_timing_summary_routed.pb -rpx design_main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_main_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     64.611        0.000                      0                   99        0.190        0.000                      0                   99       41.160        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        64.611        0.000                      0                   99        0.190        0.000                      0                   99       41.160        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       64.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.611ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.743ns  (logic 6.103ns (32.561%)  route 12.640ns (67.439%))
  Logic Levels:           21  (CARRY4=9 LUT1=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  design_main_i/timer_0/U0/intOut_reg[1]/Q
                         net (fo=20, routed)          1.465     7.084    design_main_i/uint16_seg_coder_0/U0/intIn[1]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_i_3/O
                         net (fo=1, routed)           0.000     7.208    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_i_3_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.758 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.872    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__0_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.320 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__2/O[1]
                         net (fo=3, routed)           0.921     9.241    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__2_n_6
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.303     9.544 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__1_i_13/O
                         net (fo=3, routed)           1.072    10.617    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__1_i_13_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.741 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_i_4/O
                         net (fo=1, routed)           0.339    11.079    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_i_4_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.629 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.629    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.952 f  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__3/O[1]
                         net (fo=13, routed)          1.557    13.509    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__3_n_6
    SLICE_X60Y99         LUT3 (Prop_lut3_I2_O)        0.306    13.815 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_i_4/O
                         net (fo=1, routed)           0.543    14.358    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_i_4_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.908 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.231 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__1/O[1]
                         net (fo=3, routed)           0.770    16.001    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__1_n_6
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306    16.307 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.307    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.798 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2/CO[1]
                         net (fo=5, routed)           1.007    17.805    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_n_2
    SLICE_X64Y95         LUT3 (Prop_lut3_I2_O)        0.329    18.134 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_13/O
                         net (fo=6, routed)           0.915    19.049    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_13_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_30/O
                         net (fo=7, routed)           0.700    19.873    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_30_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124    19.997 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_25/O
                         net (fo=3, routed)           0.837    20.834    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_25_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I3_O)        0.124    20.958 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_16/O
                         net (fo=4, routed)           0.739    21.697    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_16_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.821 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[0]_i_4/O
                         net (fo=5, routed)           0.677    22.498    design_main_i/uint16_seg_coder_0/U0/nibbleOut[0]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I5_O)        0.124    22.622 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_5/O
                         net (fo=1, routed)           1.099    23.721    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_5_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I3_O)        0.124    23.845 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_1/O
                         net (fo=1, routed)           0.000    23.845    design_main_i/uint16_seg_coder_0/U0/p_0_in[3]
    SLICE_X62Y95         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.509    88.203    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X62Y95         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[3]/C
                         clock pessimism              0.257    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.031    88.456    design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[3]
  -------------------------------------------------------------------
                         required time                         88.456    
                         arrival time                         -23.845    
  -------------------------------------------------------------------
                         slack                                 64.611    

Slack (MET) :             64.931ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.424ns  (logic 6.103ns (33.125%)  route 12.321ns (66.875%))
  Logic Levels:           21  (CARRY4=9 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  design_main_i/timer_0/U0/intOut_reg[1]/Q
                         net (fo=20, routed)          1.465     7.084    design_main_i/uint16_seg_coder_0/U0/intIn[1]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_i_3/O
                         net (fo=1, routed)           0.000     7.208    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_i_3_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.758 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.872    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__0_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.320 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__2/O[1]
                         net (fo=3, routed)           0.921     9.241    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__2_n_6
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.303     9.544 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__1_i_13/O
                         net (fo=3, routed)           1.072    10.617    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__1_i_13_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.741 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_i_4/O
                         net (fo=1, routed)           0.339    11.079    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_i_4_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.629 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.629    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.952 f  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__3/O[1]
                         net (fo=13, routed)          1.557    13.509    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__3_n_6
    SLICE_X60Y99         LUT3 (Prop_lut3_I2_O)        0.306    13.815 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_i_4/O
                         net (fo=1, routed)           0.543    14.358    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_i_4_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.908 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.231 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__1/O[1]
                         net (fo=3, routed)           0.770    16.001    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__1_n_6
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306    16.307 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.307    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.798 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2/CO[1]
                         net (fo=5, routed)           1.007    17.805    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_n_2
    SLICE_X64Y95         LUT3 (Prop_lut3_I2_O)        0.329    18.134 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_13/O
                         net (fo=6, routed)           0.915    19.049    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_13_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_30/O
                         net (fo=7, routed)           0.700    19.873    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_30_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124    19.997 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_25/O
                         net (fo=3, routed)           0.837    20.834    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_25_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I3_O)        0.124    20.958 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_16/O
                         net (fo=4, routed)           0.739    21.697    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_16_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.821 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[0]_i_4/O
                         net (fo=5, routed)           1.165    22.986    design_main_i/uint16_seg_coder_0/U0/nibbleOut[0]_i_4_n_0
    SLICE_X64Y95         LUT5 (Prop_lut5_I4_O)        0.124    23.110 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[0]_i_5/O
                         net (fo=1, routed)           0.291    23.402    design_main_i/uint16_seg_coder_0/U0/nibbleOut[0]_i_5_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124    23.526 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[0]_i_1/O
                         net (fo=1, routed)           0.000    23.526    design_main_i/uint16_seg_coder_0/U0/p_0_in[0]
    SLICE_X62Y95         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.509    88.203    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X62Y95         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[0]/C
                         clock pessimism              0.257    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.031    88.456    design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[0]
  -------------------------------------------------------------------
                         required time                         88.456    
                         arrival time                         -23.526    
  -------------------------------------------------------------------
                         slack                                 64.931    

Slack (MET) :             65.097ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.255ns  (logic 6.103ns (33.431%)  route 12.152ns (66.569%))
  Logic Levels:           21  (CARRY4=9 LUT1=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  design_main_i/timer_0/U0/intOut_reg[1]/Q
                         net (fo=20, routed)          1.465     7.084    design_main_i/uint16_seg_coder_0/U0/intIn[1]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_i_3/O
                         net (fo=1, routed)           0.000     7.208    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_i_3_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.758 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.872    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__0_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.320 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__2/O[1]
                         net (fo=3, routed)           0.921     9.241    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__2_n_6
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.303     9.544 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__1_i_13/O
                         net (fo=3, routed)           1.072    10.617    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__1_i_13_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.741 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_i_4/O
                         net (fo=1, routed)           0.339    11.079    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_i_4_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.629 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.629    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.952 f  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__3/O[1]
                         net (fo=13, routed)          1.557    13.509    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__3_n_6
    SLICE_X60Y99         LUT3 (Prop_lut3_I2_O)        0.306    13.815 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_i_4/O
                         net (fo=1, routed)           0.543    14.358    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_i_4_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.908 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.231 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__1/O[1]
                         net (fo=3, routed)           0.770    16.001    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__1_n_6
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306    16.307 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.307    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.798 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2/CO[1]
                         net (fo=5, routed)           1.007    17.805    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_n_2
    SLICE_X64Y95         LUT3 (Prop_lut3_I2_O)        0.329    18.134 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_13/O
                         net (fo=6, routed)           0.915    19.049    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_13_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_30/O
                         net (fo=7, routed)           0.700    19.873    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_30_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124    19.997 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_25/O
                         net (fo=3, routed)           0.837    20.834    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_25_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I3_O)        0.124    20.958 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_16/O
                         net (fo=4, routed)           0.744    21.702    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_16_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.826 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[2]_i_11/O
                         net (fo=3, routed)           0.609    22.435    design_main_i/uint16_seg_coder_0/U0/nibbleOut[2]_i_11_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.559 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[1]_i_7/O
                         net (fo=1, routed)           0.674    23.233    design_main_i/uint16_seg_coder_0/U0/nibbleOut[1]_i_7_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    23.357 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[1]_i_1/O
                         net (fo=1, routed)           0.000    23.357    design_main_i/uint16_seg_coder_0/U0/p_0_in[1]
    SLICE_X62Y94         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.509    88.203    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X62Y94         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[1]/C
                         clock pessimism              0.257    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.029    88.454    design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[1]
  -------------------------------------------------------------------
                         required time                         88.454    
                         arrival time                         -23.357    
  -------------------------------------------------------------------
                         slack                                 65.097    

Slack (MET) :             65.246ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.106ns  (logic 6.103ns (33.706%)  route 12.003ns (66.294%))
  Logic Levels:           21  (CARRY4=9 LUT1=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  design_main_i/timer_0/U0/intOut_reg[1]/Q
                         net (fo=20, routed)          1.465     7.084    design_main_i/uint16_seg_coder_0/U0/intIn[1]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_i_3/O
                         net (fo=1, routed)           0.000     7.208    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_i_3_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.758 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.872    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__0_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__1_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.320 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__2/O[1]
                         net (fo=3, routed)           0.921     9.241    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__112_carry__2_n_6
    SLICE_X58Y94         LUT3 (Prop_lut3_I2_O)        0.303     9.544 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__1_i_13/O
                         net (fo=3, routed)           1.072    10.617    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__1_i_13_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.741 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_i_4/O
                         net (fo=1, routed)           0.339    11.079    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_i_4_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.629 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.629    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.952 f  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__3/O[1]
                         net (fo=13, routed)          1.557    13.509    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__165_carry__3_n_6
    SLICE_X60Y99         LUT3 (Prop_lut3_I2_O)        0.306    13.815 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_i_4/O
                         net (fo=1, routed)           0.543    14.358    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_i_4_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.908 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.908    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__0_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.231 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__1/O[1]
                         net (fo=3, routed)           0.770    16.001    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__221_carry__1_n_6
    SLICE_X59Y98         LUT4 (Prop_lut4_I1_O)        0.306    16.307 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.307    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.798 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2/CO[1]
                         net (fo=5, routed)           1.007    17.805    design_main_i/uint16_seg_coder_0/U0/nibbleOut1__252_carry__2_n_2
    SLICE_X64Y95         LUT3 (Prop_lut3_I2_O)        0.329    18.134 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_13/O
                         net (fo=6, routed)           0.915    19.049    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_13_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_30/O
                         net (fo=7, routed)           0.700    19.873    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_30_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124    19.997 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_25/O
                         net (fo=3, routed)           0.837    20.834    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_25_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I3_O)        0.124    20.958 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_16/O
                         net (fo=4, routed)           0.744    21.702    design_main_i/uint16_seg_coder_0/U0/nibbleOut[3]_i_16_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.826 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[2]_i_11/O
                         net (fo=3, routed)           0.460    22.286    design_main_i/uint16_seg_coder_0/U0/nibbleOut[2]_i_11_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124    22.410 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[2]_i_3/O
                         net (fo=1, routed)           0.674    23.084    design_main_i/uint16_seg_coder_0/U0/nibbleOut[2]_i_3_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.124    23.208 r  design_main_i/uint16_seg_coder_0/U0/nibbleOut[2]_i_1/O
                         net (fo=1, routed)           0.000    23.208    design_main_i/uint16_seg_coder_0/U0/p_0_in[2]
    SLICE_X62Y95         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.509    88.203    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X62Y95         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[2]/C
                         clock pessimism              0.257    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.029    88.454    design_main_i/uint16_seg_coder_0/U0/nibbleOut_reg[2]
  -------------------------------------------------------------------
                         required time                         88.454    
                         arrival time                         -23.208    
  -------------------------------------------------------------------
                         slack                                 65.246    

Slack (MET) :             79.722ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.379%)  route 2.307ns (76.621%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X55Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  design_main_i/timer_0/U0/cycle_counter_reg[26]/Q
                         net (fo=3, routed)           0.985     6.543    design_main_i/timer_0/U0/p_0_in[4]
    SLICE_X54Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.667 r  design_main_i/timer_0/U0/intOut[15]_i_3/O
                         net (fo=1, routed)           0.670     7.337    design_main_i/timer_0/U0/intOut[15]_i_3_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.461 r  design_main_i/timer_0/U0/intOut[15]_i_1/O
                         net (fo=16, routed)          0.652     8.113    design_main_i/timer_0/U0/outi
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.443    88.137    design_main_i/timer_0/U0/clk
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[10]/C
                         clock pessimism              0.257    88.395    
                         clock uncertainty           -0.035    88.359    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.524    87.835    design_main_i/timer_0/U0/intOut_reg[10]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                 79.722    

Slack (MET) :             79.722ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.379%)  route 2.307ns (76.621%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X55Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  design_main_i/timer_0/U0/cycle_counter_reg[26]/Q
                         net (fo=3, routed)           0.985     6.543    design_main_i/timer_0/U0/p_0_in[4]
    SLICE_X54Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.667 r  design_main_i/timer_0/U0/intOut[15]_i_3/O
                         net (fo=1, routed)           0.670     7.337    design_main_i/timer_0/U0/intOut[15]_i_3_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.461 r  design_main_i/timer_0/U0/intOut[15]_i_1/O
                         net (fo=16, routed)          0.652     8.113    design_main_i/timer_0/U0/outi
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.443    88.137    design_main_i/timer_0/U0/clk
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[11]/C
                         clock pessimism              0.257    88.395    
                         clock uncertainty           -0.035    88.359    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.524    87.835    design_main_i/timer_0/U0/intOut_reg[11]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                 79.722    

Slack (MET) :             79.722ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.379%)  route 2.307ns (76.621%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X55Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  design_main_i/timer_0/U0/cycle_counter_reg[26]/Q
                         net (fo=3, routed)           0.985     6.543    design_main_i/timer_0/U0/p_0_in[4]
    SLICE_X54Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.667 r  design_main_i/timer_0/U0/intOut[15]_i_3/O
                         net (fo=1, routed)           0.670     7.337    design_main_i/timer_0/U0/intOut[15]_i_3_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.461 r  design_main_i/timer_0/U0/intOut[15]_i_1/O
                         net (fo=16, routed)          0.652     8.113    design_main_i/timer_0/U0/outi
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.443    88.137    design_main_i/timer_0/U0/clk
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[12]/C
                         clock pessimism              0.257    88.395    
                         clock uncertainty           -0.035    88.359    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.524    87.835    design_main_i/timer_0/U0/intOut_reg[12]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                 79.722    

Slack (MET) :             79.722ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.379%)  route 2.307ns (76.621%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X55Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  design_main_i/timer_0/U0/cycle_counter_reg[26]/Q
                         net (fo=3, routed)           0.985     6.543    design_main_i/timer_0/U0/p_0_in[4]
    SLICE_X54Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.667 r  design_main_i/timer_0/U0/intOut[15]_i_3/O
                         net (fo=1, routed)           0.670     7.337    design_main_i/timer_0/U0/intOut[15]_i_3_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.461 r  design_main_i/timer_0/U0/intOut[15]_i_1/O
                         net (fo=16, routed)          0.652     8.113    design_main_i/timer_0/U0/outi
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.443    88.137    design_main_i/timer_0/U0/clk
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[13]/C
                         clock pessimism              0.257    88.395    
                         clock uncertainty           -0.035    88.359    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.524    87.835    design_main_i/timer_0/U0/intOut_reg[13]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                 79.722    

Slack (MET) :             79.755ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.704ns (23.539%)  route 2.287ns (76.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X55Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  design_main_i/timer_0/U0/cycle_counter_reg[26]/Q
                         net (fo=3, routed)           0.985     6.543    design_main_i/timer_0/U0/p_0_in[4]
    SLICE_X54Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.667 r  design_main_i/timer_0/U0/intOut[15]_i_3/O
                         net (fo=1, routed)           0.670     7.337    design_main_i/timer_0/U0/intOut[15]_i_3_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.461 r  design_main_i/timer_0/U0/intOut[15]_i_1/O
                         net (fo=16, routed)          0.631     8.092    design_main_i/timer_0/U0/outi
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.441    88.135    design_main_i/timer_0/U0/clk
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[1]/C
                         clock pessimism              0.271    88.407    
                         clock uncertainty           -0.035    88.371    
    SLICE_X54Y92         FDRE (Setup_fdre_C_R)       -0.524    87.847    design_main_i/timer_0/U0/intOut_reg[1]
  -------------------------------------------------------------------
                         required time                         87.847    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 79.755    

Slack (MET) :             79.755ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.704ns (23.539%)  route 2.287ns (76.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.102    design_main_i/timer_0/U0/clk
    SLICE_X55Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  design_main_i/timer_0/U0/cycle_counter_reg[26]/Q
                         net (fo=3, routed)           0.985     6.543    design_main_i/timer_0/U0/p_0_in[4]
    SLICE_X54Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.667 r  design_main_i/timer_0/U0/intOut[15]_i_3/O
                         net (fo=1, routed)           0.670     7.337    design_main_i/timer_0/U0/intOut[15]_i_3_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.461 r  design_main_i/timer_0/U0/intOut[15]_i_1/O
                         net (fo=16, routed)          0.631     8.092    design_main_i/timer_0/U0/outi
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.441    88.135    design_main_i/timer_0/U0/clk
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[2]/C
                         clock pessimism              0.271    88.407    
                         clock uncertainty           -0.035    88.371    
    SLICE_X54Y92         FDRE (Setup_fdre_C_R)       -0.524    87.847    design_main_i/timer_0/U0/intOut_reg[2]
  -------------------------------------------------------------------
                         required time                         87.847    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 79.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.175%)  route 0.171ns (54.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.467    design_main_i/timer_0/U0/clk
    SLICE_X55Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_main_i/timer_0/U0/cycle_counter_reg[26]/Q
                         net (fo=3, routed)           0.171     1.779    design_main_i/timer_0/U0/p_0_in[4]
    SLICE_X56Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.833     1.983    design_main_i/timer_0/U0/clk
    SLICE_X56Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[4]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.085     1.589    design_main_i/timer_0/U0/intOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.467    design_main_i/timer_0/U0/clk
    SLICE_X55Y92         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_main_i/timer_0/U0/cycle_counter_reg[31]/Q
                         net (fo=3, routed)           0.132     1.740    design_main_i/timer_0/U0/p_0_in[9]
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.833     1.983    design_main_i/timer_0/U0/clk
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[9]/C
                         clock pessimism             -0.503     1.480    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.060     1.540    design_main_i/timer_0/U0/intOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.436%)  route 0.191ns (57.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.468    design_main_i/timer_0/U0/clk
    SLICE_X55Y93         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_main_i/timer_0/U0/cycle_counter_reg[35]/Q
                         net (fo=3, routed)           0.191     1.800    design_main_i/timer_0/U0/p_0_in[13]
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.834     1.984    design_main_i/timer_0/U0/clk
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[13]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.084     1.589    design_main_i/timer_0/U0/intOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_main_i/uint16_seg_coder_0/U0/counterDown_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/counterDown_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.495    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X64Y89         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[4]/Q
                         net (fo=4, routed)           0.100     1.742    design_main_i/uint16_seg_coder_0/U0/counterDown_reg[4]
    SLICE_X64Y89         LUT6 (Prop_lut6_I0_O)        0.098     1.840 r  design_main_i/uint16_seg_coder_0/U0/counterDown[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    design_main_i/uint16_seg_coder_0/U0/plusOp[5]
    SLICE_X64Y89         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.011    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X64Y89         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[5]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.121     1.616    design_main_i/uint16_seg_coder_0/U0/counterDown_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.362%)  route 0.184ns (56.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.468    design_main_i/timer_0/U0/clk
    SLICE_X55Y93         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_main_i/timer_0/U0/cycle_counter_reg[34]/Q
                         net (fo=3, routed)           0.184     1.793    design_main_i/timer_0/U0/p_0_in[12]
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.834     1.984    design_main_i/timer_0/U0/clk
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[12]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.063     1.568    design_main_i/timer_0/U0/intOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_main_i/uint16_seg_coder_0/U0/counterDown_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/counterDown_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.394%)  route 0.144ns (43.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.495    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X65Y89         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[6]/Q
                         net (fo=6, routed)           0.144     1.780    design_main_i/uint16_seg_coder_0/U0/counterDown_reg[6]
    SLICE_X65Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  design_main_i/uint16_seg_coder_0/U0/counterDown[10]_i_1/O
                         net (fo=1, routed)           0.000     1.825    design_main_i/uint16_seg_coder_0/U0/plusOp[10]
    SLICE_X65Y89         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.011    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X65Y89         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[10]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.092     1.587    design_main_i/uint16_seg_coder_0/U0/counterDown_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.494%)  route 0.225ns (61.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.468    design_main_i/timer_0/U0/clk
    SLICE_X55Y93         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_main_i/timer_0/U0/cycle_counter_reg[32]/Q
                         net (fo=3, routed)           0.225     1.834    design_main_i/timer_0/U0/p_0_in[10]
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.834     1.984    design_main_i/timer_0/U0/clk
    SLICE_X56Y93         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[10]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.087     1.592    design_main_i/timer_0/U0/intOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_main_i/uint16_seg_coder_0/U0/counterDown_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/counterDown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.495    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X63Y89         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[1]/Q
                         net (fo=7, routed)           0.168     1.804    design_main_i/uint16_seg_coder_0/U0/counterDown_reg[1]
    SLICE_X63Y89         LUT3 (Prop_lut3_I0_O)        0.042     1.846 r  design_main_i/uint16_seg_coder_0/U0/counterDown[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    design_main_i/uint16_seg_coder_0/U0/plusOp[2]
    SLICE_X63Y89         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.011    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X63Y89         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDown_reg[2]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.107     1.602    design_main_i/uint16_seg_coder_0/U0/counterDown_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.333%)  route 0.200ns (58.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.467    design_main_i/timer_0/U0/clk
    SLICE_X55Y90         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_main_i/timer_0/U0/cycle_counter_reg[23]/Q
                         net (fo=3, routed)           0.200     1.808    design_main_i/timer_0/U0/p_0_in[1]
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.833     1.983    design_main_i/timer_0/U0/clk
    SLICE_X54Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.075     1.558    design_main_i/timer_0/U0/intOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/cycle_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.466    design_main_i/timer_0/U0/clk
    SLICE_X55Y88         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_main_i/timer_0/U0/cycle_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.715    design_main_i/timer_0/U0/cycle_counter_reg_n_0_[15]
    SLICE_X55Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  design_main_i/timer_0/U0/cycle_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    design_main_i/timer_0/U0/cycle_counter_reg[12]_i_1_n_4
    SLICE_X55Y88         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.832     1.982    design_main_i/timer_0/U0/clk
    SLICE_X55Y88         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[15]/C
                         clock pessimism             -0.516     1.466    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.105     1.571    design_main_i/timer_0/U0/cycle_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X55Y85   design_main_i/timer_0/U0/cycle_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X55Y87   design_main_i/timer_0/U0/cycle_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X55Y87   design_main_i/timer_0/U0/cycle_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X55Y88   design_main_i/timer_0/U0/cycle_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X55Y89   design_main_i/timer_0/U0/cycle_counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X55Y89   design_main_i/timer_0/U0/cycle_counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X55Y85   design_main_i/timer_0/U0/cycle_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X55Y90   design_main_i/timer_0/U0/cycle_counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X55Y90   design_main_i/timer_0/U0/cycle_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X55Y88   design_main_i/timer_0/U0/cycle_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X55Y89   design_main_i/timer_0/U0/cycle_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X55Y89   design_main_i/timer_0/U0/cycle_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X55Y89   design_main_i/timer_0/U0/cycle_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X55Y89   design_main_i/timer_0/U0/cycle_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X55Y90   design_main_i/timer_0/U0/cycle_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X55Y90   design_main_i/timer_0/U0/cycle_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X55Y90   design_main_i/timer_0/U0/cycle_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X55Y90   design_main_i/timer_0/U0/cycle_counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X63Y92   design_main_i/uint16_seg_coder_0/U0/counteri_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y85   design_main_i/timer_0/U0/cycle_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y85   design_main_i/timer_0/U0/cycle_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y88   design_main_i/timer_0/U0/cycle_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y85   design_main_i/timer_0/U0/cycle_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y85   design_main_i/timer_0/U0/cycle_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y91   design_main_i/timer_0/U0/cycle_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y91   design_main_i/timer_0/U0/cycle_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y91   design_main_i/timer_0/U0/cycle_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y91   design_main_i/timer_0/U0/cycle_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X55Y92   design_main_i/timer_0/U0/cycle_counter_reg[28]/C



