// Seed: 3456715577
module module_0 (
    output wand id_0,
    output wand id_1,
    input wire id_2,
    input wire id_3,
    input tri id_4,
    input wand id_5,
    input supply0 id_6,
    input supply1 id_7
    , id_15 = 1'b0,
    input wand id_8,
    output wand id_9,
    output tri id_10,
    input tri id_11,
    input supply0 id_12,
    input wor id_13
);
  tri id_16, id_17;
  id_18(
      id_9, id_2, 1, id_17, id_3, 1'b0 & 1
  );
  tri  id_19 = id_3;
  wire id_20;
  assign id_15 = id_5;
  id_21(
      id_18
  );
  wire id_22;
  always id_17 = 1;
endmodule
module module_1 (
    inout tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output wand id_5,
    input supply0 id_6,
    input wand id_7,
    input wire id_8,
    input supply1 id_9,
    output tri id_10,
    output tri id_11,
    input supply0 id_12
);
  uwire id_14 = 1, id_15 = 1;
  assign id_10 = 1;
  module_0(
      id_0, id_11, id_4, id_4, id_9, id_4, id_7, id_4, id_1, id_5, id_0, id_7, id_7, id_12
  );
endmodule
