
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/Tracefiles/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream-based prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 2980390 heartbeat IPC: 3.35527 cumulative IPC: 3.35527 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362336 heartbeat IPC: 2.95688 cumulative IPC: 3.1435 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126915 (Simulation time: 0 hr 0 min 48 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 23167528 heartbeat IPC: 0.595054 cumulative IPC: 0.332433 (Simulation time: 0 hr 1 min 2 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 53734084 heartbeat IPC: 0.327155 cumulative IPC: 0.328896 (Simulation time: 0 hr 1 min 30 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 82929962 heartbeat IPC: 0.342514 cumulative IPC: 0.334211 (Simulation time: 0 hr 2 min 1 sec) 
Finished CPU 0 instructions: 25000000 cycles: 74803065 cumulative IPC: 0.334211 (Simulation time: 0 hr 2 min 1 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.334211 instructions: 25000000 cycles: 74803065
cpu0_DTLB TOTAL     ACCESS:    6304522  HIT:    5866958  MISS:     437564
cpu0_DTLB LOAD      ACCESS:    5879987  HIT:    5599642  MISS:     280345
cpu0_DTLB RFO       ACCESS:     424535  HIT:     267316  MISS:     157219
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3135 cycles
cpu0_ITLB TOTAL     ACCESS:    2383678  HIT:    2383678  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383678  HIT:    2383678  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I LOAD      ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437564  HIT:     432134  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280345  HIT:     275657  MISS:       4688
cpu0_STLB RFO       ACCESS:     157219  HIT:     156477  MISS:        742
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 177.643 cycles
cpu0_L1D TOTAL     ACCESS:    6516015  HIT:    5273828  MISS:    1242187
cpu0_L1D LOAD      ACCESS:    5880777  HIT:    4754991  MISS:    1125786
cpu0_L1D RFO       ACCESS:     629834  HIT:     515384  MISS:     114450
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5404  HIT:       3453  MISS:       1951
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 108.449 cycles
cpu0_L2C TOTAL     ACCESS:    1914230  HIT:     867981  MISS:    1046249
cpu0_L2C LOAD      ACCESS:    1125777  HIT:     338293  MISS:     787484
cpu0_L2C RFO       ACCESS:     114441  HIT:      78734  MISS:      35707
cpu0_L2C PREFETCH  ACCESS:     323984  HIT:     102745  MISS:     221239
cpu0_L2C WRITEBACK ACCESS:     348077  HIT:     346748  MISS:       1329
cpu0_L2C TRANSLATION ACCESS:       1951  HIT:       1461  MISS:        490
cpu0_L2C PREFETCH  REQUESTED:     362240  ISSUED:     361257  USEFUL:     163764  USELESS:      69535
cpu0_L2C AVERAGE MISS LATENCY: 158.411 cycles
LLC TOTAL     ACCESS:    1281222  HIT:     626531  MISS:     654691
LLC LOAD      ACCESS:     775429  HIT:     368931  MISS:     406498
LLC RFO       ACCESS:      35707  HIT:       9991  MISS:      25716
LLC PREFETCH  ACCESS:     234654  HIT:      14209  MISS:     220445
LLC WRITEBACK ACCESS:     234942  HIT:     233143  MISS:       1799
LLC TRANSLATION ACCESS:        490  HIT:        257  MISS:        233
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 225.87 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      92739  ROW_BUFFER_MISS:     559907
 DBUS AVG_CONGESTED_CYCLE:    3.93585
 WQ ROW_BUFFER_HIT:      47932  ROW_BUFFER_MISS:     157198  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.3161
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

