<profile>

<section name = "Vivado HLS Report for 'memRead'" level="0">
<item name = "Date">Tue Nov 13 22:51:52 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">memcachedPipeline_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 5.378, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1346</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 123</column>
<column name="Register">-, -, 428, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="memData_count_V_fu_378_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_336_fu_285_p2">-, 0, 0, 16, 9, 8</column>
<column name="tmp_340_fu_307_p2">-, 0, 0, 16, 9, 8</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_149">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_295">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_299">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op46_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op48_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op57_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op9_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="memRdCtrl_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="memRdCtrl_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_23_fu_323_p2">and, 0, 0, 128, 128, 128</column>
<column name="p_Result_s_fu_301_p2">and, 0, 0, 128, 128, 128</column>
<column name="memRdCtrl_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_128_i_fu_255_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_129_i_fu_261_p2">icmp, 0, 0, 11, 8, 5</column>
<column name="tmp_i_fu_231_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="tmp_338_fu_295_p2">lshr, 0, 0, 423, 2, 128</column>
<column name="tmp_342_fu_317_p2">lshr, 0, 0, 423, 2, 128</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="p_0184_1_0_v_cast_i_c_fu_371_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_data_V_fu_329_p3">select, 0, 0, 128, 1, 128</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter2_fsm">15, 3, 2, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="cc2memReadMd_V_blk_n">9, 2, 1, 2</column>
<column name="cc2memRead_V_blk_n">9, 2, 1, 2</column>
<column name="memRd2compMd_V_blk_n">9, 2, 1, 2</column>
<column name="memRd2comp_V_blk_n">9, 2, 1, 2</column>
<column name="memRd2comp_V_din">15, 3, 130, 390</column>
<column name="memRdCtrl_V_1_data_out">9, 2, 40, 80</column>
<column name="memRdCtrl_V_1_state">15, 3, 2, 6</column>
<column name="memRdCtrl_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter2_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="memRdCtrl_V_1_payload_A">40, 0, 40, 0</column>
<column name="memRdCtrl_V_1_payload_B">40, 0, 40, 0</column>
<column name="memRdCtrl_V_1_sel_rd">1, 0, 1, 0</column>
<column name="memRdCtrl_V_1_sel_wr">1, 0, 1, 0</column>
<column name="memRdCtrl_V_1_state">2, 0, 2, 0</column>
<column name="memRdState">1, 0, 1, 0</column>
<column name="memRdState_load_reg_408">1, 0, 1, 0</column>
<column name="memRdState_load_reg_408_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp27_reg_420">64, 0, 64, 0</column>
<column name="tmp_128_i_reg_439">1, 0, 1, 0</column>
<column name="tmp_29_reg_416">1, 0, 1, 0</column>
<column name="tmp_29_reg_416_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_30_reg_434">4, 0, 4, 0</column>
<column name="tmp_43_i_reg_449">2, 0, 2, 0</column>
<column name="tmp_5_reg_454">130, 0, 130, 0</column>
<column name="tmp_data_V_reg_444">128, 0, 128, 0</column>
<column name="tmp_i_reg_430">1, 0, 1, 0</column>
<column name="tmp_i_reg_430_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_reg_412">1, 0, 1, 0</column>
<column name="tmp_reg_412_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, memRead, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, memRead, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, memRead, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, memRead, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, memRead, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, memRead, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, memRead, return value</column>
<column name="cc2memReadMd_V_dout">in, 64, ap_fifo, cc2memReadMd_V, pointer</column>
<column name="cc2memReadMd_V_empty_n">in, 1, ap_fifo, cc2memReadMd_V, pointer</column>
<column name="cc2memReadMd_V_read">out, 1, ap_fifo, cc2memReadMd_V, pointer</column>
<column name="cc2memRead_V_dout">in, 130, ap_fifo, cc2memRead_V, pointer</column>
<column name="cc2memRead_V_empty_n">in, 1, ap_fifo, cc2memRead_V, pointer</column>
<column name="cc2memRead_V_read">out, 1, ap_fifo, cc2memRead_V, pointer</column>
<column name="memRd2comp_V_din">out, 130, ap_fifo, memRd2comp_V, pointer</column>
<column name="memRd2comp_V_full_n">in, 1, ap_fifo, memRd2comp_V, pointer</column>
<column name="memRd2comp_V_write">out, 1, ap_fifo, memRd2comp_V, pointer</column>
<column name="memRd2compMd_V_din">out, 64, ap_fifo, memRd2compMd_V, pointer</column>
<column name="memRd2compMd_V_full_n">in, 1, ap_fifo, memRd2compMd_V, pointer</column>
<column name="memRd2compMd_V_write">out, 1, ap_fifo, memRd2compMd_V, pointer</column>
<column name="memRdCtrl_V_TREADY">in, 1, axis, memRdCtrl_V, pointer</column>
<column name="memRdCtrl_V_TDATA">out, 40, axis, memRdCtrl_V, pointer</column>
<column name="memRdCtrl_V_TVALID">out, 1, axis, memRdCtrl_V, pointer</column>
</table>
</item>
</section>
</profile>
