============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 13:58:47 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 13 view nodes, 109 trigger nets, 109 data nets.
KIT-1004 : Chipwatcher code = 0100011111111011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=292) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=292) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=292)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=292)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 3729/61 useful/useless nets, 2054/29 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-1032 : 3050/6 useful/useless nets, 2860/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 3034/16 useful/useless nets, 2848/12 useful/useless insts
SYN-1021 : Optimized 10 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 10 mux instances.
SYN-1015 : Optimize round 1, 847 better
SYN-1014 : Optimize round 2
SYN-1032 : 2264/150 useful/useless nets, 2078/160 useful/useless insts
SYN-1015 : Optimize round 2, 320 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.414696s wall, 1.078125s user + 1.343750s system = 2.421875s CPU (100.3%)

RUN-1004 : used memory is 121 MB, reserved memory is 91 MB, peak memory is 122 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2312/437 useful/useless nets, 2174/113 useful/useless insts
SYN-1016 : Merged 46 instances.
SYN-2571 : Optimize after map_dsp, round 1, 596 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 106 instances.
SYN-2501 : Optimize round 1, 214 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 30 macro adder
SYN-1019 : Optimized 41 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 3159/4 useful/useless nets, 3021/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 12535, tnet num: 3159, tinst num: 3020, tnode num: 16157, tedge num: 18802.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 517 (3.29), #lev = 7 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 515 (3.28), #lev = 6 (1.44)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1008 instances into 515 LUTs, name keeping = 67%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 799 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.361472s wall, 1.109375s user + 0.250000s system = 1.359375s CPU (99.8%)

RUN-1004 : used memory is 130 MB, reserved memory is 101 MB, peak memory is 157 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.864498s wall, 2.281250s user + 1.593750s system = 3.875000s CPU (100.3%)

RUN-1004 : used memory is 130 MB, reserved memory is 101 MB, peak memory is 157 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 2162/2 useful/useless nets, 1984/0 useful/useless insts
SYN-4016 : Net U2_control/clk driven by BUFG (330 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (602 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1985 instances
RUN-0007 : 723 luts, 968 seqs, 167 mslices, 58 lslices, 11 pads, 51 brams, 0 dsps
RUN-1001 : There are total 2163 nets
RUN-6004 WARNING: There are 24 nets with only 1 pin.
RUN-1001 : 957 nets have 2 pins
RUN-1001 : 993 nets have [3 - 5] pins
RUN-1001 : 130 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     367     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     598     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1983 instances, 723 luts, 968 seqs, 225 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10386, tnet num: 2161, tinst num: 1983, tnode num: 14199, tedge num: 17060.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2161 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.142888s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 579245
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1983.
PHY-3001 : End clustering;  0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 455085, overlap = 114.75
PHY-3002 : Step(2): len = 380758, overlap = 114.75
PHY-3002 : Step(3): len = 331001, overlap = 114.75
PHY-3002 : Step(4): len = 300167, overlap = 114.75
PHY-3002 : Step(5): len = 271727, overlap = 114.75
PHY-3002 : Step(6): len = 245048, overlap = 114.75
PHY-3002 : Step(7): len = 226610, overlap = 114.75
PHY-3002 : Step(8): len = 204152, overlap = 114.75
PHY-3002 : Step(9): len = 180890, overlap = 114.75
PHY-3002 : Step(10): len = 164163, overlap = 114.75
PHY-3002 : Step(11): len = 154089, overlap = 114.75
PHY-3002 : Step(12): len = 140804, overlap = 115.125
PHY-3002 : Step(13): len = 130457, overlap = 115.375
PHY-3002 : Step(14): len = 124325, overlap = 115.688
PHY-3002 : Step(15): len = 114762, overlap = 116.25
PHY-3002 : Step(16): len = 107231, overlap = 117.125
PHY-3002 : Step(17): len = 102495, overlap = 118.625
PHY-3002 : Step(18): len = 93466.9, overlap = 120.688
PHY-3002 : Step(19): len = 88940.5, overlap = 123.344
PHY-3002 : Step(20): len = 84341.6, overlap = 124.781
PHY-3002 : Step(21): len = 81746.4, overlap = 124.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32537e-06
PHY-3002 : Step(22): len = 80191.5, overlap = 125.531
PHY-3002 : Step(23): len = 81235.5, overlap = 118.906
PHY-3002 : Step(24): len = 78051.4, overlap = 119.75
PHY-3002 : Step(25): len = 76991.3, overlap = 115
PHY-3002 : Step(26): len = 76077.3, overlap = 105.719
PHY-3002 : Step(27): len = 73836.7, overlap = 101.156
PHY-3002 : Step(28): len = 73113.1, overlap = 105.219
PHY-3002 : Step(29): len = 71326.5, overlap = 105.969
PHY-3002 : Step(30): len = 69340, overlap = 109.75
PHY-3002 : Step(31): len = 67493.8, overlap = 104.219
PHY-3002 : Step(32): len = 64806.2, overlap = 106.219
PHY-3002 : Step(33): len = 61627.8, overlap = 97.5938
PHY-3002 : Step(34): len = 58889.6, overlap = 102.969
PHY-3002 : Step(35): len = 55374.6, overlap = 113.125
PHY-3002 : Step(36): len = 51886.6, overlap = 111.781
PHY-3002 : Step(37): len = 49349.2, overlap = 118.875
PHY-3002 : Step(38): len = 47602.6, overlap = 122.156
PHY-3002 : Step(39): len = 45689.9, overlap = 120
PHY-3002 : Step(40): len = 44215.3, overlap = 118.75
PHY-3002 : Step(41): len = 43319.9, overlap = 117.938
PHY-3002 : Step(42): len = 42320.4, overlap = 117.188
PHY-3002 : Step(43): len = 41848, overlap = 113.469
PHY-3002 : Step(44): len = 40911.7, overlap = 110.656
PHY-3002 : Step(45): len = 40433.4, overlap = 115.969
PHY-3002 : Step(46): len = 39761.1, overlap = 116.344
PHY-3002 : Step(47): len = 39389.6, overlap = 115.812
PHY-3002 : Step(48): len = 38595.7, overlap = 111.562
PHY-3002 : Step(49): len = 38171.6, overlap = 112.906
PHY-3002 : Step(50): len = 37561.2, overlap = 112.031
PHY-3002 : Step(51): len = 37318.1, overlap = 111.188
PHY-3002 : Step(52): len = 37022.6, overlap = 109.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65074e-06
PHY-3002 : Step(53): len = 38163.9, overlap = 98.8125
PHY-3002 : Step(54): len = 39132.2, overlap = 100.219
PHY-3002 : Step(55): len = 39242.7, overlap = 100.156
PHY-3002 : Step(56): len = 38795.1, overlap = 99.6562
PHY-3002 : Step(57): len = 38731.5, overlap = 99.6562
PHY-3002 : Step(58): len = 38231.7, overlap = 99.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30148e-06
PHY-3002 : Step(59): len = 39388.2, overlap = 97.1562
PHY-3002 : Step(60): len = 39843.3, overlap = 94.8438
PHY-3002 : Step(61): len = 40127.8, overlap = 97.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009789s wall, 0.000000s user + 0.078125s system = 0.078125s CPU (798.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2161 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037225s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31307e-06
PHY-3002 : Step(62): len = 51829.3, overlap = 44.6562
PHY-3002 : Step(63): len = 51937.6, overlap = 44.7188
PHY-3002 : Step(64): len = 52104.8, overlap = 43.7812
PHY-3002 : Step(65): len = 52318.6, overlap = 43.2812
PHY-3002 : Step(66): len = 52147.8, overlap = 42.1875
PHY-3002 : Step(67): len = 52340, overlap = 42.3438
PHY-3002 : Step(68): len = 52540.3, overlap = 39.0312
PHY-3002 : Step(69): len = 52262.2, overlap = 36.9062
PHY-3002 : Step(70): len = 52213.9, overlap = 37
PHY-3002 : Step(71): len = 52145.2, overlap = 36.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.62614e-06
PHY-3002 : Step(72): len = 51690.7, overlap = 36.4375
PHY-3002 : Step(73): len = 51658.6, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.25229e-06
PHY-3002 : Step(74): len = 51464.7, overlap = 35.75
PHY-3002 : Step(75): len = 51467.8, overlap = 35.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2161 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037112s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.44482e-05
PHY-3002 : Step(76): len = 51578, overlap = 99.5312
PHY-3002 : Step(77): len = 51713, overlap = 97.1875
PHY-3002 : Step(78): len = 51611.7, overlap = 97.3438
PHY-3002 : Step(79): len = 51974.8, overlap = 97.2188
PHY-3002 : Step(80): len = 53216, overlap = 88.875
PHY-3002 : Step(81): len = 52908.3, overlap = 86.8438
PHY-3002 : Step(82): len = 52885.9, overlap = 84.375
PHY-3002 : Step(83): len = 52997.4, overlap = 86.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.88964e-05
PHY-3002 : Step(84): len = 52663.9, overlap = 85.7188
PHY-3002 : Step(85): len = 52702.6, overlap = 85.8438
PHY-3002 : Step(86): len = 53085.5, overlap = 83.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.77928e-05
PHY-3002 : Step(87): len = 53413.4, overlap = 78.7812
PHY-3002 : Step(88): len = 53647.5, overlap = 78.7188
PHY-3002 : Step(89): len = 54571.1, overlap = 74
PHY-3002 : Step(90): len = 55606.9, overlap = 71.1875
PHY-3002 : Step(91): len = 55711.9, overlap = 68.4062
PHY-3002 : Step(92): len = 55402.4, overlap = 64.6562
PHY-3002 : Step(93): len = 55410, overlap = 65.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000195586
PHY-3002 : Step(94): len = 55274.3, overlap = 62.2812
PHY-3002 : Step(95): len = 55274.3, overlap = 62.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000327013
PHY-3002 : Step(96): len = 56048.6, overlap = 62.3125
PHY-3002 : Step(97): len = 56440.6, overlap = 61.4688
PHY-3002 : Step(98): len = 56802.4, overlap = 59.5312
PHY-3002 : Step(99): len = 57034.6, overlap = 61.25
PHY-3002 : Step(100): len = 57143.9, overlap = 54.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000654026
PHY-3002 : Step(101): len = 56886, overlap = 54.9375
PHY-3002 : Step(102): len = 56801.9, overlap = 54.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00130805
PHY-3002 : Step(103): len = 56881.4, overlap = 55.1562
PHY-3002 : Step(104): len = 57020.3, overlap = 55.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00261611
PHY-3002 : Step(105): len = 57181.1, overlap = 54.1875
PHY-3002 : Step(106): len = 57357.2, overlap = 53.5938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00423286
PHY-3002 : Step(107): len = 57431.6, overlap = 53.6875
PHY-3002 : Step(108): len = 57483.9, overlap = 53.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00684877
PHY-3002 : Step(109): len = 57712.6, overlap = 52.7812
PHY-3002 : Step(110): len = 57783.9, overlap = 52.9062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0110813
PHY-3002 : Step(111): len = 57824.7, overlap = 53.3125
PHY-3002 : Step(112): len = 57867.3, overlap = 54.1562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0220287
PHY-3002 : Step(113): len = 57909.6, overlap = 54.6562
PHY-3002 : Step(114): len = 57888.9, overlap = 55.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0395778
PHY-3002 : Step(115): len = 57912.9, overlap = 55.3438
PHY-3002 : Step(116): len = 57886, overlap = 55.6875
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0640369
PHY-3002 : Step(117): len = 57903.3, overlap = 55.4375
PHY-3002 : Step(118): len = 57884.2, overlap = 55.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10386, tnet num: 2161, tinst num: 1983, tnode num: 14199, tedge num: 17060.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 118.12 peak overflow 4.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2163.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77344, over cnt = 306(0%), over = 1023, worst = 19
PHY-1001 : End global iterations;  0.224292s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (104.5%)

PHY-1001 : Congestion index: top1 = 38.15, top5 = 26.02, top10 = 19.78, top15 = 15.31.
PHY-1001 : End incremental global routing;  0.274116s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (102.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2161 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.069764s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.6%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1966 has valid locations, 49 needs to be replaced
PHY-3001 : design contains 2031 instances, 723 luts, 1016 seqs, 225 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58307
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10578, tnet num: 2209, tinst num: 2031, tnode num: 14535, tedge num: 17348.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2209 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.181816s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(119): len = 58854.7, overlap = 1.65625
PHY-3002 : Step(120): len = 59395.5, overlap = 1.65625
PHY-3002 : Step(121): len = 59876.5, overlap = 1.65625
PHY-3002 : Step(122): len = 60122.7, overlap = 1.65625
PHY-3002 : Step(123): len = 60270.1, overlap = 1.65625
PHY-3002 : Step(124): len = 60290.1, overlap = 1.65625
PHY-3002 : Step(125): len = 60204.1, overlap = 1.65625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2209 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040178s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00216185
PHY-3002 : Step(126): len = 59980.8, overlap = 55.4375
PHY-3002 : Step(127): len = 59980.8, overlap = 55.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00432369
PHY-3002 : Step(128): len = 59930.2, overlap = 55.4375
PHY-3002 : Step(129): len = 59930.2, overlap = 55.4375
PHY-3001 : Final: Len = 59930.2, Over = 55.4375
PHY-3001 : End incremental placement;  0.425219s wall, 0.406250s user + 0.296875s system = 0.703125s CPU (165.4%)

OPT-1001 : Total overflow 118.69 peak overflow 4.91
OPT-1001 : End high-fanout net optimization;  0.821280s wall, 0.953125s user + 0.312500s system = 1.265625s CPU (154.1%)

OPT-1001 : Current memory(MB): used = 201, reserve = 171, peak = 202.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1452/2211.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80096, over cnt = 301(0%), over = 1008, worst = 19
PHY-1002 : len = 85688, over cnt = 187(0%), over = 439, worst = 19
PHY-1002 : len = 88384, over cnt = 77(0%), over = 219, worst = 19
PHY-1002 : len = 91512, over cnt = 12(0%), over = 23, worst = 7
PHY-1002 : len = 91848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.242563s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (135.3%)

PHY-1001 : Congestion index: top1 = 34.07, top5 = 25.70, top10 = 20.54, top15 = 16.68.
OPT-1001 : End congestion update;  0.284442s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (126.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2209 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.056997s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.2%)

OPT-0007 : Start: WNS 119 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 119 TNS 0 NUM_FEPS 0 with 3 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 119 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.344811s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (122.3%)

OPT-1001 : Current memory(MB): used = 201, reserve = 171, peak = 202.
OPT-1001 : End physical optimization;  1.326018s wall, 1.484375s user + 0.359375s system = 1.843750s CPU (139.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 723 LUT to BLE ...
SYN-4008 : Packed 723 LUT and 209 SEQ to BLE.
SYN-4003 : Packing 807 remaining SEQ's ...
SYN-4005 : Packed 477 SEQ with LUT/SLICE
SYN-4006 : 84 single LUT's are left
SYN-4006 : 330 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 1053/1569 primitive instances ...
PHY-3001 : End packing;  0.084654s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.7%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 871 instances
RUN-1001 : 401 mslices, 401 lslices, 11 pads, 51 brams, 0 dsps
RUN-1001 : There are total 2008 nets
RUN-6004 WARNING: There are 24 nets with only 1 pin.
RUN-1001 : 735 nets have 2 pins
RUN-1001 : 1057 nets have [3 - 5] pins
RUN-1001 : 133 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 869 instances, 802 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : After packing: Len = 61381.4, Over = 71.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9079, tnet num: 2006, tinst num: 869, tnode num: 11885, tedge num: 15216.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.147794s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (105.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.59866e-05
PHY-3002 : Step(130): len = 60499.7, overlap = 72.5
PHY-3002 : Step(131): len = 60324.8, overlap = 76.5
PHY-3002 : Step(132): len = 59794.7, overlap = 75.5
PHY-3002 : Step(133): len = 59668.9, overlap = 74
PHY-3002 : Step(134): len = 59397.9, overlap = 71.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.19731e-05
PHY-3002 : Step(135): len = 59686.8, overlap = 73
PHY-3002 : Step(136): len = 59994.1, overlap = 73
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143946
PHY-3002 : Step(137): len = 60815.6, overlap = 68
PHY-3002 : Step(138): len = 62213.9, overlap = 64.5
PHY-3002 : Step(139): len = 62660.2, overlap = 64.5
PHY-3002 : Step(140): len = 62817.4, overlap = 63.25
PHY-3002 : Step(141): len = 63036.7, overlap = 61.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.163384s wall, 0.140625s user + 0.546875s system = 0.687500s CPU (420.8%)

PHY-3001 : Trial Legalized: Len = 82790.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033998s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000933688
PHY-3002 : Step(142): len = 77242.7, overlap = 8.25
PHY-3002 : Step(143): len = 74479.2, overlap = 13
PHY-3002 : Step(144): len = 72264.5, overlap = 16.25
PHY-3002 : Step(145): len = 70315.3, overlap = 21.75
PHY-3002 : Step(146): len = 69267.5, overlap = 24.75
PHY-3002 : Step(147): len = 68718, overlap = 26.5
PHY-3002 : Step(148): len = 68381.8, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00186738
PHY-3002 : Step(149): len = 68518.1, overlap = 26.5
PHY-3002 : Step(150): len = 68717.9, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00373475
PHY-3002 : Step(151): len = 68764.5, overlap = 27
PHY-3002 : Step(152): len = 68893.6, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004745s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 76157.8, Over = 0
PHY-3001 : Spreading special nets. 20 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005596s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (279.2%)

PHY-3001 : 25 instances has been re-located, deltaX = 11, deltaY = 15, maxDist = 2.
PHY-3001 : Final: Len = 76825.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9079, tnet num: 2006, tinst num: 869, tnode num: 11885, tedge num: 15216.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 96/2008.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 101648, over cnt = 320(0%), over = 478, worst = 6
PHY-1002 : len = 103648, over cnt = 167(0%), over = 218, worst = 4
PHY-1002 : len = 105232, over cnt = 73(0%), over = 97, worst = 3
PHY-1002 : len = 106304, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 106336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.406644s wall, 0.515625s user + 0.125000s system = 0.640625s CPU (157.5%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 26.72, top10 = 22.29, top15 = 19.00.
PHY-1001 : End incremental global routing;  0.460778s wall, 0.562500s user + 0.125000s system = 0.687500s CPU (149.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.064748s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.5%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 852 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 874 instances, 807 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 78328.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9123, tnet num: 2010, tinst num: 874, tnode num: 11939, tedge num: 15269.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.229075s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(153): len = 77705.4, overlap = 0
PHY-3002 : Step(154): len = 77410.8, overlap = 0.25
PHY-3002 : Step(155): len = 77323, overlap = 0
PHY-3002 : Step(156): len = 77336.8, overlap = 0
PHY-3002 : Step(157): len = 77336.8, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034557s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000214012
PHY-3002 : Step(158): len = 77282.2, overlap = 0.5
PHY-3002 : Step(159): len = 77276.4, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 77353.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004635s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 77389.4, Over = 0
PHY-3001 : End incremental placement;  0.399096s wall, 0.421875s user + 0.187500s system = 0.609375s CPU (152.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  0.974096s wall, 1.093750s user + 0.312500s system = 1.406250s CPU (144.4%)

OPT-1001 : Current memory(MB): used = 206, reserve = 176, peak = 206.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1745/2012.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 106600, over cnt = 14(0%), over = 17, worst = 4
PHY-1002 : len = 106640, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 106712, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 106744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042801s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.5%)

PHY-1001 : Congestion index: top1 = 32.78, top5 = 26.86, top10 = 22.43, top15 = 19.14.
OPT-1001 : End congestion update;  0.080347s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034878s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.6%)

OPT-0007 : Start: WNS 247 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 858 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 874 instances, 807 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Initial: Len = 77442.2, Over = 0
PHY-3001 : End spreading;  0.003638s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (429.5%)

PHY-3001 : Final: Len = 77442.2, Over = 0
PHY-3001 : End incremental legalization;  0.037911s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.6%)

OPT-0007 : Iter 1: improved WNS 247 TNS 0 NUM_FEPS 0 with 1 cells processed and 200 slack improved
OPT-0007 : Iter 2: improved WNS 247 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.163086s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.8%)

OPT-1001 : Current memory(MB): used = 207, reserve = 177, peak = 207.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.049140s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (127.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1754/2012.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 106800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006828s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.74, top5 = 26.82, top10 = 22.42, top15 = 19.13.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034029s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 247 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 247ps with logic level 6 
RUN-1001 :       #2 path slack 283ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 858 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 874 instances, 807 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Initial: Len = 77442.2, Over = 0
PHY-3001 : End spreading;  0.003858s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 77442.2, Over = 0
PHY-3001 : End incremental legalization;  0.039750s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043715s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1757/2012.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 106800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008894s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.7%)

PHY-1001 : Congestion index: top1 = 32.74, top5 = 26.82, top10 = 22.42, top15 = 19.13.
OPT-1001 : End congestion update;  0.052879s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (118.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030679s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.9%)

OPT-0007 : Start: WNS 247 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 858 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 874 instances, 807 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Initial: Len = 77530.2, Over = 0
PHY-3001 : End spreading;  0.003951s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 77530.2, Over = 0
PHY-3001 : End incremental legalization;  0.039613s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.9%)

OPT-0007 : Iter 1: improved WNS 247 TNS 0 NUM_FEPS 0 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS 247 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.136326s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (91.7%)

OPT-1001 : Current memory(MB): used = 208, reserve = 178, peak = 208.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1753/2012.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 106952, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 106960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.1%)

PHY-1001 : Congestion index: top1 = 32.78, top5 = 26.87, top10 = 22.45, top15 = 19.16.
OPT-1001 : End congestion update;  0.066086s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.049958s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.8%)

OPT-0007 : Start: WNS 247 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 858 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 874 instances, 807 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Initial: Len = 77506.2, Over = 0
PHY-3001 : End spreading;  0.005892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 77506.2, Over = 0
PHY-3001 : End incremental legalization;  0.042151s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (111.2%)

OPT-0007 : Iter 1: improved WNS 255 TNS 0 NUM_FEPS 0 with 1 cells processed and 200 slack improved
OPT-0007 : Iter 2: improved WNS 255 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 255 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.181929s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (103.1%)

OPT-1001 : Current memory(MB): used = 208, reserve = 178, peak = 208.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.049194s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 208, reserve = 178, peak = 208.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.048705s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.2%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1752/2012.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 107008, over cnt = 2(0%), over = 4, worst = 3
PHY-1002 : len = 107032, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 107048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024938s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (438.6%)

PHY-1001 : Congestion index: top1 = 32.91, top5 = 26.91, top10 = 22.46, top15 = 19.17.
RUN-1001 : End congestion update;  0.067500s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (208.3%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.116465s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (161.0%)

OPT-1001 : Current memory(MB): used = 208, reserve = 178, peak = 208.
OPT-1001 : End physical optimization;  2.045583s wall, 2.171875s user + 0.421875s system = 2.593750s CPU (126.8%)

RUN-1003 : finish command "place" in  7.474960s wall, 10.312500s user + 9.078125s system = 19.390625s CPU (259.4%)

RUN-1004 : used memory is 187 MB, reserved memory is 156 MB, peak memory is 208 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 876 instances
RUN-1001 : 406 mslices, 401 lslices, 11 pads, 51 brams, 0 dsps
RUN-1001 : There are total 2012 nets
RUN-6004 WARNING: There are 24 nets with only 1 pin.
RUN-1001 : 734 nets have 2 pins
RUN-1001 : 1054 nets have [3 - 5] pins
RUN-1001 : 138 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9123, tnet num: 2010, tinst num: 874, tnode num: 11939, tedge num: 15269.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 406 mslices, 401 lslices, 11 pads, 51 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 101024, over cnt = 311(0%), over = 487, worst = 5
PHY-1002 : len = 102904, over cnt = 167(0%), over = 239, worst = 4
PHY-1002 : len = 104752, over cnt = 60(0%), over = 86, worst = 4
PHY-1002 : len = 105936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.386818s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (121.2%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 26.45, top10 = 22.26, top15 = 19.00.
PHY-1001 : End global routing;  0.446719s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (122.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 223, reserve = 193, peak = 236.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-5010 WARNING: Net U3_CRC/calc_crc[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net U3_CRC/calc_crc[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net U3_CRC/calc_crc[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net U3_CRC/calc_crc[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net U3_CRC/calc_crc[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net U3_CRC/calc_crc[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net U3_CRC/calc_crc[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net U3_CRC/calc_crc[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net U3_CRC/calc_crc[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net U3_CRC/calc_crc[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 489, reserve = 463, peak = 489.
PHY-1001 : End build detailed router design. 3.717809s wall, 3.640625s user + 0.078125s system = 3.718750s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 52488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.438381s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 523, reserve = 498, peak = 523.
PHY-1001 : End phase 1; 1.444220s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (100.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 435208, over cnt = 85(0%), over = 85, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 523, reserve = 498, peak = 523.
PHY-1001 : End initial routed; 4.375077s wall, 5.265625s user + 0.156250s system = 5.421875s CPU (123.9%)

PHY-1001 : Update timing.....
PHY-1001 : 270/1787(15%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.624   |  -8.519   |  10   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.314339s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 525, reserve = 500, peak = 525.
PHY-1001 : End phase 2; 4.689478s wall, 5.578125s user + 0.156250s system = 5.734375s CPU (122.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 5 pins with SWNS -1.361ns STNS -8.256ns FEP 10.
PHY-1001 : End OPT Iter 1; 0.021405s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.0%)

PHY-1022 : len = 435240, over cnt = 90(0%), over = 90, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.039705s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 429816, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.309578s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (95.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 429728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.031444s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (149.1%)

PHY-1001 : Update timing.....
PHY-1001 : 268/1787(14%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.602   |  -8.497   |  10   
RUN-1001 :   Hold   |   0.097   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.338124s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 28 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.284362s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 542, reserve = 516, peak = 542.
PHY-1001 : End phase 3; 1.118830s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (100.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -1.215ns STNS -7.937ns FEP 10.
PHY-1001 : End OPT Iter 1; 0.022416s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.4%)

PHY-1022 : len = 429672, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.034036s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (137.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.215ns, -7.937ns, 10}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 429656, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.019536s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.0%)

PHY-1001 : Update timing.....
PHY-1001 : 269/1787(15%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.341   |  -8.063   |  10   
RUN-1001 :   Hold   |   0.097   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.207061s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 32 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.344363s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 543, reserve = 517, peak = 543.
PHY-1001 : End phase 4; 0.621477s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.6%)

PHY-1003 : Routed, final wirelength = 429656
PHY-1001 : Current memory(MB): used = 543, reserve = 518, peak = 543.
PHY-1001 : End export database. 0.011690s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.7%)

PHY-1001 : End detail routing;  11.814746s wall, 12.640625s user + 0.234375s system = 12.875000s CPU (109.0%)

RUN-1003 : finish command "route" in  12.450765s wall, 13.359375s user + 0.250000s system = 13.609375s CPU (109.3%)

RUN-1004 : used memory is 495 MB, reserved memory is 469 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1199   out of  19600    6.12%
#reg                     1016   out of  19600    5.18%
#le                      1529
  #lut only               513   out of   1529   33.55%
  #reg only               330   out of   1529   21.58%
  #lut&reg                686   out of   1529   44.87%
#dsp                        0   out of     29    0.00%
#bram                      51   out of     64   79.69%
  #bram9k                  51
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        328
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   254
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        26
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_4.q0    23
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1529   |974     |225     |1023    |51      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |172    |146     |20      |89      |0       |0       |
|  U3_CRC                             |biss_crc6      |68     |55      |13      |45      |2       |0       |
|  U4_led                             |led            |63     |50      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |1224   |722     |183     |845     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |1224   |722     |183     |845     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |565    |272     |0       |565     |0       |0       |
|        reg_inst                     |register       |562    |269     |0       |562     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |659    |450     |183     |280     |0       |0       |
|        bus_inst                     |bus_top        |389    |258     |126     |157     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |33     |23      |10      |9       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |19     |11      |8       |6       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det        |59     |39      |18      |27      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |4      |2       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |96     |66      |30      |36      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |27     |17      |10      |10      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |27     |17      |10      |8       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |29     |19      |10      |13      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |29     |19      |10      |12      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |31     |21      |10      |14      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |169    |128     |29      |88      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       723   
    #2          2       691   
    #3          3       234   
    #4          4       129   
    #5        5-10      150   
    #6        11-50      26   
    #7       51-100      12   
    #8       101-500     5    
  Average     3.24            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9123, tnet num: 2010, tinst num: 874, tnode num: 11939, tedge num: 15269.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 2010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: bd2d6d55bca3acb4981fa8c19e43affe791e64fe3a1fb9ff935828fd0d130076 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 874
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 2012, pip num: 24752
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 32
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1694 valid insts, and 62116 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000111100100011111111011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  3.279897s wall, 30.656250s user + 0.171875s system = 30.828125s CPU (939.9%)

RUN-1004 : used memory is 515 MB, reserved memory is 489 MB, peak memory is 688 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_135847.log"
