[2021-09-09 10:05:16,923]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-09 10:05:16,923]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:05:17,613]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; ".

Peak memory: 14700544 bytes

[2021-09-09 10:05:17,614]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:05:17,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34537472 bytes

[2021-09-09 10:05:17,749]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-09 10:05:17,749]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:17,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :207
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :207
score:100
	Report mapping result:
		klut_size()     :251
		klut.num_gates():207
		max delay       :5
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 8732672 bytes

[2021-09-09 10:05:17,808]mapper_test.py:220:[INFO]: area: 207 level: 5
[2021-09-09 12:06:14,899]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-09 12:06:14,899]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:06:15,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; ".

Peak memory: 14745600 bytes

[2021-09-09 12:06:15,635]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:06:15,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 35135488 bytes

[2021-09-09 12:06:15,814]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-09 12:06:15,814]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:06:17,942]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :207
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :265
score:100
	Report mapping result:
		klut_size()     :251
		klut.num_gates():207
		max delay       :5
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 16728064 bytes

[2021-09-09 12:06:17,943]mapper_test.py:220:[INFO]: area: 207 level: 5
[2021-09-09 13:36:04,488]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-09 13:36:04,488]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:36:05,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; ".

Peak memory: 14729216 bytes

[2021-09-09 13:36:05,186]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:36:05,319]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34897920 bytes

[2021-09-09 13:36:05,322]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-09 13:36:05,322]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:36:07,332]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :200
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :263
score:100
	Report mapping result:
		klut_size()     :244
		klut.num_gates():200
		max delay       :5
		max area        :200
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 16633856 bytes

[2021-09-09 13:36:07,332]mapper_test.py:220:[INFO]: area: 200 level: 5
[2021-09-09 15:09:19,121]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-09 15:09:19,121]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:19,121]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:19,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 35016704 bytes

[2021-09-09 15:09:19,267]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-09 15:09:19,268]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:21,463]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :308
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 16613376 bytes

[2021-09-09 15:09:21,464]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-09 15:38:23,191]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-09 15:38:23,191]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:23,191]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:23,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 35188736 bytes

[2021-09-09 15:38:23,338]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-09 15:38:23,338]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:25,536]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :308
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 16564224 bytes

[2021-09-09 15:38:25,537]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-09 16:16:26,783]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-09 16:16:26,783]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:26,784]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:26,926]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34525184 bytes

[2021-09-09 16:16:26,929]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-09 16:16:26,929]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:29,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :308
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 16576512 bytes

[2021-09-09 16:16:29,127]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-09 16:51:11,104]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-09 16:51:11,104]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:51:11,104]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:51:11,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34770944 bytes

[2021-09-09 16:51:11,289]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-09 16:51:11,290]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:51:13,474]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :308
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 16695296 bytes

[2021-09-09 16:51:13,475]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-09 17:27:31,182]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-09 17:27:31,182]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:31,182]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:31,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34906112 bytes

[2021-09-09 17:27:31,324]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-09 17:27:31,325]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:33,522]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :308
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 16625664 bytes

[2021-09-09 17:27:33,522]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-13 23:32:08,575]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-13 23:32:08,576]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:32:08,576]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:32:08,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34410496 bytes

[2021-09-13 23:32:08,714]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-13 23:32:08,714]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:32:10,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :314
score:100
	Report mapping result:
		klut_size()     :352
		klut.num_gates():308
		max delay       :4
		max area        :314
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :96
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :113
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 14249984 bytes

[2021-09-13 23:32:10,604]mapper_test.py:220:[INFO]: area: 308 level: 4
[2021-09-13 23:42:44,597]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-13 23:42:44,597]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:44,597]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:44,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34549760 bytes

[2021-09-13 23:42:44,762]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-13 23:42:44,762]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:44,827]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 8069120 bytes

[2021-09-13 23:42:44,827]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-14 09:02:03,977]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-14 09:02:03,977]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:02:03,977]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:02:04,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34381824 bytes

[2021-09-14 09:02:04,118]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-14 09:02:04,118]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:02:06,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :308
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 16609280 bytes

[2021-09-14 09:02:06,072]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-14 09:21:42,791]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-14 09:21:42,791]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:42,791]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:42,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34508800 bytes

[2021-09-14 09:21:42,925]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-14 09:21:42,925]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:42,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 8716288 bytes

[2021-09-14 09:21:42,985]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-15 15:35:13,464]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-15 15:35:13,464]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:13,464]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:13,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34316288 bytes

[2021-09-15 15:35:13,589]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-15 15:35:13,590]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:15,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :291
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 15855616 bytes

[2021-09-15 15:35:15,378]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-15 15:55:01,952]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-15 15:55:01,952]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:01,953]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:02,072]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34574336 bytes

[2021-09-15 15:55:02,074]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-15 15:55:02,075]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:02,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 8683520 bytes

[2021-09-15 15:55:02,127]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-18 14:05:42,765]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-18 14:05:42,766]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:42,766]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:42,888]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34250752 bytes

[2021-09-18 14:05:42,891]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-18 14:05:42,892]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:44,670]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :310
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 13508608 bytes

[2021-09-18 14:05:44,671]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-18 16:30:16,016]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-18 16:30:16,016]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:16,016]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:16,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34430976 bytes

[2021-09-18 16:30:16,195]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-18 16:30:16,195]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:17,960]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :313
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():313
		max delay       :4
		max area        :313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :102
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :114
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12419072 bytes

[2021-09-18 16:30:17,961]mapper_test.py:220:[INFO]: area: 313 level: 4
[2021-09-22 08:59:56,958]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-22 08:59:56,958]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:56,959]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:57,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34361344 bytes

[2021-09-22 08:59:57,134]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-22 08:59:57,135]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:58,036]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12550144 bytes

[2021-09-22 08:59:58,037]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-22 11:28:55,535]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-22 11:28:55,535]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:55,535]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:55,709]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34578432 bytes

[2021-09-22 11:28:55,712]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-22 11:28:55,712]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:57,527]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :287
score:100
	Report mapping result:
		klut_size()     :331
		klut.num_gates():287
		max delay       :4
		max area        :287
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 13119488 bytes

[2021-09-22 11:28:57,527]mapper_test.py:220:[INFO]: area: 287 level: 4
[2021-09-23 16:48:03,324]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-23 16:48:03,324]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:48:03,324]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:48:03,487]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34492416 bytes

[2021-09-23 16:48:03,489]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-23 16:48:03,490]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:48:05,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
balancing!
	current map manager:
		current min nodes:457
		current min depth:10
rewriting!
	current map manager:
		current min nodes:457
		current min depth:10
balancing!
	current map manager:
		current min nodes:457
		current min depth:9
rewriting!
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :287
score:100
	Report mapping result:
		klut_size()     :331
		klut.num_gates():287
		max delay       :4
		max area        :287
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 13377536 bytes

[2021-09-23 16:48:05,247]mapper_test.py:220:[INFO]: area: 287 level: 4
[2021-09-23 17:10:59,993]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-23 17:10:59,994]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:59,994]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:00,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34762752 bytes

[2021-09-23 17:11:00,165]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-23 17:11:00,165]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:11:02,054]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
balancing!
	current map manager:
		current min nodes:457
		current min depth:10
rewriting!
	current map manager:
		current min nodes:457
		current min depth:10
balancing!
	current map manager:
		current min nodes:457
		current min depth:9
rewriting!
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :287
score:100
	Report mapping result:
		klut_size()     :331
		klut.num_gates():287
		max delay       :4
		max area        :287
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12992512 bytes

[2021-09-23 17:11:02,055]mapper_test.py:220:[INFO]: area: 287 level: 4
[2021-09-23 18:12:37,361]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-23 18:12:37,361]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:37,362]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:37,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34545664 bytes

[2021-09-23 18:12:37,483]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-23 18:12:37,483]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:39,243]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
balancing!
	current map manager:
		current min nodes:457
		current min depth:10
rewriting!
	current map manager:
		current min nodes:457
		current min depth:10
balancing!
	current map manager:
		current min nodes:457
		current min depth:9
rewriting!
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :287
score:100
	Report mapping result:
		klut_size()     :331
		klut.num_gates():287
		max delay       :4
		max area        :287
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 13287424 bytes

[2021-09-23 18:12:39,244]mapper_test.py:220:[INFO]: area: 287 level: 4
[2021-09-27 16:39:44,581]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-27 16:39:44,582]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:44,582]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:44,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34418688 bytes

[2021-09-27 16:39:44,782]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-27 16:39:44,783]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:46,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
balancing!
	current map manager:
		current min nodes:457
		current min depth:10
rewriting!
	current map manager:
		current min nodes:457
		current min depth:10
balancing!
	current map manager:
		current min nodes:457
		current min depth:9
rewriting!
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :287
score:100
	Report mapping result:
		klut_size()     :331
		klut.num_gates():287
		max delay       :4
		max area        :287
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 13336576 bytes

[2021-09-27 16:39:46,571]mapper_test.py:220:[INFO]: area: 287 level: 4
[2021-09-27 17:46:28,011]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-27 17:46:28,011]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:28,012]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:28,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34545664 bytes

[2021-09-27 17:46:28,196]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-27 17:46:28,196]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:29,948]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
balancing!
	current map manager:
		current min nodes:457
		current min depth:10
rewriting!
	current map manager:
		current min nodes:457
		current min depth:10
balancing!
	current map manager:
		current min nodes:457
		current min depth:10
rewriting!
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :289
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 13189120 bytes

[2021-09-27 17:46:29,949]mapper_test.py:220:[INFO]: area: 231 level: 5
[2021-09-28 02:12:41,731]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-28 02:12:41,731]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:41,731]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:41,850]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34676736 bytes

[2021-09-28 02:12:41,853]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-28 02:12:41,853]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:43,674]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :287
score:100
	Report mapping result:
		klut_size()     :331
		klut.num_gates():287
		max delay       :4
		max area        :287
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 13299712 bytes

[2021-09-28 02:12:43,675]mapper_test.py:220:[INFO]: area: 287 level: 4
[2021-09-28 16:52:03,270]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-28 16:52:03,270]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:03,271]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:03,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34586624 bytes

[2021-09-28 16:52:03,395]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-28 16:52:03,395]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:05,145]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :287
score:100
	Report mapping result:
		klut_size()     :331
		klut.num_gates():287
		max delay       :4
		max area        :287
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 13033472 bytes

[2021-09-28 16:52:05,146]mapper_test.py:220:[INFO]: area: 287 level: 4
[2021-09-28 17:31:05,466]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-09-28 17:31:05,466]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:05,467]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:05,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34471936 bytes

[2021-09-28 17:31:05,590]mapper_test.py:156:[INFO]: area: 161 level: 5
[2021-09-28 17:31:05,590]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:07,305]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :287
score:100
	Report mapping result:
		klut_size()     :331
		klut.num_gates():287
		max delay       :4
		max area        :287
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 13737984 bytes

[2021-09-28 17:31:07,305]mapper_test.py:220:[INFO]: area: 287 level: 4
[2021-10-09 10:43:09,946]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-09 10:43:09,947]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:09,947]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:10,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34557952 bytes

[2021-10-09 10:43:10,067]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-09 10:43:10,068]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:10,218]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :311
score:100
	Report mapping result:
		klut_size()     :353
		klut.num_gates():309
		max delay       :4
		max area        :311
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :97
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :113
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 8564736 bytes

[2021-10-09 10:43:10,219]mapper_test.py:224:[INFO]: area: 309 level: 4
[2021-10-09 11:25:42,362]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-09 11:25:42,362]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:42,362]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:42,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34562048 bytes

[2021-10-09 11:25:42,484]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-09 11:25:42,485]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:42,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :311
score:100
	Report mapping result:
		klut_size()     :353
		klut.num_gates():309
		max delay       :4
		max area        :311
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :97
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :113
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 8757248 bytes

[2021-10-09 11:25:42,691]mapper_test.py:224:[INFO]: area: 309 level: 4
[2021-10-09 16:33:49,186]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-09 16:33:49,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:49,187]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:49,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34328576 bytes

[2021-10-09 16:33:49,308]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-09 16:33:49,308]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:50,163]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-10-09 16:33:50,164]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-09 16:50:52,410]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-09 16:50:52,410]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:52,410]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:52,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34451456 bytes

[2021-10-09 16:50:52,539]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-09 16:50:52,539]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:53,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 11644928 bytes

[2021-10-09 16:50:53,394]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-12 11:02:30,430]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-12 11:02:30,431]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:30,431]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:30,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34562048 bytes

[2021-10-12 11:02:30,561]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-12 11:02:30,561]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:32,439]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :289
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12619776 bytes

[2021-10-12 11:02:32,440]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-12 11:19:59,960]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-12 11:19:59,960]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:59,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:00,088]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34385920 bytes

[2021-10-12 11:20:00,091]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-12 11:20:00,091]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:00,252]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :311
score:100
	Report mapping result:
		klut_size()     :353
		klut.num_gates():309
		max delay       :4
		max area        :311
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :97
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :113
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 8220672 bytes

[2021-10-12 11:20:00,253]mapper_test.py:224:[INFO]: area: 309 level: 4
[2021-10-12 13:37:59,293]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-12 13:37:59,294]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:59,294]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:59,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34598912 bytes

[2021-10-12 13:37:59,471]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-12 13:37:59,471]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:38:01,379]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :289
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12709888 bytes

[2021-10-12 13:38:01,380]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-12 15:08:37,896]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-12 15:08:37,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:37,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:38,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34439168 bytes

[2021-10-12 15:08:38,028]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-12 15:08:38,029]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:39,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :289
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12320768 bytes

[2021-10-12 15:08:39,864]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-12 18:53:37,433]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-12 18:53:37,433]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:37,433]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:37,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34299904 bytes

[2021-10-12 18:53:37,563]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-12 18:53:37,563]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:39,404]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :289
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12083200 bytes

[2021-10-12 18:53:39,405]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-18 11:47:08,772]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-18 11:47:08,773]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:08,773]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:08,943]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34299904 bytes

[2021-10-18 11:47:08,946]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-18 11:47:08,946]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:10,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :289
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12185600 bytes

[2021-10-18 11:47:10,877]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-18 12:04:32,751]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-18 12:04:32,751]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:32,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:32,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34357248 bytes

[2021-10-18 12:04:32,882]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-18 12:04:32,882]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:32,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 6860800 bytes

[2021-10-18 12:04:32,924]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-19 14:12:28,593]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-19 14:12:28,593]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:28,593]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:28,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34508800 bytes

[2021-10-19 14:12:28,721]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-19 14:12:28,721]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:28,758]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 6733824 bytes

[2021-10-19 14:12:28,759]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-22 13:35:06,434]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-22 13:35:06,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:06,434]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:06,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34283520 bytes

[2021-10-22 13:35:06,562]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-22 13:35:06,562]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:06,686]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 9687040 bytes

[2021-10-22 13:35:06,687]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-22 13:55:59,261]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-22 13:55:59,261]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:59,261]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:59,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34480128 bytes

[2021-10-22 13:55:59,387]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-22 13:55:59,387]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:59,513]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 9793536 bytes

[2021-10-22 13:55:59,514]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-22 14:02:49,759]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-22 14:02:49,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:49,760]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:49,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34226176 bytes

[2021-10-22 14:02:49,888]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-22 14:02:49,888]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:49,927]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 6828032 bytes

[2021-10-22 14:02:49,928]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-22 14:06:10,866]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-22 14:06:10,866]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:10,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:11,032]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34447360 bytes

[2021-10-22 14:06:11,035]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-22 14:06:11,035]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:11,081]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 6840320 bytes

[2021-10-22 14:06:11,081]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-23 13:36:33,471]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-23 13:36:33,471]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:33,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:33,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34398208 bytes

[2021-10-23 13:36:33,647]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-23 13:36:33,648]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:35,478]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :260
score:100
	Report mapping result:
		klut_size()     :303
		klut.num_gates():259
		max delay       :5
		max area        :260
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :70
		LUT fanins:4	 numbers :113
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12173312 bytes

[2021-10-23 13:36:35,479]mapper_test.py:224:[INFO]: area: 259 level: 5
[2021-10-24 17:48:15,082]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-24 17:48:15,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:15,083]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:15,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34488320 bytes

[2021-10-24 17:48:15,210]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-24 17:48:15,211]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:17,037]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :260
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12193792 bytes

[2021-10-24 17:48:17,038]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-24 18:08:40,067]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-24 18:08:40,067]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:40,067]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:40,245]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34365440 bytes

[2021-10-24 18:08:40,249]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-24 18:08:40,249]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:42,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
	current map manager:
		current min nodes:457
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :289
score:100
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12058624 bytes

[2021-10-24 18:08:42,066]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-26 10:26:03,727]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-26 10:26:03,727]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:03,727]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:03,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34451456 bytes

[2021-10-26 10:26:03,880]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-26 10:26:03,880]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:03,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	current map manager:
		current min nodes:457
		current min depth:12
	Report mapping result:
		klut_size()     :248
		klut.num_gates():204
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :60
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 6758400 bytes

[2021-10-26 10:26:03,923]mapper_test.py:224:[INFO]: area: 204 level: 5
[2021-10-26 11:06:37,218]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-26 11:06:37,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:37,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:37,342]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34476032 bytes

[2021-10-26 11:06:37,345]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-26 11:06:37,345]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:39,188]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :248
		klut.num_gates():204
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :60
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 12005376 bytes

[2021-10-26 11:06:39,188]mapper_test.py:224:[INFO]: area: 204 level: 5
[2021-10-26 11:27:13,224]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-26 11:27:13,224]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:13,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:13,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34308096 bytes

[2021-10-26 11:27:13,397]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-26 11:27:13,397]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:15,212]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :305
		klut.num_gates():261
		max delay       :5
		max area        :260
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :83
		LUT fanins:4	 numbers :126
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 11964416 bytes

[2021-10-26 11:27:15,213]mapper_test.py:224:[INFO]: area: 261 level: 5
[2021-10-26 12:25:18,565]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-26 12:25:18,565]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:18,566]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:18,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34304000 bytes

[2021-10-26 12:25:18,692]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-26 12:25:18,692]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:20,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 11902976 bytes

[2021-10-26 12:25:20,563]mapper_test.py:224:[INFO]: area: 231 level: 5
[2021-10-26 14:13:30,831]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-26 14:13:30,831]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:30,832]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:30,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34586624 bytes

[2021-10-26 14:13:30,961]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-26 14:13:30,961]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:31,000]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :248
		klut.num_gates():204
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :60
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 6758400 bytes

[2021-10-26 14:13:31,001]mapper_test.py:224:[INFO]: area: 204 level: 5
[2021-10-29 16:10:35,979]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-10-29 16:10:35,979]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:35,980]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:36,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34091008 bytes

[2021-10-29 16:10:36,108]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-10-29 16:10:36,108]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:36,150]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :338
		klut.num_gates():294
		max delay       :5
		max area        :294
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :150
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
Peak memory: 6565888 bytes

[2021-10-29 16:10:36,150]mapper_test.py:224:[INFO]: area: 294 level: 5
[2021-11-03 09:52:33,273]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-03 09:52:33,273]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:33,274]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:33,412]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34353152 bytes

[2021-11-03 09:52:33,415]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-03 09:52:33,415]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:33,482]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :338
		klut.num_gates():294
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :150
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig_output.v
	Peak memory: 7069696 bytes

[2021-11-03 09:52:33,482]mapper_test.py:226:[INFO]: area: 294 level: 5
[2021-11-03 10:04:44,685]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-03 10:04:44,685]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:44,685]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:44,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34541568 bytes

[2021-11-03 10:04:44,811]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-03 10:04:44,812]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:44,884]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :337
		klut.num_gates():293
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :144
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig_output.v
	Peak memory: 7024640 bytes

[2021-11-03 10:04:44,884]mapper_test.py:226:[INFO]: area: 293 level: 5
[2021-11-03 13:44:44,808]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-03 13:44:44,808]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:44,808]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:44,933]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34631680 bytes

[2021-11-03 13:44:44,936]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-03 13:44:44,936]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:45,039]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :337
		klut.num_gates():293
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :144
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig_output.v
	Peak memory: 7249920 bytes

[2021-11-03 13:44:45,039]mapper_test.py:226:[INFO]: area: 293 level: 5
[2021-11-03 13:50:59,874]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-03 13:50:59,874]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:59,875]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:59,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34369536 bytes

[2021-11-03 13:51:00,000]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-03 13:51:00,001]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:00,067]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :337
		klut.num_gates():293
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :144
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig_output.v
	Peak memory: 7073792 bytes

[2021-11-03 13:51:00,068]mapper_test.py:226:[INFO]: area: 293 level: 5
[2021-11-04 15:57:57,587]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-04 15:57:57,588]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:57,588]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:57,714]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34701312 bytes

[2021-11-04 15:57:57,716]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-04 15:57:57,717]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:57,783]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :250
		klut.num_gates():206
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :122
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig_output.v
	Peak memory: 6897664 bytes

[2021-11-04 15:57:57,784]mapper_test.py:226:[INFO]: area: 206 level: 5
[2021-11-16 12:28:41,953]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-16 12:28:41,953]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:41,954]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:42,080]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34365440 bytes

[2021-11-16 12:28:42,083]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-16 12:28:42,083]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:42,149]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.012934 secs
	Report mapping result:
		klut_size()     :250
		klut.num_gates():206
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :122
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6582272 bytes

[2021-11-16 12:28:42,150]mapper_test.py:228:[INFO]: area: 206 level: 5
[2021-11-16 14:17:39,857]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-16 14:17:39,857]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:39,857]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:39,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34496512 bytes

[2021-11-16 14:17:39,987]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-16 14:17:39,987]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:40,037]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.008292 secs
	Report mapping result:
		klut_size()     :250
		klut.num_gates():206
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :122
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6811648 bytes

[2021-11-16 14:17:40,037]mapper_test.py:228:[INFO]: area: 206 level: 5
[2021-11-16 14:24:01,176]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-16 14:24:01,177]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:01,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:01,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34447360 bytes

[2021-11-16 14:24:01,351]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-16 14:24:01,352]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:01,401]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.008458 secs
	Report mapping result:
		klut_size()     :250
		klut.num_gates():206
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :122
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6701056 bytes

[2021-11-16 14:24:01,402]mapper_test.py:228:[INFO]: area: 206 level: 5
[2021-11-17 16:36:38,948]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-17 16:36:38,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:38,949]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:39,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34631680 bytes

[2021-11-17 16:36:39,079]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-17 16:36:39,079]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:39,124]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.008416 secs
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6696960 bytes

[2021-11-17 16:36:39,125]mapper_test.py:228:[INFO]: area: 231 level: 5
[2021-11-18 10:19:16,985]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-18 10:19:16,985]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:16,986]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:17,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34480128 bytes

[2021-11-18 10:19:17,115]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-18 10:19:17,115]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:17,165]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.016103 secs
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 7512064 bytes

[2021-11-18 10:19:17,165]mapper_test.py:228:[INFO]: area: 231 level: 5
[2021-11-23 16:12:07,395]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-23 16:12:07,395]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:07,395]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:07,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34279424 bytes

[2021-11-23 16:12:07,519]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-23 16:12:07,520]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:07,569]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.015863 secs
	Report mapping result:
		klut_size()     :250
		klut.num_gates():206
		max delay       :5
		max area        :206
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :117
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 7098368 bytes

[2021-11-23 16:12:07,569]mapper_test.py:228:[INFO]: area: 206 level: 5
[2021-11-23 16:43:06,223]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-23 16:43:06,223]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:06,224]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:06,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34258944 bytes

[2021-11-23 16:43:06,358]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-23 16:43:06,359]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:06,412]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.016863 secs
	Report mapping result:
		klut_size()     :250
		klut.num_gates():206
		max delay       :5
		max area        :206
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :117
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6918144 bytes

[2021-11-23 16:43:06,413]mapper_test.py:228:[INFO]: area: 206 level: 5
[2021-11-24 11:39:16,642]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-24 11:39:16,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:16,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:16,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34435072 bytes

[2021-11-24 11:39:16,822]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-24 11:39:16,823]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:16,864]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.000456 secs
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6762496 bytes

[2021-11-24 11:39:16,865]mapper_test.py:228:[INFO]: area: 231 level: 5
[2021-11-24 12:02:30,548]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-24 12:02:30,548]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:30,548]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:30,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34529280 bytes

[2021-11-24 12:02:30,680]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-24 12:02:30,680]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:30,720]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.000459 secs
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6610944 bytes

[2021-11-24 12:02:30,721]mapper_test.py:228:[INFO]: area: 231 level: 5
[2021-11-24 12:06:18,373]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-24 12:06:18,373]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:18,374]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:18,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34779136 bytes

[2021-11-24 12:06:18,505]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-24 12:06:18,505]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:18,553]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.008521 secs
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6610944 bytes

[2021-11-24 12:06:18,554]mapper_test.py:228:[INFO]: area: 231 level: 5
[2021-11-24 12:11:53,030]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-24 12:11:53,030]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:53,031]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:53,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34480128 bytes

[2021-11-24 12:11:53,162]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-24 12:11:53,162]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:53,204]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00252 secs
	Report mapping result:
		klut_size()     :197
		klut.num_gates():153
		max delay       :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :99
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6721536 bytes

[2021-11-24 12:11:53,205]mapper_test.py:228:[INFO]: area: 153 level: 7
[2021-11-24 12:58:16,896]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-24 12:58:16,896]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:16,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:17,021]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34455552 bytes

[2021-11-24 12:58:17,024]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-24 12:58:17,024]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:17,066]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.008286 secs
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 6615040 bytes

[2021-11-24 12:58:17,067]mapper_test.py:228:[INFO]: area: 231 level: 5
[2021-11-24 13:13:38,011]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-24 13:13:38,011]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:38,012]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:38,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34353152 bytes

[2021-11-24 13:13:38,188]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-24 13:13:38,189]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:40,104]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.008204 secs
Mapping time: 0.010297 secs
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 11796480 bytes

[2021-11-24 13:13:40,105]mapper_test.py:228:[INFO]: area: 231 level: 5
[2021-11-24 13:36:26,183]mapper_test.py:79:[INFO]: run case "b07_comb"
[2021-11-24 13:36:26,183]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:26,183]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:26,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     414.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     227.0.  Edge =      687.  Cut =     2449.  T =     0.00 sec
P:  Del =    5.00.  Ar =     169.0.  Edge =      585.  Cut =     2336.  T =     0.00 sec
P:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
E:  Del =    5.00.  Ar =     167.0.  Edge =      572.  Cut =     2366.  T =     0.00 sec
F:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
E:  Del =    5.00.  Ar =     162.0.  Edge =      567.  Cut =     2136.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1953.  T =     0.00 sec
A:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      546.  Cut =     1928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %
Peak memory: 34430976 bytes

[2021-11-24 13:36:26,309]mapper_test.py:160:[INFO]: area: 161 level: 5
[2021-11-24 13:36:26,309]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:28,131]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
Mapping time: 0.000441 secs
Mapping time: 0.000541 secs
	Report mapping result:
		klut_size()     :275
		klut.num_gates():231
		max delay       :5
		max area        :231
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v
	Peak memory: 11743232 bytes

[2021-11-24 13:36:28,131]mapper_test.py:228:[INFO]: area: 231 level: 5
