--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/FULL_SYSTEM_PREMADE/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR.twx
PEAK_DETECTOR.ncd -o PEAK_DETECTOR.twr PEAK_DETECTOR.pcf

Design file:              PEAK_DETECTOR.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38376 paths analyzed, 1443 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.225ns.
--------------------------------------------------------------------------------

Paths for end point tx/txData_1 (SLICE_X12Y25.A5), 1745 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          tx/txData_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.246 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to tx/txData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.408   gen/index<0>
                                                       gen/index_0
    SLICE_X0Y27.B2       net (fanout=76)       1.592   gen/index<0>
    SLICE_X0Y27.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT212
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<5>11
    SLICE_X4Y23.C4       net (fanout=64)       1.514   gen/GND_5_o_GND_5_o_sub_8_OUT<5>
    SLICE_X4Y23.C        Tilo                  0.205   N2
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT7
    SLICE_X4Y24.C3       net (fanout=1)        0.502   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT7
    SLICE_X4Y24.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT61
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81
    SLICE_X4Y25.D2       net (fanout=1)        1.271   gen/GND_5_o_X_5_o_wide_mux_8_OUT<2>
    SLICE_X4Y25.D        Tilo                  0.205   sig_byte<2>
                                                       gen/Mmux_data31
    SLICE_X13Y25.D1      net (fanout=9)        1.605   sig_byte<2>
    SLICE_X13Y25.D       Tilo                  0.259   tx/txData<7>
                                                       cmd/byte[3]_PWR_8_o_LessThan_174_o1
    SLICE_X12Y25.B3      net (fanout=1)        0.325   cmd/byte[3]_PWR_8_o_LessThan_174_o
    SLICE_X12Y25.B       Tilo                  0.205   tx/txData<2>
                                                       cmd/Mmux_txData18
    SLICE_X12Y25.A5      net (fanout=1)        0.169   cmd/Mmux_txData17
    SLICE_X12Y25.CLK     Tas                   0.341   tx/txData<2>
                                                       cmd/Mmux_txData19
                                                       tx/txData_1
    -------------------------------------------------  ---------------------------
    Total                                      9.149ns (2.171ns logic, 6.978ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          tx/txData_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.065ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.246 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to tx/txData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.408   gen/index<0>
                                                       gen/index_0
    SLICE_X0Y27.B2       net (fanout=76)       1.592   gen/index<0>
    SLICE_X0Y27.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT212
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<5>11
    SLICE_X5Y24.A1       net (fanout=64)       1.365   gen/GND_5_o_GND_5_o_sub_8_OUT<5>
    SLICE_X5Y24.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT63
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT62
    SLICE_X4Y24.C4       net (fanout=1)        0.513   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT62
    SLICE_X4Y24.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT61
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81
    SLICE_X4Y25.D2       net (fanout=1)        1.271   gen/GND_5_o_X_5_o_wide_mux_8_OUT<2>
    SLICE_X4Y25.D        Tilo                  0.205   sig_byte<2>
                                                       gen/Mmux_data31
    SLICE_X13Y25.D1      net (fanout=9)        1.605   sig_byte<2>
    SLICE_X13Y25.D       Tilo                  0.259   tx/txData<7>
                                                       cmd/byte[3]_PWR_8_o_LessThan_174_o1
    SLICE_X12Y25.B3      net (fanout=1)        0.325   cmd/byte[3]_PWR_8_o_LessThan_174_o
    SLICE_X12Y25.B       Tilo                  0.205   tx/txData<2>
                                                       cmd/Mmux_txData18
    SLICE_X12Y25.A5      net (fanout=1)        0.169   cmd/Mmux_txData17
    SLICE_X12Y25.CLK     Tas                   0.341   tx/txData<2>
                                                       cmd/Mmux_txData19
                                                       tx/txData_1
    -------------------------------------------------  ---------------------------
    Total                                      9.065ns (2.225ns logic, 6.840ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          tx/txData_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.011ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.246 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to tx/txData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.408   gen/index<0>
                                                       gen/index_0
    SLICE_X0Y27.B2       net (fanout=76)       1.592   gen/index<0>
    SLICE_X0Y27.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT212
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<5>11
    SLICE_X2Y23.C5       net (fanout=64)       0.887   gen/GND_5_o_GND_5_o_sub_8_OUT<5>
    SLICE_X2Y23.C        Tilo                  0.204   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT72
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT72
    SLICE_X4Y24.C2       net (fanout=1)        0.992   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT72
    SLICE_X4Y24.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT61
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81
    SLICE_X4Y25.D2       net (fanout=1)        1.271   gen/GND_5_o_X_5_o_wide_mux_8_OUT<2>
    SLICE_X4Y25.D        Tilo                  0.205   sig_byte<2>
                                                       gen/Mmux_data31
    SLICE_X13Y25.D1      net (fanout=9)        1.605   sig_byte<2>
    SLICE_X13Y25.D       Tilo                  0.259   tx/txData<7>
                                                       cmd/byte[3]_PWR_8_o_LessThan_174_o1
    SLICE_X12Y25.B3      net (fanout=1)        0.325   cmd/byte[3]_PWR_8_o_LessThan_174_o
    SLICE_X12Y25.B       Tilo                  0.205   tx/txData<2>
                                                       cmd/Mmux_txData18
    SLICE_X12Y25.A5      net (fanout=1)        0.169   cmd/Mmux_txData17
    SLICE_X12Y25.CLK     Tas                   0.341   tx/txData<2>
                                                       cmd/Mmux_txData19
                                                       tx/txData_1
    -------------------------------------------------  ---------------------------
    Total                                      9.011ns (2.170ns logic, 6.841ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point data/curState_FSM_FFd1 (SLICE_X7Y27.A2), 2849 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.151ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.275 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.408   gen/index<0>
                                                       gen/index_0
    SLICE_X0Y27.B2       net (fanout=76)       1.592   gen/index<0>
    SLICE_X0Y27.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT212
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<5>11
    SLICE_X1Y21.B1       net (fanout=64)       1.291   gen/GND_5_o_GND_5_o_sub_8_OUT<5>
    SLICE_X1Y21.B        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT192
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT192
    SLICE_X4Y21.C5       net (fanout=1)        0.766   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT192
    SLICE_X4Y21.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT181
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201
    SLICE_X4Y26.C5       net (fanout=1)        0.610   gen/GND_5_o_X_5_o_wide_mux_8_OUT<6>
    SLICE_X4Y26.C        Tilo                  0.205   sig_byte<6>
                                                       gen/Mmux_data71
    SLICE_X5Y25.B5       net (fanout=8)        0.995   sig_byte<6>
    SLICE_X5Y25.B        Tilo                  0.259   cmd/byte[7]_PWR_8_o_LessThan_170_o
                                                       data/sig_grtThan1_SW2
    SLICE_X4Y27.A6       net (fanout=1)        0.308   data/N11
    SLICE_X4Y27.A        Tilo                  0.205   data/curState_FSM_FFd2-In
                                                       data/curState_FSM_FFd3-In11
    SLICE_X4Y27.B4       net (fanout=2)        0.387   data/curState_FSM_FFd3-In1
    SLICE_X4Y27.BMUX     Tilo                  0.251   data/curState_FSM_FFd2-In
                                                       data/curState_FSM_FFd1-In1
    SLICE_X7Y27.A2       net (fanout=3)        0.840   data/curState_FSM_FFd1-In
    SLICE_X7Y27.CLK      Tas                   0.227   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd1-In_rt
                                                       data/curState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.151ns (2.362ns logic, 6.789ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.144ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.275 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.408   gen/index<0>
                                                       gen/index_0
    SLICE_X0Y27.B2       net (fanout=76)       1.592   gen/index<0>
    SLICE_X0Y27.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT212
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<5>11
    SLICE_X6Y23.B2       net (fanout=64)       1.821   gen/GND_5_o_GND_5_o_sub_8_OUT<5>
    SLICE_X6Y23.B        Tilo                  0.203   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT134
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT134
    SLICE_X6Y24.D1       net (fanout=1)        0.670   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT134
    SLICE_X6Y24.CMUX     Topdc                 0.368   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT122
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1411_F
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1411
    SLICE_X5Y26.B3       net (fanout=1)        0.727   gen/GND_5_o_X_5_o_wide_mux_8_OUT<4>
    SLICE_X5Y26.B        Tilo                  0.259   cmd/Mmux_txData3
                                                       gen/Mmux_data51
    SLICE_X5Y27.C4       net (fanout=8)        0.483   sig_byte<4>
    SLICE_X5Y27.C        Tilo                  0.259   sig_byte<3>
                                                       data/sig_grtThan1_SW0
    SLICE_X4Y27.A4       net (fanout=1)        0.239   data/N2
    SLICE_X4Y27.A        Tilo                  0.205   data/curState_FSM_FFd2-In
                                                       data/curState_FSM_FFd3-In11
    SLICE_X4Y27.B4       net (fanout=2)        0.387   data/curState_FSM_FFd3-In1
    SLICE_X4Y27.BMUX     Tilo                  0.251   data/curState_FSM_FFd2-In
                                                       data/curState_FSM_FFd1-In1
    SLICE_X7Y27.A2       net (fanout=3)        0.840   data/curState_FSM_FFd1-In
    SLICE_X7Y27.CLK      Tas                   0.227   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd1-In_rt
                                                       data/curState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (2.385ns logic, 6.759ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.124ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.275 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.408   gen/index<0>
                                                       gen/index_0
    SLICE_X0Y27.B2       net (fanout=76)       1.592   gen/index<0>
    SLICE_X0Y27.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT212
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<5>11
    SLICE_X6Y23.B2       net (fanout=64)       1.821   gen/GND_5_o_GND_5_o_sub_8_OUT<5>
    SLICE_X6Y23.B        Tilo                  0.203   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT134
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT134
    SLICE_X6Y24.D1       net (fanout=1)        0.670   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT134
    SLICE_X6Y24.CMUX     Topdc                 0.368   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT122
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1411_F
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT1411
    SLICE_X5Y26.B3       net (fanout=1)        0.727   gen/GND_5_o_X_5_o_wide_mux_8_OUT<4>
    SLICE_X5Y26.B        Tilo                  0.259   cmd/Mmux_txData3
                                                       gen/Mmux_data51
    SLICE_X5Y26.A5       net (fanout=8)        0.214   sig_byte<4>
    SLICE_X5Y26.A        Tilo                  0.259   cmd/Mmux_txData3
                                                       data/sig_grtThan1_SW1
    SLICE_X4Y27.A3       net (fanout=1)        0.488   data/N3
    SLICE_X4Y27.A        Tilo                  0.205   data/curState_FSM_FFd2-In
                                                       data/curState_FSM_FFd3-In11
    SLICE_X4Y27.B4       net (fanout=2)        0.387   data/curState_FSM_FFd3-In1
    SLICE_X4Y27.BMUX     Tilo                  0.251   data/curState_FSM_FFd2-In
                                                       data/curState_FSM_FFd1-In1
    SLICE_X7Y27.A2       net (fanout=3)        0.840   data/curState_FSM_FFd1-In
    SLICE_X7Y27.CLK      Tas                   0.227   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd1-In_rt
                                                       data/curState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.124ns (2.385ns logic, 6.739ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_5 (SLICE_X16Y25.A5), 1309 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.920ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.236 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.408   gen/index<0>
                                                       gen/index_0
    SLICE_X0Y27.B2       net (fanout=76)       1.592   gen/index<0>
    SLICE_X0Y27.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT212
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<5>11
    SLICE_X1Y21.B1       net (fanout=64)       1.291   gen/GND_5_o_GND_5_o_sub_8_OUT<5>
    SLICE_X1Y21.B        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT192
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT192
    SLICE_X4Y21.C5       net (fanout=1)        0.766   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT192
    SLICE_X4Y21.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT181
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT201
    SLICE_X4Y26.C5       net (fanout=1)        0.610   gen/GND_5_o_X_5_o_wide_mux_8_OUT<6>
    SLICE_X4Y26.C        Tilo                  0.205   sig_byte<6>
                                                       gen/Mmux_data71
    SLICE_X5Y25.D2       net (fanout=8)        1.230   sig_byte<6>
    SLICE_X5Y25.D        Tilo                  0.259   cmd/byte[7]_PWR_8_o_LessThan_170_o
                                                       cmd/byte[7]_PWR_8_o_LessThan_170_o1
    SLICE_X13Y25.D5      net (fanout=2)        0.685   cmd/byte[7]_PWR_8_o_LessThan_170_o
    SLICE_X13Y25.DMUX    Tilo                  0.313   tx/txData<7>
                                                       cmd/Mmux__n043471
    SLICE_X16Y25.A5      net (fanout=3)        0.413   cmd/_n0434<6>
    SLICE_X16Y25.CLK     Tas                   0.341   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      8.920ns (2.333ns logic, 6.587ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.917ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.236 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.408   gen/index<0>
                                                       gen/index_0
    SLICE_X0Y27.B2       net (fanout=76)       1.592   gen/index<0>
    SLICE_X0Y27.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT212
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<5>11
    SLICE_X4Y23.C4       net (fanout=64)       1.514   gen/GND_5_o_GND_5_o_sub_8_OUT<5>
    SLICE_X4Y23.C        Tilo                  0.205   N2
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT7
    SLICE_X4Y24.C3       net (fanout=1)        0.502   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT7
    SLICE_X4Y24.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT61
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81
    SLICE_X4Y25.D2       net (fanout=1)        1.271   gen/GND_5_o_X_5_o_wide_mux_8_OUT<2>
    SLICE_X4Y25.D        Tilo                  0.205   sig_byte<2>
                                                       gen/Mmux_data31
    SLICE_X13Y25.D1      net (fanout=9)        1.605   sig_byte<2>
    SLICE_X13Y25.DMUX    Tilo                  0.313   tx/txData<7>
                                                       cmd/Mmux__n043471
    SLICE_X16Y25.A5      net (fanout=3)        0.413   cmd/_n0434<6>
    SLICE_X16Y25.CLK     Tas                   0.341   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      8.917ns (2.020ns logic, 6.897ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.236 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.408   gen/index<0>
                                                       gen/index_0
    SLICE_X0Y27.B2       net (fanout=76)       1.592   gen/index<0>
    SLICE_X0Y27.B        Tilo                  0.205   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT212
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<5>11
    SLICE_X5Y24.A1       net (fanout=64)       1.365   gen/GND_5_o_GND_5_o_sub_8_OUT<5>
    SLICE_X5Y24.A        Tilo                  0.259   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT63
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT62
    SLICE_X4Y24.C4       net (fanout=1)        0.513   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT62
    SLICE_X4Y24.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT61
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT81
    SLICE_X4Y25.D2       net (fanout=1)        1.271   gen/GND_5_o_X_5_o_wide_mux_8_OUT<2>
    SLICE_X4Y25.D        Tilo                  0.205   sig_byte<2>
                                                       gen/Mmux_data31
    SLICE_X13Y25.D1      net (fanout=9)        1.605   sig_byte<2>
    SLICE_X13Y25.DMUX    Tilo                  0.313   tx/txData<7>
                                                       cmd/Mmux__n043471
    SLICE_X16Y25.A5      net (fanout=3)        0.413   cmd/_n0434<6>
    SLICE_X16Y25.CLK     Tas                   0.341   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      8.833ns (2.074ns logic, 6.759ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmd/byteNum_2_7 (SLICE_X26Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/curState_FSM_FFd17 (FF)
  Destination:          cmd/byteNum_2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/curState_FSM_FFd17 to cmd/byteNum_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AMUX    Tshcko                0.244   cmd/txdone_0
                                                       cmd/curState_FSM_FFd17
    SLICE_X26Y29.CE      net (fanout=8)        0.178   sig_rxdone
    SLICE_X26Y29.CLK     Tckce       (-Th)     0.108   cmd/byteNum_2<7>
                                                       cmd/byteNum_2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.136ns logic, 0.178ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point cmd/byteNum_2_6 (SLICE_X26Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/curState_FSM_FFd17 (FF)
  Destination:          cmd/byteNum_2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/curState_FSM_FFd17 to cmd/byteNum_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AMUX    Tshcko                0.244   cmd/txdone_0
                                                       cmd/curState_FSM_FFd17
    SLICE_X26Y29.CE      net (fanout=8)        0.178   sig_rxdone
    SLICE_X26Y29.CLK     Tckce       (-Th)     0.104   cmd/byteNum_2<7>
                                                       cmd/byteNum_2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.140ns logic, 0.178ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point cmd/byteNum_2_5 (SLICE_X26Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/curState_FSM_FFd17 (FF)
  Destination:          cmd/byteNum_2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/curState_FSM_FFd17 to cmd/byteNum_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AMUX    Tshcko                0.244   cmd/txdone_0
                                                       cmd/curState_FSM_FFd17
    SLICE_X26Y29.CE      net (fanout=8)        0.178   sig_rxdone
    SLICE_X26Y29.CLK     Tckce       (-Th)     0.102   cmd/byteNum_2<7>
                                                       cmd/byteNum_2_5
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.142ns logic, 0.178ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<0>/CLK
  Logical resource: gen/index_0/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sig_dataResults<0><2>/CLK
  Logical resource: data/dataArraySaved_0_1/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.225|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38376 paths, 0 nets, and 2415 connections

Design statistics:
   Minimum period:   9.225ns{1}   (Maximum frequency: 108.401MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 24 10:27:51 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



