Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 28 18:08:23 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           49 |
| No           | No                    | Yes                    |              16 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1082 |          483 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                    Enable Signal                   |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  control_unit/mainDecoder/ramIsRead |                                                    |                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | control_unit/mainDecoder/ramIsRead                 |                                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                      |                                                    | reset_IBUF                                         |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                      | control_unit/mainDecoder/FSM_onehot_state_reg[2]_0 | control_unit/mainDecoder/FSM_onehot_state_reg[2]_1 |                9 |             19 |         2.11 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[7].reg1/d/Q_reg_1                |                                                    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[7].reg1/d/Q_reg_3                |                                                    |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[7].reg1/d/Q_reg_2                |                                                    |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[7].reg1/d/register               |                                                    |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_7                |                                                    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_2                |                                                    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_5                |                                                    |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_6                |                                                    |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_12               |                                                    |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_11               |                                                    |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_8                |                                                    |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_9                |                                                    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_10               |                                                    |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_13               |                                                    |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_3                |                                                    |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[8].reg1/d/Q_reg_4                |                                                    |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[9].reg1/d/Q_reg_2                |                                                    |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[9].reg1/d/Q_reg_1                |                                                    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[7].reg1/d/Q_reg_4                |                                                    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                      | control_unit/mainDecoder/E[0]                      | reset_IBUF                                         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[10].reg1/d/Q_reg_3               |                                                    |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[10].reg1/d/Q_reg_4               |                                                    |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[10].reg1/d/Q_reg_5               |                                                    |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[11].reg1/d/Q_reg_9               |                                                    |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[11].reg1/d/Q_reg_4               |                                                    |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[11].reg1/d/Q_reg_2               |                                                    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[11].reg1/d/Q_reg_10              |                                                    |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[11].reg1/d/Q_reg_5               |                                                    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[11].reg1/d/Q_reg_6               |                                                    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[11].reg1/d/Q_reg_7               |                                                    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[11].reg1/d/Q_reg_3               |                                                    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[11].reg1/d/Q_reg_8               |                                                    |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                      | buf_reg_3/genblk1[10].reg1/d/Q_reg_2               |                                                    |               17 |             36 |         2.12 |
|  clk_IBUF_BUFG                      | control_unit/mainDecoder/FSM_onehot_state_reg[2]_0 |                                                    |               20 |             50 |         2.50 |
|  clk_IBUF_BUFG                      |                                                    |                                                    |               48 |            128 |         2.67 |
+-------------------------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


