{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703165453689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703165453689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 20:30:53 2023 " "Processing started: Thu Dec 21 20:30:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703165453689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703165453689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc-v -c risc-v " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc-v -c risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703165453689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1703165453929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/uit/hdl/project/ce213-rsicv/verilog/add_sub/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/uit/hdl/project/ce213-rsicv/verilog/add_sub/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../verilog/add_sub/add_sub.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/verilog/add_sub/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/uit/hdl/project/ce213-rsicv/verilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/uit/hdl/project/ce213-rsicv/verilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../verilog/ALU/alu.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/verilog/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453962 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.v(14) " "Verilog HDL information at register_file.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703165453963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/program_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/instruction_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem_tb " "Found entity 1: instruction_mem_tb" {  } { { "instruction_mem_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/instruction_mem_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453969 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(36) " "Verilog HDL warning at data_memory.v(36): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703165453971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "data_memory_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "mux2to1_32bit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_32bit " "Found entity 1: mux4to1_32bit" {  } { { "mux4to1_32bit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux4to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_logic " "Found entity 1: shift_left_logic" {  } { { "shift_left_logic.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/shift_left_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_tb " "Found entity 1: sign_extend_tb" {  } { { "sign_extend_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/sign_extend_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver1_tb " "Found entity 1: riscv_cpu_ver1_tb" {  } { { "riscv_cpu_ver1_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ins_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_ins_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ins_mem " "Found entity 1: pc_ins_mem" {  } { { "pc_ins_mem.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/pc_ins_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ins_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_ins_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ins_mem_tb " "Found entity 1: pc_ins_mem_tb" {  } { { "pc_ins_mem_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/pc_ins_mem_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplepipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file simplepipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 simplePipeline " "Found entity 1: simplePipeline" {  } { { "simplePipeline.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/simplePipeline.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplepipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simplepipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 simplePipeline_tb " "Found entity 1: simplePipeline_tb" {  } { { "simplePipeline_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/simplePipeline_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_ver1.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_ver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_ver1 " "Found entity 1: control_unit_ver1" {  } { { "control_unit_ver1.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/control_unit_ver1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_ver1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_ver1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_ver1_tb " "Found entity 1: control_unit_ver1_tb" {  } { { "control_unit_ver1_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/control_unit_ver1_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver1.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver1 " "Found entity 1: riscv_cpu_ver1" {  } { { "riscv_cpu_ver1.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453993 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "if_cache.v(14) " "Verilog HDL warning at if_cache.v(14): extended using \"x\" or \"z\"" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703165453994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "if_cache.v(10) " "Verilog HDL information at if_cache.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703165453994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file if_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_cache " "Found entity 1: if_cache" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver2_tb " "Found entity 1: riscv_cpu_ver2_tb" {  } { { "riscv_cpu_ver2_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver2 " "Found entity 1: riscv_cpu_ver2" {  } { { "riscv_cpu_ver2.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file id_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_cache " "Found entity 1: id_cache" {  } { { "id_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/id_cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165453999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165453999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter_ver2.v(9) " "Verilog HDL information at program_counter_ver2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter_ver2.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/program_counter_ver2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703165454001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_ver2 " "Found entity 1: program_counter_ver2" {  } { { "program_counter_ver2.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/program_counter_ver2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_cache " "Found entity 1: alu_cache" {  } { { "alu_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/alu_cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_cache " "Found entity 1: memory_cache" {  } { { "memory_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/memory_cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454004 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "forwarding_unit.v(24) " "Verilog HDL warning at forwarding_unit.v(24): extended using \"x\" or \"z\"" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703165454006 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "forwarding_unit.v(25) " "Verilog HDL warning at forwarding_unit.v(25): extended using \"x\" or \"z\"" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703165454006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "forwarding_unit.v(22) " "Verilog HDL information at forwarding_unit.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703165454006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit_tb " "Found entity 1: forwarding_unit_tb" {  } { { "forwarding_unit_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver3.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver3.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver3 " "Found entity 1: riscv_cpu_ver3" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver3_tb " "Found entity 1: riscv_cpu_ver3_tb" {  } { { "riscv_cpu_ver3_tb.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1_32bit " "Found entity 1: mux3to1_32bit" {  } { { "mux3to1_32bit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/mux3to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_hazard_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_hazard_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_hazard_control_unit " "Found entity 1: branch_hazard_control_unit" {  } { { "branch_hazard_control_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/branch_hazard_control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_cpu_ver3 " "Elaborating entity \"riscv_cpu_ver3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703165454064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_ver2 program_counter_ver2:pc_ver2 " "Elaborating entity \"program_counter_ver2\" for hierarchy \"program_counter_ver2:pc_ver2\"" {  } { { "riscv_cpu_ver3.v" "pc_ver2" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454091 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "program_counter_ver2.v(17) " "Verilog HDL warning at program_counter_ver2.v(17): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "program_counter_ver2.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/program_counter_ver2.v" 17 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1703165454092 "|riscv_cpu_ver3|program_counter_ver2:pc_ver2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "program_counter_ver2.v(18) " "Verilog HDL warning at program_counter_ver2.v(18): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "program_counter_ver2.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/program_counter_ver2.v" 18 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1703165454092 "|riscv_cpu_ver3|program_counter_ver2:pc_ver2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:ins " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:ins\"" {  } { { "riscv_cpu_ver3.v" "ins" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454093 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "44 0 255 instruction_mem.v(9) " "Verilog HDL warning at instruction_mem.v(9): number of words (44) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_mem.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/instruction_mem.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1703165454093 "|riscv_cpu_ver3|instruction_mem:ins"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "storage instruction_mem.v(8) " "Verilog HDL warning at instruction_mem.v(8): initial value for variable storage should be constant" {  } { { "instruction_mem.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/instruction_mem.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1703165454093 "|riscv_cpu_ver3|instruction_mem:ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage 0 instruction_mem.v(6) " "Net \"storage\" at instruction_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/instruction_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1703165454093 "|riscv_cpu_ver3|instruction_mem:ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_cache if_cache:pipeline1 " "Elaborating entity \"if_cache\" for hierarchy \"if_cache:pipeline1\"" {  } { { "riscv_cpu_ver3.v" "pipeline1" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_ver1 control_unit_ver1:cltr_ver1 " "Elaborating entity \"control_unit_ver1\" for hierarchy \"control_unit_ver1:cltr_ver1\"" {  } { { "riscv_cpu_ver3.v" "cltr_ver1" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "riscv_cpu_ver3.v" "rf" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454098 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data1 register_file.v(28) " "Verilog HDL Always Construct warning at register_file.v(28): inferring latch(es) for variable \"data1\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data2 register_file.v(28) " "Verilog HDL Always Construct warning at register_file.v(28): inferring latch(es) for variable \"data2\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\] register_file.v(28) " "Inferred latch for \"data2\[0\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\] register_file.v(28) " "Inferred latch for \"data2\[1\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\] register_file.v(28) " "Inferred latch for \"data2\[2\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\] register_file.v(28) " "Inferred latch for \"data2\[3\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\] register_file.v(28) " "Inferred latch for \"data2\[4\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\] register_file.v(28) " "Inferred latch for \"data2\[5\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\] register_file.v(28) " "Inferred latch for \"data2\[6\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\] register_file.v(28) " "Inferred latch for \"data2\[7\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454103 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\] register_file.v(28) " "Inferred latch for \"data2\[8\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\] register_file.v(28) " "Inferred latch for \"data2\[9\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\] register_file.v(28) " "Inferred latch for \"data2\[10\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\] register_file.v(28) " "Inferred latch for \"data2\[11\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\] register_file.v(28) " "Inferred latch for \"data2\[12\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\] register_file.v(28) " "Inferred latch for \"data2\[13\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\] register_file.v(28) " "Inferred latch for \"data2\[14\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\] register_file.v(28) " "Inferred latch for \"data2\[15\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\] register_file.v(28) " "Inferred latch for \"data2\[16\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\] register_file.v(28) " "Inferred latch for \"data2\[17\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\] register_file.v(28) " "Inferred latch for \"data2\[18\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\] register_file.v(28) " "Inferred latch for \"data2\[19\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\] register_file.v(28) " "Inferred latch for \"data2\[20\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\] register_file.v(28) " "Inferred latch for \"data2\[21\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\] register_file.v(28) " "Inferred latch for \"data2\[22\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\] register_file.v(28) " "Inferred latch for \"data2\[23\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\] register_file.v(28) " "Inferred latch for \"data2\[24\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\] register_file.v(28) " "Inferred latch for \"data2\[25\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\] register_file.v(28) " "Inferred latch for \"data2\[26\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\] register_file.v(28) " "Inferred latch for \"data2\[27\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\] register_file.v(28) " "Inferred latch for \"data2\[28\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\] register_file.v(28) " "Inferred latch for \"data2\[29\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\] register_file.v(28) " "Inferred latch for \"data2\[30\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\] register_file.v(28) " "Inferred latch for \"data2\[31\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\] register_file.v(28) " "Inferred latch for \"data1\[0\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\] register_file.v(28) " "Inferred latch for \"data1\[1\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\] register_file.v(28) " "Inferred latch for \"data1\[2\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\] register_file.v(28) " "Inferred latch for \"data1\[3\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\] register_file.v(28) " "Inferred latch for \"data1\[4\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\] register_file.v(28) " "Inferred latch for \"data1\[5\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454104 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\] register_file.v(28) " "Inferred latch for \"data1\[6\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\] register_file.v(28) " "Inferred latch for \"data1\[7\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\] register_file.v(28) " "Inferred latch for \"data1\[8\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\] register_file.v(28) " "Inferred latch for \"data1\[9\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\] register_file.v(28) " "Inferred latch for \"data1\[10\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\] register_file.v(28) " "Inferred latch for \"data1\[11\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\] register_file.v(28) " "Inferred latch for \"data1\[12\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\] register_file.v(28) " "Inferred latch for \"data1\[13\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\] register_file.v(28) " "Inferred latch for \"data1\[14\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\] register_file.v(28) " "Inferred latch for \"data1\[15\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[16\] register_file.v(28) " "Inferred latch for \"data1\[16\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[17\] register_file.v(28) " "Inferred latch for \"data1\[17\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[18\] register_file.v(28) " "Inferred latch for \"data1\[18\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[19\] register_file.v(28) " "Inferred latch for \"data1\[19\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[20\] register_file.v(28) " "Inferred latch for \"data1\[20\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[21\] register_file.v(28) " "Inferred latch for \"data1\[21\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[22\] register_file.v(28) " "Inferred latch for \"data1\[22\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[23\] register_file.v(28) " "Inferred latch for \"data1\[23\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[24\] register_file.v(28) " "Inferred latch for \"data1\[24\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[25\] register_file.v(28) " "Inferred latch for \"data1\[25\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[26\] register_file.v(28) " "Inferred latch for \"data1\[26\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[27\] register_file.v(28) " "Inferred latch for \"data1\[27\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[28\] register_file.v(28) " "Inferred latch for \"data1\[28\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[29\] register_file.v(28) " "Inferred latch for \"data1\[29\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[30\] register_file.v(28) " "Inferred latch for \"data1\[30\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[31\] register_file.v(28) " "Inferred latch for \"data1\[31\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454105 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_ex " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_ex\"" {  } { { "riscv_cpu_ver3.v" "sign_ex" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_cache id_cache:pipeline2 " "Elaborating entity \"id_cache\" for hierarchy \"id_cache:pipeline2\"" {  } { { "riscv_cpu_ver3.v" "pipeline2" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit mux2to1_32bit:mux0 " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"mux2to1_32bit:mux0\"" {  } { { "riscv_cpu_ver3.v" "mux0" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_32bit mux4to1_32bit:mux1 " "Elaborating entity \"mux4to1_32bit\" for hierarchy \"mux4to1_32bit:mux1\"" {  } { { "riscv_cpu_ver3.v" "mux1" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "riscv_cpu_ver3.v" "alu" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder1\"" {  } { { "riscv_cpu_ver3.v" "adder1" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_cache alu_cache:pipeline3 " "Elaborating entity \"alu_cache\" for hierarchy \"alu_cache:pipeline3\"" {  } { { "riscv_cpu_ver3.v" "pipeline3" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm\"" {  } { { "riscv_cpu_ver3.v" "dm" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454122 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out data_memory.v(29) " "Verilog HDL Always Construct warning at data_memory.v(29): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] data_memory.v(29) " "Inferred latch for \"data_out\[0\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] data_memory.v(29) " "Inferred latch for \"data_out\[1\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] data_memory.v(29) " "Inferred latch for \"data_out\[2\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] data_memory.v(29) " "Inferred latch for \"data_out\[3\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] data_memory.v(29) " "Inferred latch for \"data_out\[4\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] data_memory.v(29) " "Inferred latch for \"data_out\[5\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] data_memory.v(29) " "Inferred latch for \"data_out\[6\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] data_memory.v(29) " "Inferred latch for \"data_out\[7\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] data_memory.v(29) " "Inferred latch for \"data_out\[8\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] data_memory.v(29) " "Inferred latch for \"data_out\[9\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] data_memory.v(29) " "Inferred latch for \"data_out\[10\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] data_memory.v(29) " "Inferred latch for \"data_out\[11\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] data_memory.v(29) " "Inferred latch for \"data_out\[12\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] data_memory.v(29) " "Inferred latch for \"data_out\[13\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] data_memory.v(29) " "Inferred latch for \"data_out\[14\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] data_memory.v(29) " "Inferred latch for \"data_out\[15\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] data_memory.v(29) " "Inferred latch for \"data_out\[16\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] data_memory.v(29) " "Inferred latch for \"data_out\[17\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] data_memory.v(29) " "Inferred latch for \"data_out\[18\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] data_memory.v(29) " "Inferred latch for \"data_out\[19\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] data_memory.v(29) " "Inferred latch for \"data_out\[20\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] data_memory.v(29) " "Inferred latch for \"data_out\[21\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] data_memory.v(29) " "Inferred latch for \"data_out\[22\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] data_memory.v(29) " "Inferred latch for \"data_out\[23\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454130 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] data_memory.v(29) " "Inferred latch for \"data_out\[24\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454131 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] data_memory.v(29) " "Inferred latch for \"data_out\[25\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454131 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] data_memory.v(29) " "Inferred latch for \"data_out\[26\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454131 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] data_memory.v(29) " "Inferred latch for \"data_out\[27\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454131 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] data_memory.v(29) " "Inferred latch for \"data_out\[28\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454131 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] data_memory.v(29) " "Inferred latch for \"data_out\[29\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454131 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] data_memory.v(29) " "Inferred latch for \"data_out\[30\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454131 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] data_memory.v(29) " "Inferred latch for \"data_out\[31\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703165454131 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_cache memory_cache:pipeline4 " "Elaborating entity \"memory_cache\" for hierarchy \"memory_cache:pipeline4\"" {  } { { "riscv_cpu_ver3.v" "pipeline4" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1_32bit mux3to1_32bit:mux5 " "Elaborating entity \"mux3to1_32bit\" for hierarchy \"mux3to1_32bit:mux5\"" {  } { { "riscv_cpu_ver3.v" "mux5" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:fw " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:fw\"" {  } { { "riscv_cpu_ver3.v" "fw" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_hazard_control_unit branch_hazard_control_unit:bhcu " "Elaborating entity \"branch_hazard_control_unit\" for hierarchy \"branch_hazard_control_unit:bhcu\"" {  } { { "riscv_cpu_ver3.v" "bhcu" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454137 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[1\]~0 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[1\]~0\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[0\]~1 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[0\]~1\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[4\]~1 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[4\]~1\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[3\]~2 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[3\]~2\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[2\]~3 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[2\]~3\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[1\]~4 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[1\]~4\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[0\]~0 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[0\]~0\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[2\]~2 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[2\]~2\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[3\]~3 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[3\]~3\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[4\]~4 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[4\]~4\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[9\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[8\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[7\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[6\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[5\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[4\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[3\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[2\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[1\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[0\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[10\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[11\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[12\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[13\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[14\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[15\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[16\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[17\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[18\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[19\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[20\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[21\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[22\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[23\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[24\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[25\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[26\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[27\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[28\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[29\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[30\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[31\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[8\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[8\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[7\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[7\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[6\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[6\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[5\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[5\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[4\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[4\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[3\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[3\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[2\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[2\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[1\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[1\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[0\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[0\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[9\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[9\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[10\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[10\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[11\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[11\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[12\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[12\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[13\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[13\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[14\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[14\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[15\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[15\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[16\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[16\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[17\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[17\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[18\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[18\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[19\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[19\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[20\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[20\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[21\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[21\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[22\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[22\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[23\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[23\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[24\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[24\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[25\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[25\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[26\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[26\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[27\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[27\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[28\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[28\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[29\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[29\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[30\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[30\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[31\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[31\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703165454413 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1703165454413 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "if_cache:pipeline1\|pc_out_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"if_cache:pipeline1\|pc_out_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703165454503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703165454503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 29 " "Parameter WIDTH set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703165454503 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703165454503 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1703165454503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_cache:pipeline1\|altshift_taps:pc_out_rtl_0 " "Elaborated megafunction instantiation \"if_cache:pipeline1\|altshift_taps:pc_out_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703165454533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_cache:pipeline1\|altshift_taps:pc_out_rtl_0 " "Instantiated megafunction \"if_cache:pipeline1\|altshift_taps:pc_out_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 29 " "Parameter \"WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703165454533 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703165454533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1gm " "Found entity 1: shift_taps_1gm" {  } { { "db/shift_taps_1gm.tdf" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/db/shift_taps_1gm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ita1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ita1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ita1 " "Found entity 1: altsyncram_ita1" {  } { { "db/altsyncram_ita1.tdf" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/db/altsyncram_ita1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/db/cntr_ikf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_94h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_94h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_94h " "Found entity 1: cntr_94h" {  } { { "db/cntr_94h.tdf" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/db/cntr_94h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703165454700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703165454700 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_1gm.tdf" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/db/shift_taps_1gm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1703165454837 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1703165454837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[0\] GND " "Pin \"s0\[0\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[1\] GND " "Pin \"s0\[1\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[2\] GND " "Pin \"s0\[2\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[3\] GND " "Pin \"s0\[3\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[4\] GND " "Pin \"s0\[4\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[5\] GND " "Pin \"s0\[5\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[6\] GND " "Pin \"s0\[6\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[7\] GND " "Pin \"s0\[7\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[8\] GND " "Pin \"s0\[8\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[9\] GND " "Pin \"s0\[9\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[10\] GND " "Pin \"s0\[10\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[11\] GND " "Pin \"s0\[11\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[12\] GND " "Pin \"s0\[12\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[13\] GND " "Pin \"s0\[13\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[14\] GND " "Pin \"s0\[14\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[15\] GND " "Pin \"s0\[15\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[16\] GND " "Pin \"s0\[16\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[17\] GND " "Pin \"s0\[17\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[18\] GND " "Pin \"s0\[18\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[19\] GND " "Pin \"s0\[19\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[20\] GND " "Pin \"s0\[20\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[21\] GND " "Pin \"s0\[21\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[22\] GND " "Pin \"s0\[22\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[23\] GND " "Pin \"s0\[23\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[24\] GND " "Pin \"s0\[24\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[25\] GND " "Pin \"s0\[25\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[26\] GND " "Pin \"s0\[26\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[27\] GND " "Pin \"s0\[27\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[28\] GND " "Pin \"s0\[28\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[29\] GND " "Pin \"s0\[29\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[30\] GND " "Pin \"s0\[30\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[31\] GND " "Pin \"s0\[31\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[0\] GND " "Pin \"s1\[0\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[1\] GND " "Pin \"s1\[1\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[2\] GND " "Pin \"s1\[2\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[3\] GND " "Pin \"s1\[3\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[4\] GND " "Pin \"s1\[4\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[5\] GND " "Pin \"s1\[5\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[6\] GND " "Pin \"s1\[6\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[7\] GND " "Pin \"s1\[7\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[8\] GND " "Pin \"s1\[8\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[9\] GND " "Pin \"s1\[9\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[10\] GND " "Pin \"s1\[10\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[11\] GND " "Pin \"s1\[11\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[12\] GND " "Pin \"s1\[12\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[13\] GND " "Pin \"s1\[13\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[14\] GND " "Pin \"s1\[14\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[15\] GND " "Pin \"s1\[15\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[16\] GND " "Pin \"s1\[16\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[17\] GND " "Pin \"s1\[17\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[18\] GND " "Pin \"s1\[18\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[19\] GND " "Pin \"s1\[19\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[20\] GND " "Pin \"s1\[20\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[21\] GND " "Pin \"s1\[21\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[22\] GND " "Pin \"s1\[22\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[23\] GND " "Pin \"s1\[23\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[24\] GND " "Pin \"s1\[24\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[25\] GND " "Pin \"s1\[25\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[26\] GND " "Pin \"s1\[26\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[27\] GND " "Pin \"s1\[27\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[28\] GND " "Pin \"s1\[28\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[29\] GND " "Pin \"s1\[29\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[30\] GND " "Pin \"s1\[30\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[31\] GND " "Pin \"s1\[31\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[0\] GND " "Pin \"s2\[0\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[1\] GND " "Pin \"s2\[1\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[2\] GND " "Pin \"s2\[2\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[3\] GND " "Pin \"s2\[3\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[4\] GND " "Pin \"s2\[4\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[5\] GND " "Pin \"s2\[5\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[6\] GND " "Pin \"s2\[6\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[7\] GND " "Pin \"s2\[7\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[8\] GND " "Pin \"s2\[8\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[9\] GND " "Pin \"s2\[9\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[10\] GND " "Pin \"s2\[10\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[11\] GND " "Pin \"s2\[11\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[12\] GND " "Pin \"s2\[12\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[13\] GND " "Pin \"s2\[13\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[14\] GND " "Pin \"s2\[14\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[15\] GND " "Pin \"s2\[15\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[16\] GND " "Pin \"s2\[16\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[17\] GND " "Pin \"s2\[17\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[18\] GND " "Pin \"s2\[18\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[19\] GND " "Pin \"s2\[19\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[20\] GND " "Pin \"s2\[20\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[21\] GND " "Pin \"s2\[21\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[22\] GND " "Pin \"s2\[22\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[23\] GND " "Pin \"s2\[23\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[24\] GND " "Pin \"s2\[24\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[25\] GND " "Pin \"s2\[25\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[26\] GND " "Pin \"s2\[26\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[27\] GND " "Pin \"s2\[27\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[28\] GND " "Pin \"s2\[28\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[29\] GND " "Pin \"s2\[29\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[30\] GND " "Pin \"s2\[30\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[31\] GND " "Pin \"s2\[31\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[0\] GND " "Pin \"s3\[0\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[1\] GND " "Pin \"s3\[1\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[2\] GND " "Pin \"s3\[2\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[3\] GND " "Pin \"s3\[3\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[4\] GND " "Pin \"s3\[4\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[5\] GND " "Pin \"s3\[5\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[6\] GND " "Pin \"s3\[6\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[7\] GND " "Pin \"s3\[7\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[8\] GND " "Pin \"s3\[8\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[9\] GND " "Pin \"s3\[9\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[10\] GND " "Pin \"s3\[10\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[11\] GND " "Pin \"s3\[11\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[12\] GND " "Pin \"s3\[12\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[13\] GND " "Pin \"s3\[13\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[14\] GND " "Pin \"s3\[14\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[15\] GND " "Pin \"s3\[15\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[16\] GND " "Pin \"s3\[16\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[17\] GND " "Pin \"s3\[17\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[18\] GND " "Pin \"s3\[18\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[19\] GND " "Pin \"s3\[19\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[20\] GND " "Pin \"s3\[20\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[21\] GND " "Pin \"s3\[21\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[22\] GND " "Pin \"s3\[22\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[23\] GND " "Pin \"s3\[23\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[24\] GND " "Pin \"s3\[24\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[25\] GND " "Pin \"s3\[25\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[26\] GND " "Pin \"s3\[26\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[27\] GND " "Pin \"s3\[27\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[28\] GND " "Pin \"s3\[28\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[29\] GND " "Pin \"s3\[29\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[30\] GND " "Pin \"s3\[30\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[31\] GND " "Pin \"s3\[31\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|s3[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[0\] GND " "Pin \"test\[0\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|test[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[1\] GND " "Pin \"test\[1\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/riscv_cpu_ver3.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703165454840 "|riscv_cpu_ver3|test[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1703165454840 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "686 " "686 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1703165454869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/UIT/HDL/project/CE213-RSICV/quartus/output_files/risc-v.map.smsg " "Generated suppressed messages file D:/Study/UIT/HDL/project/CE213-RSICV/quartus/output_files/risc-v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703165454938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703165455025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703165455025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703165455074 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703165455074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703165455074 ""} { "Info" "ICUT_CUT_TM_RAMS" "29 " "Implemented 29 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1703165455074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703165455074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 214 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703165455103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 20:30:55 2023 " "Processing ended: Thu Dec 21 20:30:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703165455103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703165455103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703165455103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703165455103 ""}
