Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  3 17:32:57 2023
| Host         : DESKTOP-J9AK86M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_vga_top_timing_summary_routed.rpt -pb cpu_vga_top_timing_summary_routed.pb -rpx cpu_vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_vga_top
| Device       : 7a35tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2653 register/latch pins with no clock driven by root clock pin: test_clk/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7465 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.517      -26.833                     12                  272        0.311        0.000                      0                  272        3.000        0.000                       0                   122  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
my_vga/u_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_ip          {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_ip          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_vga/u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_ip               -2.517      -26.833                     12                  272        0.311        0.000                      0                  272        7.192        0.000                       0                   118  
  clkfbout_clk_wiz_ip                                                                                                                                                           47.462        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_vga/u_clk_wiz/inst/clk_in1
  To Clock:  my_vga/u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_vga/u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_vga/u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_ip
  To Clock:  clk_out1_clk_wiz_ip

Setup :           12  Failing Endpoints,  Worst Slack       -2.517ns,  Total Violation      -26.833ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.517ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.821ns  (logic 11.488ns (64.464%)  route 6.333ns (35.536%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 17.012 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    15.232 f  my_vga/reg_g_reg[2]_i_52/O[1]
                         net (fo=19, routed)          0.936    16.167    my_vga/reg_g_reg[2]_i_52_n_6
    SLICE_X51Y85         LUT2 (Prop_lut2_I0_O)        0.337    16.504 r  my_vga/reg_r[3]_i_36/O
                         net (fo=1, routed)           0.000    16.504    my_vga/reg_r[3]_i_36_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.155 r  my_vga/reg_r_reg[3]_i_8/CO[3]
                         net (fo=9, routed)           1.479    18.635    my_vga/reg_r214_in
    SLICE_X54Y91         LUT6 (Prop_lut6_I3_O)        0.148    18.783 r  my_vga/reg_r[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.715    19.498    my_vga/reg_r[3]_i_10_n_0_repN_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.148    19.646 r  my_vga/reg_r[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.646    my_vga/reg_r[0]_i_1_n_0
    SLICE_X56Y91         FDRE                                         r  my_vga/reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.627    17.012    my_vga/clk_vga
    SLICE_X56Y91         FDRE                                         r  my_vga/reg_r_reg[0]/C
                         clock pessimism              0.137    17.149    
                         clock uncertainty           -0.132    17.016    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.112    17.128    my_vga/reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.128    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                 -2.517    

Slack (VIOLATED) :        -2.502ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 12.087ns (67.892%)  route 5.716ns (32.108%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 17.012 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    15.232 f  my_vga/reg_g_reg[2]_i_52/O[1]
                         net (fo=19, routed)          0.876    16.108    my_vga/reg_g_reg[2]_i_52_n_6
    SLICE_X56Y88         LUT2 (Prop_lut2_I0_O)        0.337    16.445 r  my_vga/reg_g[2]_i_92/O
                         net (fo=1, routed)           0.000    16.445    my_vga/reg_g[2]_i_92_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    17.103 r  my_vga/reg_g_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.103    my_vga/reg_g_reg[2]_i_45_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.311    17.414 f  my_vga/reg_g_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.661    18.075    my_vga/reg_r27_in
    SLICE_X54Y90         LUT4 (Prop_lut4_I3_O)        0.429    18.504 f  my_vga/reg_g[2]_i_3/O
                         net (fo=8, routed)           0.977    19.480    my_vga/reg_g[2]_i_3_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I1_O)        0.148    19.628 r  my_vga/reg_r[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.628    my_vga/reg_r[2]_i_1_n_0
    SLICE_X56Y91         FDRE                                         r  my_vga/reg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.627    17.012    my_vga/clk_vga
    SLICE_X56Y91         FDRE                                         r  my_vga/reg_r_reg[2]/C
                         clock pessimism              0.137    17.149    
                         clock uncertainty           -0.132    17.016    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.110    17.126    my_vga/reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.126    
                         arrival time                         -19.628    
  -------------------------------------------------------------------
                         slack                                 -2.502    

Slack (VIOLATED) :        -2.496ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.799ns  (logic 12.087ns (67.908%)  route 5.712ns (32.092%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 17.012 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    15.232 f  my_vga/reg_g_reg[2]_i_52/O[1]
                         net (fo=19, routed)          0.876    16.108    my_vga/reg_g_reg[2]_i_52_n_6
    SLICE_X56Y88         LUT2 (Prop_lut2_I0_O)        0.337    16.445 r  my_vga/reg_g[2]_i_92/O
                         net (fo=1, routed)           0.000    16.445    my_vga/reg_g[2]_i_92_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    17.103 r  my_vga/reg_g_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.103    my_vga/reg_g_reg[2]_i_45_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.311    17.414 f  my_vga/reg_g_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.661    18.075    my_vga/reg_r27_in
    SLICE_X54Y90         LUT4 (Prop_lut4_I3_O)        0.429    18.504 f  my_vga/reg_g[2]_i_3/O
                         net (fo=8, routed)           0.973    19.476    my_vga/reg_g[2]_i_3_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I1_O)        0.148    19.624 r  my_vga/reg_r[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.624    my_vga/reg_r[1]_i_1_n_0
    SLICE_X56Y91         FDRE                                         r  my_vga/reg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.627    17.012    my_vga/clk_vga
    SLICE_X56Y91         FDRE                                         r  my_vga/reg_r_reg[1]/C
                         clock pessimism              0.137    17.149    
                         clock uncertainty           -0.132    17.016    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.112    17.128    my_vga/reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.128    
                         arrival time                         -19.624    
  -------------------------------------------------------------------
                         slack                                 -2.496    

Slack (VIOLATED) :        -2.393ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.636ns  (logic 12.087ns (68.536%)  route 5.549ns (31.464%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 17.012 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    15.232 f  my_vga/reg_g_reg[2]_i_52/O[1]
                         net (fo=19, routed)          0.876    16.108    my_vga/reg_g_reg[2]_i_52_n_6
    SLICE_X56Y88         LUT2 (Prop_lut2_I0_O)        0.337    16.445 r  my_vga/reg_g[2]_i_92/O
                         net (fo=1, routed)           0.000    16.445    my_vga/reg_g[2]_i_92_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    17.103 r  my_vga/reg_g_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.103    my_vga/reg_g_reg[2]_i_45_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.311    17.414 r  my_vga/reg_g_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.661    18.075    my_vga/reg_r27_in
    SLICE_X54Y90         LUT4 (Prop_lut4_I3_O)        0.429    18.504 r  my_vga/reg_g[2]_i_3/O
                         net (fo=8, routed)           0.809    19.313    my_vga/reg_g[2]_i_3_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I2_O)        0.148    19.461 r  my_vga/reg_g[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.461    my_vga/reg_g[3]
    SLICE_X55Y91         FDRE                                         r  my_vga/reg_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.627    17.012    my_vga/clk_vga
    SLICE_X55Y91         FDRE                                         r  my_vga/reg_g_reg[3]/C
                         clock pessimism              0.137    17.149    
                         clock uncertainty           -0.132    17.016    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.052    17.068    my_vga/reg_g_reg[3]
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -19.461    
  -------------------------------------------------------------------
                         slack                                 -2.393    

Slack (VIOLATED) :        -2.248ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.493ns  (logic 11.488ns (65.673%)  route 6.005ns (34.327%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 17.013 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    15.232 f  my_vga/reg_g_reg[2]_i_52/O[1]
                         net (fo=19, routed)          0.936    16.167    my_vga/reg_g_reg[2]_i_52_n_6
    SLICE_X51Y85         LUT2 (Prop_lut2_I0_O)        0.337    16.504 r  my_vga/reg_r[3]_i_36/O
                         net (fo=1, routed)           0.000    16.504    my_vga/reg_r[3]_i_36_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.155 f  my_vga/reg_r_reg[3]_i_8/CO[3]
                         net (fo=9, routed)           1.277    18.432    my_vga/reg_r214_in
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.148    18.580 r  my_vga/reg_g[2]_i_2/O
                         net (fo=4, routed)           0.589    19.170    my_vga/reg_g[2]_i_2_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I4_O)        0.148    19.318 r  my_vga/reg_g[1]_i_1/O
                         net (fo=1, routed)           0.000    19.318    my_vga/reg_g[1]
    SLICE_X55Y92         FDRE                                         r  my_vga/reg_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.628    17.013    my_vga/clk_vga
    SLICE_X55Y92         FDRE                                         r  my_vga/reg_g_reg[1]/C
                         clock pessimism              0.137    17.150    
                         clock uncertainty           -0.132    17.017    
    SLICE_X55Y92         FDRE (Setup_fdre_C_D)        0.052    17.069    my_vga/reg_g_reg[1]
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                         -19.318    
  -------------------------------------------------------------------
                         slack                                 -2.248    

Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 11.488ns (65.707%)  route 5.996ns (34.293%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 17.013 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    15.232 f  my_vga/reg_g_reg[2]_i_52/O[1]
                         net (fo=19, routed)          0.936    16.167    my_vga/reg_g_reg[2]_i_52_n_6
    SLICE_X51Y85         LUT2 (Prop_lut2_I0_O)        0.337    16.504 r  my_vga/reg_r[3]_i_36/O
                         net (fo=1, routed)           0.000    16.504    my_vga/reg_r[3]_i_36_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.155 f  my_vga/reg_r_reg[3]_i_8/CO[3]
                         net (fo=9, routed)           1.277    18.432    my_vga/reg_r214_in
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.148    18.580 r  my_vga/reg_g[2]_i_2/O
                         net (fo=4, routed)           0.580    19.161    my_vga/reg_g[2]_i_2_n_0
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.148    19.309 r  my_vga/reg_g[2]_i_1/O
                         net (fo=1, routed)           0.000    19.309    my_vga/reg_g[2]
    SLICE_X55Y92         FDRE                                         r  my_vga/reg_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.628    17.013    my_vga/clk_vga
    SLICE_X55Y92         FDRE                                         r  my_vga/reg_g_reg[2]/C
                         clock pessimism              0.137    17.150    
                         clock uncertainty           -0.132    17.017    
    SLICE_X55Y92         FDRE (Setup_fdre_C_D)        0.053    17.070    my_vga/reg_g_reg[2]
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.232ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.476ns  (logic 12.087ns (69.164%)  route 5.389ns (30.836%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 17.012 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    15.232 f  my_vga/reg_g_reg[2]_i_52/O[1]
                         net (fo=19, routed)          0.876    16.108    my_vga/reg_g_reg[2]_i_52_n_6
    SLICE_X56Y88         LUT2 (Prop_lut2_I0_O)        0.337    16.445 r  my_vga/reg_g[2]_i_92/O
                         net (fo=1, routed)           0.000    16.445    my_vga/reg_g[2]_i_92_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    17.103 r  my_vga/reg_g_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.103    my_vga/reg_g_reg[2]_i_45_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.311    17.414 r  my_vga/reg_g_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.661    18.075    my_vga/reg_r27_in
    SLICE_X54Y90         LUT4 (Prop_lut4_I3_O)        0.429    18.504 r  my_vga/reg_g[2]_i_3/O
                         net (fo=8, routed)           0.649    19.153    my_vga/reg_g[2]_i_3_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I2_O)        0.148    19.301 r  my_vga/reg_g[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.301    my_vga/reg_g[0]
    SLICE_X55Y91         FDRE                                         r  my_vga/reg_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.627    17.012    my_vga/clk_vga
    SLICE_X55Y91         FDRE                                         r  my_vga/reg_g_reg[0]/C
                         clock pessimism              0.137    17.149    
                         clock uncertainty           -0.132    17.016    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.052    17.068    my_vga/reg_g_reg[0]
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -19.301    
  -------------------------------------------------------------------
                         slack                                 -2.232    

Slack (VIOLATED) :        -2.218ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.461ns  (logic 11.643ns (66.678%)  route 5.818ns (33.322%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 17.012 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.388    15.219 f  my_vga/reg_g_reg[2]_i_52/O[3]
                         net (fo=19, routed)          0.936    16.155    my_vga/reg_g_reg[2]_i_52_n_4
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.350    16.505 r  my_vga/reg_g[3]_i_12/O
                         net (fo=1, routed)           0.000    16.505    my_vga/reg_g[3]_i_12_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    17.163 r  my_vga/reg_g_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.295    18.458    my_vga/reg_r2__0
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.148    18.606 r  my_vga/reg_r[3]_i_41/O
                         net (fo=1, routed)           0.257    18.863    my_vga/reg_r[3]_i_41_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.148    19.011 f  my_vga/reg_r[3]_i_10/O
                         net (fo=1, routed)           0.127    19.138    my_vga/reg_r[3]_i_10_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I3_O)        0.148    19.286 r  my_vga/reg_r[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    19.286    my_vga/reg_r[3]_i_2_n_0
    SLICE_X57Y90         FDRE                                         r  my_vga/reg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.627    17.012    my_vga/clk_vga
    SLICE_X57Y90         FDRE                                         r  my_vga/reg_r_reg[3]/C
                         clock pessimism              0.137    17.149    
                         clock uncertainty           -0.132    17.016    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.052    17.068    my_vga/reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -19.286    
  -------------------------------------------------------------------
                         slack                                 -2.218    

Slack (VIOLATED) :        -2.075ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.341ns  (logic 11.490ns (66.259%)  route 5.851ns (33.741%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 17.009 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.388    15.219 f  my_vga/reg_g_reg[2]_i_52/O[3]
                         net (fo=19, routed)          1.180    16.399    my_vga/reg_g_reg[2]_i_52_n_4
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.350    16.749 r  my_vga/reg_g[2]_i_34/O
                         net (fo=1, routed)           0.000    16.749    my_vga/reg_g[2]_i_34_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    17.402 r  my_vga/reg_g_reg[2]_i_7/CO[3]
                         net (fo=6, routed)           1.053    18.455    my_vga/reg_r211_in
    SLICE_X50Y89         LUT4 (Prop_lut4_I0_O)        0.148    18.603 r  my_vga/reg_b[3]_i_2/O
                         net (fo=4, routed)           0.415    19.018    my_vga/reg_b[3]_i_2_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I2_O)        0.148    19.166 r  my_vga/reg_b[1]_i_1/O
                         net (fo=1, routed)           0.000    19.166    my_vga/reg_b[1]
    SLICE_X51Y89         FDRE                                         r  my_vga/reg_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.624    17.009    my_vga/clk_vga
    SLICE_X51Y89         FDRE                                         r  my_vga/reg_b_reg[1]/C
                         clock pessimism              0.165    17.174    
                         clock uncertainty           -0.132    17.041    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)        0.050    17.091    my_vga/reg_b_reg[1]
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                         -19.166    
  -------------------------------------------------------------------
                         slack                                 -2.075    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.333ns  (logic 11.490ns (66.290%)  route 5.843ns (33.710%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 17.010 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.825     1.825    my_vga/clk_vga
    SLICE_X51Y91         FDRE                                         r  my_vga/v_cur_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.536     2.361 f  my_vga/v_cur_reg[5]_replica/Q
                         net (fo=2, routed)           0.558     2.919    my_vga/v_cur_reg_n_0_[5]_repN
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.148     3.067 r  my_vga/reg_r4_i_10/O
                         net (fo=3, routed)           0.570     3.638    my_vga/reg_r4_i_10_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.148     3.786 r  my_vga/reg_r4_i_3/O
                         net (fo=4, routed)           0.660     4.445    my_vga/reg_r4_i_3_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.955     9.400 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    my_vga/reg_r4__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.216 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.611    11.827    my_vga/reg_r4__1_n_105
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.975 r  my_vga/reg_r[3]_i_519/O
                         net (fo=1, routed)           0.000    11.975    my_vga/reg_r[3]_i_519_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.633 r  my_vga/reg_r_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    12.633    my_vga/reg_r_reg[3]_i_291_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    13.034 r  my_vga/reg_g_reg[2]_i_212/O[1]
                         net (fo=1, routed)           0.801    13.836    my_vga/reg_g_reg[2]_i_212_n_6
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.337    14.173 r  my_vga/reg_g[2]_i_161/O
                         net (fo=1, routed)           0.000    14.173    my_vga/reg_g[2]_i_161_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    14.831 r  my_vga/reg_g_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    14.831    my_vga/reg_g_reg[2]_i_102_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.388    15.219 f  my_vga/reg_g_reg[2]_i_52/O[3]
                         net (fo=19, routed)          1.180    16.399    my_vga/reg_g_reg[2]_i_52_n_4
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.350    16.749 r  my_vga/reg_g[2]_i_34/O
                         net (fo=1, routed)           0.000    16.749    my_vga/reg_g[2]_i_34_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    17.402 r  my_vga/reg_g_reg[2]_i_7/CO[3]
                         net (fo=6, routed)           1.053    18.455    my_vga/reg_r211_in
    SLICE_X50Y89         LUT4 (Prop_lut4_I0_O)        0.148    18.603 r  my_vga/reg_b[3]_i_2/O
                         net (fo=4, routed)           0.407    19.010    my_vga/reg_b[3]_i_2_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.148    19.158 r  my_vga/reg_b[0]_i_1/O
                         net (fo=1, routed)           0.000    19.158    my_vga/reg_b[0]
    SLICE_X53Y90         FDRE                                         r  my_vga/reg_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.625    17.010    my_vga/clk_vga
    SLICE_X53Y90         FDRE                                         r  my_vga/reg_b_reg[0]/C
                         clock pessimism              0.165    17.175    
                         clock uncertainty           -0.132    17.042    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)        0.052    17.094    my_vga/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -19.158    
  -------------------------------------------------------------------
                         slack                                 -2.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 my_vga/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/scount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.341ns (72.624%)  route 0.129ns (27.376%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.750     0.750    my_vga/clk_vga
    SLICE_X44Y70         FDRE                                         r  my_vga/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.193     0.943 r  my_vga/count_reg[20]/Q
                         net (fo=2, routed)           0.129     1.072    my_vga/count_reg_n_0_[20]
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.062     1.134 r  my_vga/scount[0]_i_3/O
                         net (fo=1, routed)           0.000     1.134    my_vga/scount[0]_i_3_n_0
    SLICE_X45Y70         MUXF7 (Prop_muxf7_I1_O)      0.086     1.220 r  my_vga/scount_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.220    my_vga/scount0
    SLICE_X45Y70         FDRE                                         r  my_vga/scount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.070     1.070    my_vga/clk_vga
    SLICE_X45Y70         FDRE                                         r  my_vga/scount_reg[0]/C
                         clock pessimism             -0.303     0.767    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.142     0.909    my_vga/scount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.305ns (69.369%)  route 0.135ns (30.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.757     0.757    my_vga/clk_vga
    SLICE_X53Y80         FDRE                                         r  my_vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.177     0.934 r  my_vga/h_cur_reg[1]/Q
                         net (fo=96, routed)          0.135     1.069    my_vga/h_cur_reg_n_0_[1]
    SLICE_X53Y80         LUT3 (Prop_lut3_I2_O)        0.128     1.197 r  my_vga/h_cur[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.197    my_vga/h_cur[2]_rep__0_i_1_n_0
    SLICE_X53Y80         FDRE                                         r  my_vga/h_cur_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.077     1.077    my_vga/clk_vga
    SLICE_X53Y80         FDRE                                         r  my_vga/h_cur_reg[2]_rep__0/C
                         clock pessimism             -0.320     0.757    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.126     0.883    my_vga/h_cur_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 my_vga/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/scount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.351ns (72.893%)  route 0.131ns (27.107%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.750     0.750    my_vga/clk_vga
    SLICE_X47Y70         FDRE                                         r  my_vga/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.193     0.943 r  my_vga/count_reg[19]/Q
                         net (fo=2, routed)           0.131     1.074    my_vga/count_reg_n_0_[19]
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.062     1.136 r  my_vga/scount[3]_i_7/O
                         net (fo=1, routed)           0.000     1.136    my_vga/scount[3]_i_7_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I1_O)      0.096     1.232 r  my_vga/scount_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.232    my_vga/scount_reg[3]_i_2_n_0
    SLICE_X47Y71         FDRE                                         r  my_vga/scount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.069     1.069    my_vga/clk_vga
    SLICE_X47Y71         FDRE                                         r  my_vga/scount_reg[3]/C
                         clock pessimism             -0.302     0.767    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.142     0.909    my_vga/scount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 my_vga/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/scount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.351ns (71.375%)  route 0.141ns (28.625%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.749     0.749    my_vga/clk_vga
    SLICE_X45Y71         FDRE                                         r  my_vga/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.193     0.942 r  my_vga/count_reg[22]/Q
                         net (fo=2, routed)           0.141     1.083    my_vga/count_reg_n_0_[22]
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.062     1.145 r  my_vga/scount[2]_i_3/O
                         net (fo=1, routed)           0.000     1.145    my_vga/scount[2]_i_3_n_0
    SLICE_X45Y70         MUXF7 (Prop_muxf7_I1_O)      0.096     1.241 r  my_vga/scount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.241    my_vga/scount_reg[2]_i_1_n_0
    SLICE_X45Y70         FDRE                                         r  my_vga/scount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.070     1.070    my_vga/clk_vga
    SLICE_X45Y70         FDRE                                         r  my_vga/scount_reg[2]/C
                         clock pessimism             -0.302     0.768    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.142     0.910    my_vga/scount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 my_vga/s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/s_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.346ns (70.530%)  route 0.145ns (29.470%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.749     0.749    my_vga/clk_vga
    SLICE_X41Y69         FDRE                                         r  my_vga/s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.193     0.942 r  my_vga/s_reg[30]/Q
                         net (fo=2, routed)           0.145     1.087    my_vga/s_reg[30]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.153     1.240 r  my_vga/s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.240    my_vga/s_reg[28]_i_1_n_5
    SLICE_X41Y69         FDRE                                         r  my_vga/s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.069     1.069    my_vga/clk_vga
    SLICE_X41Y69         FDRE                                         r  my_vga/s_reg[30]/C
                         clock pessimism             -0.320     0.749    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.143     0.892    my_vga/s_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 my_vga/s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.346ns (70.530%)  route 0.145ns (29.470%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.750     0.750    my_vga/clk_vga
    SLICE_X41Y68         FDRE                                         r  my_vga/s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.193     0.943 r  my_vga/s_reg[26]/Q
                         net (fo=2, routed)           0.145     1.088    my_vga/s_reg[26]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.153     1.241 r  my_vga/s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.241    my_vga/s_reg[24]_i_1_n_5
    SLICE_X41Y68         FDRE                                         r  my_vga/s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.070     1.070    my_vga/clk_vga
    SLICE_X41Y68         FDRE                                         r  my_vga/s_reg[26]/C
                         clock pessimism             -0.320     0.750    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.143     0.893    my_vga/s_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 my_vga/s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.345ns (70.298%)  route 0.146ns (29.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.752     0.752    my_vga/clk_vga
    SLICE_X41Y66         FDRE                                         r  my_vga/s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.193     0.945 r  my_vga/s_reg[19]/Q
                         net (fo=2, routed)           0.146     1.091    my_vga/s_reg[19]
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.152     1.243 r  my_vga/s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.243    my_vga/s_reg[16]_i_1_n_4
    SLICE_X41Y66         FDRE                                         r  my_vga/s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.072     1.072    my_vga/clk_vga
    SLICE_X41Y66         FDRE                                         r  my_vga/s_reg[19]/C
                         clock pessimism             -0.320     0.752    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.143     0.895    my_vga/s_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 my_vga/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.345ns (70.298%)  route 0.146ns (29.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.753     0.753    my_vga/clk_vga
    SLICE_X41Y64         FDRE                                         r  my_vga/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.193     0.946 r  my_vga/s_reg[11]/Q
                         net (fo=2, routed)           0.146     1.092    my_vga/s_reg[11]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.152     1.244 r  my_vga/s_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.244    my_vga/s_reg[8]_i_1_n_4
    SLICE_X41Y64         FDRE                                         r  my_vga/s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.074     1.074    my_vga/clk_vga
    SLICE_X41Y64         FDRE                                         r  my_vga/s_reg[11]/C
                         clock pessimism             -0.321     0.753    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.143     0.896    my_vga/s_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 my_vga/s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.345ns (70.298%)  route 0.146ns (29.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.753     0.753    my_vga/clk_vga
    SLICE_X41Y65         FDRE                                         r  my_vga/s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.193     0.946 r  my_vga/s_reg[15]/Q
                         net (fo=2, routed)           0.146     1.092    my_vga/s_reg[15]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.152     1.244 r  my_vga/s_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.244    my_vga/s_reg[12]_i_1_n_4
    SLICE_X41Y65         FDRE                                         r  my_vga/s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.073     1.073    my_vga/clk_vga
    SLICE_X41Y65         FDRE                                         r  my_vga/s_reg[15]/C
                         clock pessimism             -0.320     0.753    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.143     0.896    my_vga/s_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 my_vga/s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.345ns (70.298%)  route 0.146ns (29.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         0.750     0.750    my_vga/clk_vga
    SLICE_X41Y68         FDRE                                         r  my_vga/s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.193     0.943 r  my_vga/s_reg[27]/Q
                         net (fo=2, routed)           0.146     1.089    my_vga/s_reg[27]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.152     1.241 r  my_vga/s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.241    my_vga/s_reg[24]_i_1_n_4
    SLICE_X41Y68         FDRE                                         r  my_vga/s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=116, routed)         1.070     1.070    my_vga/clk_vga
    SLICE_X41Y68         FDRE                                         r  my_vga/s_reg[27]/C
                         clock pessimism             -0.320     0.750    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.143     0.893    my_vga/s_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_ip
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.538         15.385      12.847     BUFGCTRL_X0Y1    my_vga/u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y91     my_vga/v_cur_reg[5]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y86     my_vga/v_cur_reg[5]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X53Y91     my_vga/v_cur_reg[5]_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X45Y68     my_vga/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X45Y69     my_vga/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X47Y69     my_vga/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X47Y68     my_vga/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X47Y69     my_vga/count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y68     my_vga/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y69     my_vga/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y69     my_vga/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y68     my_vga/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y69     my_vga/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y69     my_vga/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y69     my_vga/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y69     my_vga/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y70     my_vga/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y70     my_vga/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y91     my_vga/v_cur_reg[5]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y91     my_vga/v_cur_reg[5]_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y72     my_vga/count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y72     my_vga/count_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y80     my_vga/h_cur_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y80     my_vga/h_cur_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y81     my_vga/h_cur_reg[1]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y81     my_vga/h_cur_reg[1]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y80     my_vga/h_cur_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y80     my_vga/h_cur_reg[2]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_ip
  To Clock:  clkfbout_clk_wiz_ip

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_ip
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.538         50.000      47.462     BUFGCTRL_X0Y3    my_vga/u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



