

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'
================================================================
* Date:           Sun Feb  1 18:45:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_20_1_VITIS_LOOP_21_2  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    109|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      61|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      61|    172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_181_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln20_fu_208_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln21_fu_280_p2         |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_fu_175_p2        |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln21_fu_214_p2        |      icmp|   0|  0|  15|           7|           8|
    |select_ln20_1_fu_228_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln20_fu_220_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 109|          57|          40|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_blk_n_R                             |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |i_fu_82                               |   9|          2|    9|         18|
    |indvar_flatten_fu_86                  |   9|          2|   15|         30|
    |j_fu_78                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   49|         98|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |i_fu_82                                    |   9|   0|    9|          0|
    |indvar_flatten_fu_86                       |  15|   0|   15|          0|
    |j_fu_78                                    |   7|   0|    7|          0|
    |trunc_ln23_reg_326                         |  24|   0|   24|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  61|   0|   61|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2|  return value|
|m_axi_A_0_AWVALID   |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREADY   |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWADDR    |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWID      |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLEN     |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWSIZE    |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWBURST   |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLOCK    |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWCACHE   |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWPROT    |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWQOS     |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREGION  |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWUSER    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WVALID    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WREADY    |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WDATA     |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WSTRB     |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WLAST     |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WID       |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WUSER     |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARVALID   |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREADY   |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARADDR    |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARID      |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLEN     |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARSIZE    |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARBURST   |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLOCK    |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARCACHE   |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARPROT    |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARQOS     |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREGION  |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARUSER    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RVALID    |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RREADY    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RDATA     |   in|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RLAST     |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RID       |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RFIFONUM  |   in|    9|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RUSER     |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RRESP     |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BVALID    |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BREADY    |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BRESP     |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BID       |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BUSER     |   in|    1|       m_axi|                                                    A|       pointer|
|sext_ln20           |   in|   62|     ap_none|                                            sext_ln20|        scalar|
|A_1_address0        |  out|   12|   ap_memory|                                                  A_1|         array|
|A_1_ce0             |  out|    1|   ap_memory|                                                  A_1|         array|
|A_1_we0             |  out|    1|   ap_memory|                                                  A_1|         array|
|A_1_d0              |  out|   24|   ap_memory|                                                  A_1|         array|
|A_1_21_address0     |  out|   12|   ap_memory|                                               A_1_21|         array|
|A_1_21_ce0          |  out|    1|   ap_memory|                                               A_1_21|         array|
|A_1_21_we0          |  out|    1|   ap_memory|                                               A_1_21|         array|
|A_1_21_d0           |  out|   24|   ap_memory|                                               A_1_21|         array|
|A_2_address0        |  out|   12|   ap_memory|                                                  A_2|         array|
|A_2_ce0             |  out|    1|   ap_memory|                                                  A_2|         array|
|A_2_we0             |  out|    1|   ap_memory|                                                  A_2|         array|
|A_2_d0              |  out|   24|   ap_memory|                                                  A_2|         array|
|A_3_address0        |  out|   12|   ap_memory|                                                  A_3|         array|
|A_3_ce0             |  out|    1|   ap_memory|                                                  A_3|         array|
|A_3_we0             |  out|    1|   ap_memory|                                                  A_3|         array|
|A_3_d0              |  out|   24|   ap_memory|                                                  A_3|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:21]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:20]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln20_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln20"   --->   Operation 9 'read' 'sext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln20_cast = sext i62 %sext_ln20_read"   --->   Operation 10 'sext' 'sext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln20 = store i9 0, i9 %i" [top.cpp:20]   --->   Operation 13 'store' 'store_ln20' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln21 = store i7 0, i7 %j" [top.cpp:21]   --->   Operation 14 'store' 'store_ln21' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [top.cpp:20]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%icmp_ln20 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [top.cpp:20]   --->   Operation 18 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%add_ln20_1 = add i15 %indvar_flatten_load, i15 1" [top.cpp:20]   --->   Operation 19 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc11, void %VITIS_LOOP_32_4.preheader.exitStub" [top.cpp:20]   --->   Operation 20 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln20 = store i15 %add_ln20_1, i15 %indvar_flatten" [top.cpp:20]   --->   Operation 21 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln20_cast" [top.cpp:20]   --->   Operation 22 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr" [top.cpp:23]   --->   Operation 23 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %A_addr_read" [top.cpp:23]   --->   Operation 24 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:21]   --->   Operation 25 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:20]   --->   Operation 26 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.92ns)   --->   "%add_ln20 = add i9 %i_load, i9 1" [top.cpp:20]   --->   Operation 27 'add' 'add_ln20' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_1_VITIS_LOOP_21_2_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.89ns)   --->   "%icmp_ln21 = icmp_eq  i7 %j_load, i7 64" [top.cpp:21]   --->   Operation 30 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.42ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i7 0, i7 %j_load" [top.cpp:20]   --->   Operation 31 'select' 'select_ln20' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.45ns)   --->   "%select_ln20_1 = select i1 %icmp_ln21, i9 %add_ln20, i9 %i_load" [top.cpp:20]   --->   Operation 32 'select' 'select_ln20_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i9 %select_ln20_1" [top.cpp:21]   --->   Operation 33 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i7 %select_ln20" [top.cpp:21]   --->   Operation 34 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:22]   --->   Operation 35 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln20, i32 2, i32 5" [top.cpp:21]   --->   Operation 36 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_149 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln21, i4 %lshr_ln" [top.cpp:23]   --->   Operation 37 'bitconcatenate' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i12 %tmp_149" [top.cpp:23]   --->   Operation 38 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln23" [top.cpp:23]   --->   Operation 39 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%A_1_addr_45 = getelementptr i24 %A_1_21, i64 0, i64 %zext_ln23" [top.cpp:23]   --->   Operation 40 'getelementptr' 'A_1_addr_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln23" [top.cpp:23]   --->   Operation 41 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln23" [top.cpp:23]   --->   Operation 42 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.62ns)   --->   "%switch_ln23 = switch i2 %trunc_ln21_1, void %arrayidx1010.case.3, i2 0, void %arrayidx1010.case.0, i2 1, void %arrayidx1010.case.1, i2 2, void %arrayidx1010.case.2" [top.cpp:23]   --->   Operation 43 'switch' 'switch_ln23' <Predicate = true> <Delay = 0.62>
ST_3 : Operation 44 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln23 = store i24 %trunc_ln23, i12 %A_2_addr" [top.cpp:23]   --->   Operation 44 'store' 'store_ln23' <Predicate = (trunc_ln21_1 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1010.exit" [top.cpp:23]   --->   Operation 45 'br' 'br_ln23' <Predicate = (trunc_ln21_1 == 2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln23 = store i24 %trunc_ln23, i12 %A_1_addr_45" [top.cpp:23]   --->   Operation 46 'store' 'store_ln23' <Predicate = (trunc_ln21_1 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1010.exit" [top.cpp:23]   --->   Operation 47 'br' 'br_ln23' <Predicate = (trunc_ln21_1 == 1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln23 = store i24 %trunc_ln23, i12 %A_1_addr" [top.cpp:23]   --->   Operation 48 'store' 'store_ln23' <Predicate = (trunc_ln21_1 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1010.exit" [top.cpp:23]   --->   Operation 49 'br' 'br_ln23' <Predicate = (trunc_ln21_1 == 0)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln23 = store i24 %trunc_ln23, i12 %A_3_addr" [top.cpp:23]   --->   Operation 50 'store' 'store_ln23' <Predicate = (trunc_ln21_1 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx1010.exit" [top.cpp:23]   --->   Operation 51 'br' 'br_ln23' <Predicate = (trunc_ln21_1 == 3)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.89ns)   --->   "%add_ln21 = add i7 %select_ln20, i7 1" [top.cpp:21]   --->   Operation 52 'add' 'add_ln21' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln20 = store i9 %select_ln20_1, i9 %i" [top.cpp:20]   --->   Operation 53 'store' 'store_ln20' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln21 = store i7 %add_ln21, i7 %j" [top.cpp:21]   --->   Operation 54 'store' 'store_ln21' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [top.cpp:21]   --->   Operation 55 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_1_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0111]
i                     (alloca           ) [ 0111]
indvar_flatten        (alloca           ) [ 0100]
sext_ln20_read        (read             ) [ 0000]
sext_ln20_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln20            (store            ) [ 0000]
store_ln21            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
icmp_ln20             (icmp             ) [ 0110]
add_ln20_1            (add              ) [ 0000]
br_ln20               (br               ) [ 0000]
store_ln20            (store            ) [ 0000]
A_addr                (getelementptr    ) [ 0000]
A_addr_read           (read             ) [ 0000]
trunc_ln23            (trunc            ) [ 0101]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
add_ln20              (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln21             (icmp             ) [ 0000]
select_ln20           (select           ) [ 0000]
select_ln20_1         (select           ) [ 0000]
trunc_ln21            (trunc            ) [ 0000]
trunc_ln21_1          (trunc            ) [ 0101]
specpipeline_ln22     (specpipeline     ) [ 0000]
lshr_ln               (partselect       ) [ 0000]
tmp_149               (bitconcatenate   ) [ 0000]
zext_ln23             (zext             ) [ 0000]
A_1_addr              (getelementptr    ) [ 0000]
A_1_addr_45           (getelementptr    ) [ 0000]
A_2_addr              (getelementptr    ) [ 0000]
A_3_addr              (getelementptr    ) [ 0000]
switch_ln23           (switch           ) [ 0000]
store_ln23            (store            ) [ 0000]
br_ln23               (br               ) [ 0000]
store_ln23            (store            ) [ 0000]
br_ln23               (br               ) [ 0000]
store_ln23            (store            ) [ 0000]
br_ln23               (br               ) [ 0000]
store_ln23            (store            ) [ 0000]
br_ln23               (br               ) [ 0000]
add_ln21              (add              ) [ 0000]
store_ln20            (store            ) [ 0000]
store_ln21            (store            ) [ 0000]
br_ln21               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln20">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_1_21">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_20_1_VITIS_LOOP_21_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="j_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln20_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="62" slack="0"/>
<pin id="92" dir="0" index="1" bw="62" slack="0"/>
<pin id="93" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln20_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_1_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_1_addr_45_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="24" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_45/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_2_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="A_3_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="24" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="12" slack="0"/>
<pin id="121" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln23_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="24" slack="1"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln23_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="24" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln23_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="1"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln23_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="1"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="A_addr_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_addr_read/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln20_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="62" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_cast/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="15" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln20_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="9" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln21_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln20_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="15" slack="0"/>
<pin id="177" dir="0" index="1" bw="15" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln20_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="15" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln20_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="0"/>
<pin id="189" dir="0" index="1" bw="15" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="A_addr_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="1"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln23_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="j_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="2"/>
<pin id="204" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="2"/>
<pin id="207" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln20_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln21_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="7" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln20_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln20_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="9" slack="0"/>
<pin id="231" dir="0" index="2" bw="9" slack="0"/>
<pin id="232" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln21_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln21_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="lshr_ln_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="0" index="3" bw="4" slack="0"/>
<pin id="249" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_149_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_149/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln23_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="switch_ln23_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="0" index="3" bw="2" slack="0"/>
<pin id="275" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln23/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln21_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln20_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="9" slack="2"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln21_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="2"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/3 "/>
</bind>
</comp>

<comp id="296" class="1005" name="j_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="310" class="1005" name="indvar_flatten_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="15" slack="0"/>
<pin id="312" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="317" class="1005" name="sext_ln20_cast_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20_cast "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln20_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="326" class="1005" name="trunc_ln23_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="1"/>
<pin id="328" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="68" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="103" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="96" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="117" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="90" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="192" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="201"><net_src comp="148" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="202" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="202" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="214" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="208" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="205" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="220" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="220" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="236" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="244" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="276"><net_src comp="240" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="72" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="74" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="284"><net_src comp="220" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="76" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="228" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="280" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="78" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="306"><net_src comp="82" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="313"><net_src comp="86" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="320"><net_src comp="153" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="325"><net_src comp="175" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="198" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: A_1 | {3 }
	Port: A_1_21 | {3 }
	Port: A_2 | {3 }
	Port: A_3 | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 : A | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 : sext_ln20 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln20 : 1
		store_ln21 : 1
		indvar_flatten_load : 1
		icmp_ln20 : 2
		add_ln20_1 : 2
		br_ln20 : 3
		store_ln20 : 3
	State 2
		A_addr_read : 1
		trunc_ln23 : 1
	State 3
		add_ln20 : 1
		icmp_ln21 : 1
		select_ln20 : 2
		select_ln20_1 : 2
		trunc_ln21 : 3
		trunc_ln21_1 : 3
		lshr_ln : 3
		tmp_149 : 4
		zext_ln23 : 5
		A_1_addr : 6
		A_1_addr_45 : 6
		A_2_addr : 6
		A_3_addr : 6
		switch_ln23 : 4
		store_ln23 : 7
		store_ln23 : 7
		store_ln23 : 7
		store_ln23 : 7
		add_ln21 : 3
		store_ln20 : 3
		store_ln21 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln20_1_fu_181     |    0    |    22   |
|    add   |      add_ln20_fu_208      |    0    |    16   |
|          |      add_ln21_fu_280      |    0    |    14   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln20_fu_175     |    0    |    22   |
|          |      icmp_ln21_fu_214     |    0    |    14   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln20_fu_220    |    0    |    7    |
|          |    select_ln20_1_fu_228   |    0    |    8    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln20_read_read_fu_90 |    0    |    0    |
|          |  A_addr_read_read_fu_148  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln20_cast_fu_153   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln23_fu_198     |    0    |    0    |
|   trunc  |     trunc_ln21_fu_236     |    0    |    0    |
|          |    trunc_ln21_1_fu_240    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|       lshr_ln_fu_244      |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       tmp_149_fu_254      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln23_fu_262     |    0    |    0    |
|----------|---------------------------|---------|---------|
|  switch  |     switch_ln23_fu_270    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   103   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_303      |    9   |
|   icmp_ln20_reg_322  |    1   |
|indvar_flatten_reg_310|   15   |
|       j_reg_296      |    7   |
|sext_ln20_cast_reg_317|   64   |
|  trunc_ln23_reg_326  |   24   |
+----------------------+--------+
|         Total        |   120  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   103  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   120  |    -   |
+-----------+--------+--------+
|   Total   |   120  |   103  |
+-----------+--------+--------+
