// Seed: 684648620
module module_0 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    output tri1 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wor id_7,
    output supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    output tri0 id_12,
    output wand id_13,
    input wor id_14,
    output tri0 id_15,
    input supply1 id_16,
    input tri1 id_17,
    input wor id_18,
    input supply1 id_19,
    output wor id_20,
    input tri1 id_21,
    input tri1 id_22,
    output tri id_23,
    output wor id_24,
    output tri id_25#(
        .id_36(-1'h0),
        .id_37((-1)),
        .id_38(1),
        .id_39(1),
        .id_40(-1'h0)
    ),
    output supply1 id_26,
    output wor id_27,
    output uwire id_28,
    input supply1 id_29,
    input wor id_30,
    input tri1 id_31,
    output uwire id_32,
    output tri id_33,
    output supply1 id_34
);
  assign id_24 = id_16;
  logic id_41 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    output wand id_5,
    output wire id_6,
    input tri1 id_7,
    output tri0 id_8,
    output wand id_9,
    input uwire id_10,
    input supply1 id_11,
    input wand id_12,
    output wor id_13,
    input supply0 id_14,
    input tri0 id_15,
    output uwire id_16,
    output tri1 id_17,
    output tri id_18,
    output tri0 id_19,
    output tri1 id_20,
    input supply0 id_21,
    input wand id_22
);
  parameter id_24 = 1'b0;
  assign id_20 = -1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_13,
      id_16,
      id_16,
      id_14,
      id_14,
      id_8,
      id_15,
      id_22,
      id_12,
      id_8,
      id_19,
      id_22,
      id_18,
      id_7,
      id_4,
      id_11,
      id_4,
      id_19,
      id_3,
      id_4,
      id_17,
      id_16,
      id_1,
      id_16,
      id_20,
      id_5,
      id_11,
      id_7,
      id_15,
      id_6,
      id_6,
      id_20
  );
  assign id_9 = id_22 < id_7;
endmodule
