$date
	Mon Aug 18 16:25:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_tb $end
$var wire 1 ! sum $end
$var wire 1 " Cout $end
$var reg 1 # Cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module e1 $end
$var wire 1 # Cin $end
$var wire 1 " Cout $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 ! sum $end
$var wire 1 & s1 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module stage0 $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$scope module stage1 $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$var wire 1 # x $end
$var wire 1 & y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
0%
1$
0#
0"
1!
$end
#10
0!
1"
0&
1(
1%
#20
1!
1#
#30
