
---------- Begin Simulation Statistics ----------
final_tick                               125019607000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 391247                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671184                       # Number of bytes of host memory used
host_op_rate                                   395562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.59                       # Real time elapsed on the host
host_tick_rate                              489135857                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.125020                       # Number of seconds simulated
sim_ticks                                125019607000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.250196                       # CPI: cycles per instruction
system.cpu.discardedOps                        918362                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         7734857                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.799875                       # IPC: instructions per cycle
system.cpu.numCycles                        125019607                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       117284750                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         20049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1562                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       448878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       902435                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            411                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6496419                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5092892                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349095                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4085970                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4080597                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.868501                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  315133                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          674371                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102892                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           571479                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37436                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43395442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43395442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43403892                       # number of overall hits
system.cpu.dcache.overall_hits::total        43403892                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       459456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         459456                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       459753                       # number of overall misses
system.cpu.dcache.overall_misses::total        459753                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14194028999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14194028999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14194028999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14194028999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43854898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43854898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43863645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43863645                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010477                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010477                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010481                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30893.119252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30893.119252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30873.162326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30873.162326                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          292                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       434322                       # number of writebacks
system.cpu.dcache.writebacks::total            434322                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441589                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441589                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12484339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12484339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12503186000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12503186000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010063                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010067                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010067                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28289.977997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28289.977997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28314.079382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28314.079382                       # average overall mshr miss latency
system.cpu.dcache.replacements                 439544                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37350544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37350544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       183304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        183304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5483354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5483354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37533848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37533848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29913.989875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29913.989875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1093                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1093                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       182211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       182211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5081019000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5081019000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27885.358184                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27885.358184                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6044898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6044898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       276152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       276152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8710674999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8710674999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6321050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6321050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31543.045131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31543.045131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17064                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17064                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       259088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       259088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7403320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7403320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28574.538381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28574.538381                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8450                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8450                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          297                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          297                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8747                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8747                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033954                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033954                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          290                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          290                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     18847000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     18847000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 64989.655172                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 64989.655172                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       327000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       327000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       321000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       321000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018072                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018072                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2029.024123                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43845813                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            441592                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.290325                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2029.024123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          919                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          870                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44305569                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44305569                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48700963                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40599565                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6244663                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26342442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26342442                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26342442                       # number of overall hits
system.cpu.icache.overall_hits::total        26342442                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11968                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11968                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11968                       # number of overall misses
system.cpu.icache.overall_misses::total         11968                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    584521000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    584521000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    584521000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    584521000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26354410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26354410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26354410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26354410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000454                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000454                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48840.324198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48840.324198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48840.324198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48840.324198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9331                       # number of writebacks
system.cpu.icache.writebacks::total              9331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        11968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    560585000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    560585000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    560585000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    560585000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000454                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000454                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000454                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000454                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46840.324198                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46840.324198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46840.324198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46840.324198                       # average overall mshr miss latency
system.cpu.icache.replacements                   9331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26342442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26342442                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11968                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11968                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    584521000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    584521000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26354410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26354410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000454                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48840.324198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48840.324198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    560585000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    560585000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000454                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000454                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46840.324198                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46840.324198                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2616.939668                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26354410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11968                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2202.073028                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2616.939668                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.638901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.638901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2637                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2633                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.643799                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26366378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26366378                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 125019607000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 8327                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               425268                       # number of demand (read+write) hits
system.l2.demand_hits::total                   433595                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8327                       # number of overall hits
system.l2.overall_hits::.cpu.data              425268                       # number of overall hits
system.l2.overall_hits::total                  433595                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3641                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16274                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19915                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3641                       # number of overall misses
system.l2.overall_misses::.cpu.data             16274                       # number of overall misses
system.l2.overall_misses::total                 19915                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    348669000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1564665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1913334000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    348669000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1564665000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1913334000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            11968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           441542                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               453510                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           11968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          441542                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              453510                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.304228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.036857                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.304228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.036857                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95761.878605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96145.078039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96075.018830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95761.878605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96145.078039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96075.018830                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   9                       # number of writebacks
system.l2.writebacks::total                         9                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19907                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19907                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    275788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1238756000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1514544000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    275788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1238756000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1514544000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.304144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.036841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043895                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.304144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.036841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043895                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75765.934066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76151.472306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76080.976541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75765.934066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76151.472306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76080.976541                       # average overall mshr miss latency
system.l2.replacements                            522                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       434322                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           434322                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       434322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       434322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8834                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8834                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8834                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            244507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                244507                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           14548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14548                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1394893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1394893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        259055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            259055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.056158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.056158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95882.114380                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95882.114380                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        14548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1103933000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1103933000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.056158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.056158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75882.114380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75882.114380                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    348669000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    348669000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        11968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          11968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.304228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.304228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95761.878605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95761.878605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    275788000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    275788000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.304144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.304144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75765.934066                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75765.934066                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        180761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            180761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1726                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1726                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    169772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    169772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       182487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98361.529548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98361.529548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    134823000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    134823000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78431.064572                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78431.064572                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            35                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                35                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           50                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            50                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.300000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.300000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       435000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       435000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 18578.503085                       # Cycle average of tags in use
system.l2.tags.total_refs                      900834                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.034945                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      84.838080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3206.912604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15286.752401                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.097867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.466515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.566971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19446                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19443                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.593445                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1821749                       # Number of tag accesses
system.l2.tags.data_accesses                  1821749                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               71913                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19907                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19907                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 19907                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  318512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  118107588000                       # Total gap between requests
system.mem_ctrls.avgGap                    5930286.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       260240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 465846.929114086844                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2081593.489571599755                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3640                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        16267                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks            9                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     89077000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    404521500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24471.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24867.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       260272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        318512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          144                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          144                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3640                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        16267                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          19907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            9                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             9                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       465847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2081849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2547696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       465847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       465847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         1152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            1152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         1152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       465847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2081849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2548848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                19905                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               120379750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              99525000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          493598500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6047.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24797.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               17246                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   479.097405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   327.463794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   351.714713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          433     16.28%     16.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          504     18.95%     35.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          196      7.37%     42.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          441     16.59%     59.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          141      5.30%     64.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          117      4.40%     68.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          270     10.15%     79.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           58      2.18%     81.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          499     18.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1273920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               10.189762                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        10167360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5404080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       69722100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9868659840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3723136260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  44872256640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58549346280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.321311                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 116622402000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4174560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4222645000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8817900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4686825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       72399600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9868659840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3424487040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  45123750720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58502801925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.949015                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 117278442000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4174560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3566605000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5359                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              118                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14548                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5359                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        39956                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  39956                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       318656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  318656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19922                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            20058000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45520500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            194455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       434331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5735                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           259055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          259055                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         11968                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182487                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           50                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33267                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1322728                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1355995                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       340784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14013824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14354608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             522                       # Total snoops (count)
system.tol2bus.snoopTraffic                       144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           454082                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004360                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066023                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 452106     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1972      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             454082                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 125019607000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1346088000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23937998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         883140993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
