line_bram_1.v,verilog,xil_defaultlib,../../../../project_3.gen/sources_1/ip/line_bram_1/sim/line_bram_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
