|frequency_divider
clk_50mhz => clk_1hz~reg0.CLK
clk_50mhz => cnt4[0].CLK
clk_50mhz => cnt4[1].CLK
clk_50mhz => cnt4[2].CLK
clk_50mhz => cnt4[3].CLK
clk_50mhz => cnt4[4].CLK
clk_50mhz => cnt4[5].CLK
clk_50mhz => cnt4[6].CLK
clk_50mhz => cnt4[7].CLK
clk_50mhz => cnt4[8].CLK
clk_50mhz => cnt4[9].CLK
clk_50mhz => cnt4[10].CLK
clk_50mhz => cnt4[11].CLK
clk_50mhz => cnt4[12].CLK
clk_50mhz => cnt4[13].CLK
clk_50mhz => cnt4[14].CLK
clk_50mhz => cnt4[15].CLK
clk_50mhz => cnt4[16].CLK
clk_50mhz => cnt4[17].CLK
clk_50mhz => cnt4[18].CLK
clk_50mhz => cnt4[19].CLK
clk_50mhz => cnt4[20].CLK
clk_50mhz => cnt4[21].CLK
clk_50mhz => cnt4[22].CLK
clk_50mhz => cnt4[23].CLK
clk_50mhz => cnt4[24].CLK
clk_50mhz => cnt4[25].CLK
clk_50mhz => cnt4[26].CLK
clk_50mhz => cnt4[27].CLK
clk_50mhz => cnt4[28].CLK
clk_50mhz => cnt4[29].CLK
clk_50mhz => cnt4[30].CLK
clk_50mhz => cnt4[31].CLK
clk_50mhz => clk_10hz~reg0.CLK
clk_50mhz => cnt3[0].CLK
clk_50mhz => cnt3[1].CLK
clk_50mhz => cnt3[2].CLK
clk_50mhz => cnt3[3].CLK
clk_50mhz => cnt3[4].CLK
clk_50mhz => cnt3[5].CLK
clk_50mhz => cnt3[6].CLK
clk_50mhz => cnt3[7].CLK
clk_50mhz => cnt3[8].CLK
clk_50mhz => cnt3[9].CLK
clk_50mhz => cnt3[10].CLK
clk_50mhz => cnt3[11].CLK
clk_50mhz => cnt3[12].CLK
clk_50mhz => cnt3[13].CLK
clk_50mhz => cnt3[14].CLK
clk_50mhz => cnt3[15].CLK
clk_50mhz => cnt3[16].CLK
clk_50mhz => cnt3[17].CLK
clk_50mhz => cnt3[18].CLK
clk_50mhz => cnt3[19].CLK
clk_50mhz => cnt3[20].CLK
clk_50mhz => cnt3[21].CLK
clk_50mhz => cnt3[22].CLK
clk_50mhz => cnt3[23].CLK
clk_50mhz => cnt3[24].CLK
clk_50mhz => cnt3[25].CLK
clk_50mhz => cnt3[26].CLK
clk_50mhz => cnt3[27].CLK
clk_50mhz => cnt3[28].CLK
clk_50mhz => cnt3[29].CLK
clk_50mhz => cnt3[30].CLK
clk_50mhz => cnt3[31].CLK
clk_50mhz => clk_100hz~reg0.CLK
clk_50mhz => cnt2[0].CLK
clk_50mhz => cnt2[1].CLK
clk_50mhz => cnt2[2].CLK
clk_50mhz => cnt2[3].CLK
clk_50mhz => cnt2[4].CLK
clk_50mhz => cnt2[5].CLK
clk_50mhz => cnt2[6].CLK
clk_50mhz => cnt2[7].CLK
clk_50mhz => cnt2[8].CLK
clk_50mhz => cnt2[9].CLK
clk_50mhz => cnt2[10].CLK
clk_50mhz => cnt2[11].CLK
clk_50mhz => cnt2[12].CLK
clk_50mhz => cnt2[13].CLK
clk_50mhz => cnt2[14].CLK
clk_50mhz => cnt2[15].CLK
clk_50mhz => cnt2[16].CLK
clk_50mhz => cnt2[17].CLK
clk_50mhz => cnt2[18].CLK
clk_50mhz => cnt2[19].CLK
clk_50mhz => cnt2[20].CLK
clk_50mhz => cnt2[21].CLK
clk_50mhz => cnt2[22].CLK
clk_50mhz => cnt2[23].CLK
clk_50mhz => cnt2[24].CLK
clk_50mhz => cnt2[25].CLK
clk_50mhz => cnt2[26].CLK
clk_50mhz => cnt2[27].CLK
clk_50mhz => cnt2[28].CLK
clk_50mhz => cnt2[29].CLK
clk_50mhz => cnt2[30].CLK
clk_50mhz => cnt2[31].CLK
clk_50mhz => clk_1khz~reg0.CLK
clk_50mhz => cnt1[0].CLK
clk_50mhz => cnt1[1].CLK
clk_50mhz => cnt1[2].CLK
clk_50mhz => cnt1[3].CLK
clk_50mhz => cnt1[4].CLK
clk_50mhz => cnt1[5].CLK
clk_50mhz => cnt1[6].CLK
clk_50mhz => cnt1[7].CLK
clk_50mhz => cnt1[8].CLK
clk_50mhz => cnt1[9].CLK
clk_50mhz => cnt1[10].CLK
clk_50mhz => cnt1[11].CLK
clk_50mhz => cnt1[12].CLK
clk_50mhz => cnt1[13].CLK
clk_50mhz => cnt1[14].CLK
clk_50mhz => cnt1[15].CLK
clk_50mhz => cnt1[16].CLK
clk_50mhz => cnt1[17].CLK
clk_50mhz => cnt1[18].CLK
clk_50mhz => cnt1[19].CLK
clk_50mhz => cnt1[20].CLK
clk_50mhz => cnt1[21].CLK
clk_50mhz => cnt1[22].CLK
clk_50mhz => cnt1[23].CLK
clk_50mhz => cnt1[24].CLK
clk_50mhz => cnt1[25].CLK
clk_50mhz => cnt1[26].CLK
clk_50mhz => cnt1[27].CLK
clk_50mhz => cnt1[28].CLK
clk_50mhz => cnt1[29].CLK
clk_50mhz => cnt1[30].CLK
clk_50mhz => cnt1[31].CLK
rst => cnt1~32.OUTPUTSELECT
rst => cnt1~33.OUTPUTSELECT
rst => cnt1~34.OUTPUTSELECT
rst => cnt1~35.OUTPUTSELECT
rst => cnt1~36.OUTPUTSELECT
rst => cnt1~37.OUTPUTSELECT
rst => cnt1~38.OUTPUTSELECT
rst => cnt1~39.OUTPUTSELECT
rst => cnt1~40.OUTPUTSELECT
rst => cnt1~41.OUTPUTSELECT
rst => cnt1~42.OUTPUTSELECT
rst => cnt1~43.OUTPUTSELECT
rst => cnt1~44.OUTPUTSELECT
rst => cnt1~45.OUTPUTSELECT
rst => cnt1~46.OUTPUTSELECT
rst => cnt1~47.OUTPUTSELECT
rst => cnt1~48.OUTPUTSELECT
rst => cnt1~49.OUTPUTSELECT
rst => cnt1~50.OUTPUTSELECT
rst => cnt1~51.OUTPUTSELECT
rst => cnt1~52.OUTPUTSELECT
rst => cnt1~53.OUTPUTSELECT
rst => cnt1~54.OUTPUTSELECT
rst => cnt1~55.OUTPUTSELECT
rst => cnt1~56.OUTPUTSELECT
rst => cnt1~57.OUTPUTSELECT
rst => cnt1~58.OUTPUTSELECT
rst => cnt1~59.OUTPUTSELECT
rst => cnt1~60.OUTPUTSELECT
rst => cnt1~61.OUTPUTSELECT
rst => cnt1~62.OUTPUTSELECT
rst => cnt1~63.OUTPUTSELECT
rst => clk_1khz~1.OUTPUTSELECT
rst => cnt2~32.OUTPUTSELECT
rst => cnt2~33.OUTPUTSELECT
rst => cnt2~34.OUTPUTSELECT
rst => cnt2~35.OUTPUTSELECT
rst => cnt2~36.OUTPUTSELECT
rst => cnt2~37.OUTPUTSELECT
rst => cnt2~38.OUTPUTSELECT
rst => cnt2~39.OUTPUTSELECT
rst => cnt2~40.OUTPUTSELECT
rst => cnt2~41.OUTPUTSELECT
rst => cnt2~42.OUTPUTSELECT
rst => cnt2~43.OUTPUTSELECT
rst => cnt2~44.OUTPUTSELECT
rst => cnt2~45.OUTPUTSELECT
rst => cnt2~46.OUTPUTSELECT
rst => cnt2~47.OUTPUTSELECT
rst => cnt2~48.OUTPUTSELECT
rst => cnt2~49.OUTPUTSELECT
rst => cnt2~50.OUTPUTSELECT
rst => cnt2~51.OUTPUTSELECT
rst => cnt2~52.OUTPUTSELECT
rst => cnt2~53.OUTPUTSELECT
rst => cnt2~54.OUTPUTSELECT
rst => cnt2~55.OUTPUTSELECT
rst => cnt2~56.OUTPUTSELECT
rst => cnt2~57.OUTPUTSELECT
rst => cnt2~58.OUTPUTSELECT
rst => cnt2~59.OUTPUTSELECT
rst => cnt2~60.OUTPUTSELECT
rst => cnt2~61.OUTPUTSELECT
rst => cnt2~62.OUTPUTSELECT
rst => cnt2~63.OUTPUTSELECT
rst => clk_100hz~1.OUTPUTSELECT
rst => cnt3~32.OUTPUTSELECT
rst => cnt3~33.OUTPUTSELECT
rst => cnt3~34.OUTPUTSELECT
rst => cnt3~35.OUTPUTSELECT
rst => cnt3~36.OUTPUTSELECT
rst => cnt3~37.OUTPUTSELECT
rst => cnt3~38.OUTPUTSELECT
rst => cnt3~39.OUTPUTSELECT
rst => cnt3~40.OUTPUTSELECT
rst => cnt3~41.OUTPUTSELECT
rst => cnt3~42.OUTPUTSELECT
rst => cnt3~43.OUTPUTSELECT
rst => cnt3~44.OUTPUTSELECT
rst => cnt3~45.OUTPUTSELECT
rst => cnt3~46.OUTPUTSELECT
rst => cnt3~47.OUTPUTSELECT
rst => cnt3~48.OUTPUTSELECT
rst => cnt3~49.OUTPUTSELECT
rst => cnt3~50.OUTPUTSELECT
rst => cnt3~51.OUTPUTSELECT
rst => cnt3~52.OUTPUTSELECT
rst => cnt3~53.OUTPUTSELECT
rst => cnt3~54.OUTPUTSELECT
rst => cnt3~55.OUTPUTSELECT
rst => cnt3~56.OUTPUTSELECT
rst => cnt3~57.OUTPUTSELECT
rst => cnt3~58.OUTPUTSELECT
rst => cnt3~59.OUTPUTSELECT
rst => cnt3~60.OUTPUTSELECT
rst => cnt3~61.OUTPUTSELECT
rst => cnt3~62.OUTPUTSELECT
rst => cnt3~63.OUTPUTSELECT
rst => clk_10hz~1.OUTPUTSELECT
rst => cnt4~32.OUTPUTSELECT
rst => cnt4~33.OUTPUTSELECT
rst => cnt4~34.OUTPUTSELECT
rst => cnt4~35.OUTPUTSELECT
rst => cnt4~36.OUTPUTSELECT
rst => cnt4~37.OUTPUTSELECT
rst => cnt4~38.OUTPUTSELECT
rst => cnt4~39.OUTPUTSELECT
rst => cnt4~40.OUTPUTSELECT
rst => cnt4~41.OUTPUTSELECT
rst => cnt4~42.OUTPUTSELECT
rst => cnt4~43.OUTPUTSELECT
rst => cnt4~44.OUTPUTSELECT
rst => cnt4~45.OUTPUTSELECT
rst => cnt4~46.OUTPUTSELECT
rst => cnt4~47.OUTPUTSELECT
rst => cnt4~48.OUTPUTSELECT
rst => cnt4~49.OUTPUTSELECT
rst => cnt4~50.OUTPUTSELECT
rst => cnt4~51.OUTPUTSELECT
rst => cnt4~52.OUTPUTSELECT
rst => cnt4~53.OUTPUTSELECT
rst => cnt4~54.OUTPUTSELECT
rst => cnt4~55.OUTPUTSELECT
rst => cnt4~56.OUTPUTSELECT
rst => cnt4~57.OUTPUTSELECT
rst => cnt4~58.OUTPUTSELECT
rst => cnt4~59.OUTPUTSELECT
rst => cnt4~60.OUTPUTSELECT
rst => cnt4~61.OUTPUTSELECT
rst => cnt4~62.OUTPUTSELECT
rst => cnt4~63.OUTPUTSELECT
rst => clk_1hz~1.OUTPUTSELECT
clk_1khz <= clk_1khz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_100hz <= clk_100hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_10hz <= clk_10hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_1hz <= clk_1hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


