// Seed: 1817505377
module module_0 (
    input  tri1  id_0,
    output tri   id_1,
    output uwire id_2,
    output wor   id_3
);
  logic id_5;
  ;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd26,
    parameter id_7  = 32'd67,
    parameter id_9  = 32'd47
) (
    output uwire id_0
    , id_4,
    input  tri   id_1,
    input  wand  id_2
);
  assign id_4 = 1;
  struct packed {
    logic id_5  = 1;
    logic id_6;
  } _id_7 = 'd0;
  wire id_8, _id_9, id_10, id_11, _id_12, id_13;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0
  );
  logic id_14;
  ;
  wire [1 'd0 : id_9] id_15;
  wire [-1 : -1  *  -1] id_16, id_17;
  final id_14 = 1;
  assign id_7.id_6 = id_7;
  wire [1 'b0 : id_7  &  id_12] id_18, id_19, id_20, id_21;
endmodule
