Test case 72

Optimisations:
  Iverilog: 
  Verilator: -fno-const-bit-op-tree -O3
  CXXRTL: -O4
  CXXSLG: -O4
  Xcelium: 
  CXXRTL_Yosys: -O1
  Iverilog_SV2V: 

Inputs:
  inj_in_false_d_1755301683159_692 = 0
  inj_level1_en_1755301683149_533 = 0
  rst = 0
  inj_a_1755301683265_754 = 0
  inj_in_port_1755301683145_593 = 0
  inj_in_true_d_1755301683159_497 = 0
  inj_level2_en_1755301683149_657 = 0
  bus_in = cf5738df
  clk = 0
  inj_b_1755301683265_298 = 0
  inj_data_value_1755301683149_555 = 0

Mismatched outputs:
  bus_out:
    Verilator=11011111000000000101011111001111
    Iverilog=11011111001110000101011111001111
    Iverilog_SV2V=11011111001110000101011111001111
    CXXRTL=11011111001110000101011111001111
    CXXRTL_Yosys=11011111001110000101011111001111
    CXXSLG=11011111001110000101011111001111
    Xcelium=11011111001110000101011111001111
