Analysis & Synthesis report for can
Sun Jun 19 18:14:19 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 19 18:14:19 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; can                                             ;
; Top-level Entity Name              ; datapath3                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 110                                             ;
;     Total combinational functions  ; 102                                             ;
;     Dedicated logic registers      ; 24                                              ;
; Total registers                    ; 24                                              ;
; Total pins                         ; 31                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; datapath3          ; can                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------+---------+
; FULL_ADDER.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/FULL_ADDER.bdf   ;         ;
; Reg.bdf                          ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/Reg.bdf          ;         ;
; Shifter3bit.bdf                  ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/Shifter3bit.bdf  ;         ;
; Shifter1bit.bdf                  ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/Shifter1bit.bdf  ;         ;
; MaxAbs.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/MaxAbs.bdf       ;         ;
; AddSub.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/AddSub.bdf       ;         ;
; AbsMinSubAdd.bdf                 ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/AbsMinSubAdd.bdf ;         ;
; MUX2TO1.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/MUX2TO1.bdf      ;         ;
; SHIFT1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/SHIFT1.bdf       ;         ;
; SHIFT3.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/SHIFT3.bdf       ;         ;
; SUB_8BIT.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/SUB_8BIT.bdf     ;         ;
; MUX2TO1_8BIT.bdf                 ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/MUX2TO1_8BIT.bdf ;         ;
; datapath3.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/Quartus/BAOCAOCK/tinhcan/datapath3.bdf    ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 110   ;
;                                             ;       ;
; Total combinational functions               ; 102   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 77    ;
;     -- 3 input functions                    ; 19    ;
;     -- <=2 input functions                  ; 6     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 102   ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 24    ;
;     -- Dedicated logic registers            ; 24    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 31    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 24    ;
; Total fan-out                               ; 459   ;
; Average fan-out                             ; 2.92  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------+--------------+
; |datapath3                  ; 102 (62)          ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 31   ; 0            ; |datapath3                                                   ; work         ;
;    |AbsMinSubAdd:inst21|    ; 26 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21                               ; work         ;
;       |AddSub:inst7|        ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7                  ; work         ;
;          |FULL_ADDER:inst1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst1 ; work         ;
;          |FULL_ADDER:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst2 ; work         ;
;          |FULL_ADDER:inst3| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst3 ; work         ;
;          |FULL_ADDER:inst4| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst4 ; work         ;
;          |FULL_ADDER:inst5| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst5 ; work         ;
;          |FULL_ADDER:inst6| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst6 ; work         ;
;          |FULL_ADDER:inst9| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst9 ; work         ;
;          |FULL_ADDER:inst|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|AbsMinSubAdd:inst21|AddSub:inst7|FULL_ADDER:inst  ; work         ;
;    |MaxAbs:inst35|          ; 14 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|MaxAbs:inst35                                     ; work         ;
;       |SUB_8BIT:inst|       ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst                       ; work         ;
;          |FULL_ADDER:inst1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst1      ; work         ;
;          |FULL_ADDER:inst2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst2      ; work         ;
;          |FULL_ADDER:inst3| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst3      ; work         ;
;          |FULL_ADDER:inst4| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst4      ; work         ;
;          |FULL_ADDER:inst5| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst5      ; work         ;
;          |FULL_ADDER:inst6| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst6      ; work         ;
;          |FULL_ADDER:inst9| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst9      ; work         ;
;    |Reg:inst3|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|Reg:inst3                                         ; work         ;
;    |Reg:inst4|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|Reg:inst4                                         ; work         ;
;    |Reg:inst5|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath3|Reg:inst5                                         ; work         ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 24    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |datapath3|MaxAbs:inst35|MUX2TO1_8BIT:inst10|MUX2TO1:inst1|inst       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |datapath3|AbsMinSubAdd:inst21|MUX2TO1_8BIT:inst10|MUX2TO1:inst6|inst ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |datapath3|Bus2[6]                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 19 18:14:17 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off can -c can
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.bdf
    Info (12023): Found entity 1: FULL_ADDER
Info (12021): Found 1 design units, including 1 entities, in source file adder.bdf
    Info (12023): Found entity 1: ADDER
Info (12021): Found 1 design units, including 1 entities, in source file add.bdf
    Info (12023): Found entity 1: ADD
Info (12021): Found 1 design units, including 1 entities, in source file can.bdf
    Info (12023): Found entity 1: can
Info (12021): Found 1 design units, including 1 entities, in source file reg.bdf
    Info (12023): Found entity 1: Reg
Info (12021): Found 1 design units, including 1 entities, in source file add4bit.bdf
    Info (12023): Found entity 1: Add4bit
Info (12021): Found 1 design units, including 1 entities, in source file sub4bit.bdf
    Info (12023): Found entity 1: Sub4bit
Info (12021): Found 1 design units, including 1 entities, in source file abs.bdf
    Info (12023): Found entity 1: Abs
Info (12021): Found 1 design units, including 1 entities, in source file shifter3bit.bdf
    Info (12023): Found entity 1: Shifter3bit
Info (12021): Found 1 design units, including 1 entities, in source file shifter1bit.bdf
    Info (12023): Found entity 1: Shifter1bit
Info (12021): Found 1 design units, including 1 entities, in source file selecter.bdf
    Info (12023): Found entity 1: Selecter
Info (12021): Found 1 design units, including 1 entities, in source file rslea.bdf
    Info (12023): Found entity 1: RSLEA
Info (12021): Found 1 design units, including 1 entities, in source file ragbtgpa.bdf
    Info (12023): Found entity 1: RAGBTGPA
Info (12021): Found 1 design units, including 1 entities, in source file maxabs.bdf
    Info (12023): Found entity 1: MaxAbs
Info (12021): Found 1 design units, including 1 entities, in source file addsub.bdf
    Info (12023): Found entity 1: AddSub
Info (12021): Found 1 design units, including 1 entities, in source file absminsubadd.bdf
    Info (12023): Found entity 1: AbsMinSubAdd
Info (12021): Found 1 design units, including 1 entities, in source file sradgbpp.bdf
    Info (12023): Found entity 1: SRADGBPP
Info (12021): Found 1 design units, including 1 entities, in source file cmisrad.bdf
    Info (12023): Found entity 1: CMISRAD
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.bdf
    Info (12023): Found entity 1: MUX2TO1
Info (12021): Found 1 design units, including 1 entities, in source file shift1.bdf
    Info (12023): Found entity 1: SHIFT1
Info (12021): Found 1 design units, including 1 entities, in source file shift3.bdf
    Info (12023): Found entity 1: SHIFT3
Info (12021): Found 1 design units, including 1 entities, in source file add_8bit.bdf
    Info (12023): Found entity 1: ADD_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file sub_8bit.bdf
    Info (12023): Found entity 1: SUB_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_8bit.bdf
    Info (12023): Found entity 1: MUX2TO1_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file max_8bit.bdf
    Info (12023): Found entity 1: MAX_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file min_8bit.bdf
    Info (12023): Found entity 1: MIN_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_3bit.bdf
    Info (12023): Found entity 1: MUX2TO1_3BIT
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_4bit.bdf
    Info (12023): Found entity 1: MUX2TO1_4BIT
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_8bit.bdf
    Info (12023): Found entity 1: MUX4TO1_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file mux8to1_8bit.bdf
    Info (12023): Found entity 1: MUX8TO1_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file sub_7bit.bdf
    Info (12023): Found entity 1: SUB_7BIT
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_7bit.bdf
    Info (12023): Found entity 1: MUX2TO1_7BIT
Info (12021): Found 1 design units, including 1 entities, in source file and_8bit.bdf
    Info (12023): Found entity 1: AND_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file datapath0.bdf
    Info (12023): Found entity 1: datapath0
Info (12021): Found 1 design units, including 1 entities, in source file datapath1.bdf
    Info (12023): Found entity 1: datapath1
Info (12021): Found 1 design units, including 1 entities, in source file datapath2.bdf
    Info (12023): Found entity 1: datapath2
Info (12021): Found 1 design units, including 1 entities, in source file datapath3.bdf
    Info (12023): Found entity 1: datapath3
Info (12021): Found 1 design units, including 1 entities, in source file d1.bdf
    Info (12023): Found entity 1: D1
Info (12021): Found 1 design units, including 1 entities, in source file d2.bdf
    Info (12023): Found entity 1: D2
Info (12021): Found 1 design units, including 1 entities, in source file d0.bdf
    Info (12023): Found entity 1: D0
Info (12021): Found 1 design units, including 1 entities, in source file d.bdf
    Info (12023): Found entity 1: D
Info (12021): Found 1 design units, including 1 entities, in source file fsm.bdf
    Info (12023): Found entity 1: FSM
Info (12021): Found 1 design units, including 1 entities, in source file load_c0.bdf
    Info (12023): Found entity 1: LOAD_C0
Info (12021): Found 1 design units, including 1 entities, in source file s0_c0.bdf
    Info (12023): Found entity 1: S0_C0
Info (12021): Found 1 design units, including 1 entities, in source file s1_c0.bdf
    Info (12023): Found entity 1: S1_C0
Info (12021): Found 1 design units, including 1 entities, in source file s2_c0.bdf
    Info (12023): Found entity 1: S2_C0
Info (12021): Found 1 design units, including 1 entities, in source file controller0.bdf
    Info (12023): Found entity 1: Controller0
Info (12021): Found 1 design units, including 1 entities, in source file rsle.bdf
    Info (12023): Found entity 1: RSLE
Info (12021): Found 1 design units, including 1 entities, in source file load_c1.bdf
    Info (12023): Found entity 1: LOAD_C1
Info (12021): Found 1 design units, including 1 entities, in source file s0_c1.bdf
    Info (12023): Found entity 1: S0_C1
Info (12021): Found 1 design units, including 1 entities, in source file s1_c1.bdf
    Info (12023): Found entity 1: S1_C1
Info (12021): Found 1 design units, including 1 entities, in source file controller1.bdf
    Info (12023): Found entity 1: controller1
Info (12021): Found 1 design units, including 1 entities, in source file rscg.bdf
    Info (12023): Found entity 1: RSCG
Info (12021): Found 1 design units, including 1 entities, in source file load_c2.bdf
    Info (12023): Found entity 1: LOAD_C2
Info (12021): Found 1 design units, including 1 entities, in source file c_c2.bdf
    Info (12023): Found entity 1: C_C2
Info (12021): Found 1 design units, including 1 entities, in source file s_c2.bdf
    Info (12023): Found entity 1: S_C2
Info (12021): Found 1 design units, including 1 entities, in source file controller2.bdf
    Info (12023): Found entity 1: controller2
Info (12021): Found 1 design units, including 1 entities, in source file fus.bdf
    Info (12023): Found entity 1: FUS
Info (12021): Found 1 design units, including 1 entities, in source file load_c3.bdf
    Info (12023): Found entity 1: LOAD_C3
Info (12021): Found 1 design units, including 1 entities, in source file c_c3.bdf
    Info (12023): Found entity 1: C_C3
Info (12021): Found 1 design units, including 1 entities, in source file b0_c3.bdf
    Info (12023): Found entity 1: B0_C3
Info (12021): Found 1 design units, including 1 entities, in source file b23_c3.bdf
    Info (12023): Found entity 1: B23_C3
Info (12021): Found 1 design units, including 1 entities, in source file controller3.bdf
    Info (12023): Found entity 1: Controller3
Info (12021): Found 1 design units, including 1 entities, in source file bs.bdf
    Info (12023): Found entity 1: BS
Info (12127): Elaborating entity "datapath3" for the top level hierarchy
Warning (275002): No superset bus at connection
Warning (275009): Pin "InputB" not connected
Info (12128): Elaborating entity "Reg" for hierarchy "Reg:inst3"
Info (12128): Elaborating entity "MUX2TO1" for hierarchy "Reg:inst3|MUX2TO1:inst4"
Info (12128): Elaborating entity "MaxAbs" for hierarchy "MaxAbs:inst35"
Info (12128): Elaborating entity "MUX2TO1_8BIT" for hierarchy "MaxAbs:inst35|MUX2TO1_8BIT:inst10"
Info (12128): Elaborating entity "SUB_8BIT" for hierarchy "MaxAbs:inst35|SUB_8BIT:inst"
Info (12128): Elaborating entity "FULL_ADDER" for hierarchy "MaxAbs:inst35|SUB_8BIT:inst|FULL_ADDER:inst"
Info (12128): Elaborating entity "AbsMinSubAdd" for hierarchy "AbsMinSubAdd:inst21"
Info (12128): Elaborating entity "AddSub" for hierarchy "AbsMinSubAdd:inst21|AddSub:inst7"
Info (12128): Elaborating entity "SHIFT3" for hierarchy "SHIFT3:inst33"
Info (12128): Elaborating entity "Shifter3bit" for hierarchy "SHIFT3:inst33|Shifter3bit:inst"
Info (12128): Elaborating entity "SHIFT1" for hierarchy "SHIFT1:inst34"
Info (12128): Elaborating entity "Shifter1bit" for hierarchy "SHIFT1:inst34|Shifter1bit:inst"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "Bus0[2]" into a selector
    Warning (13048): Converted tri-state node "Bus0[1]" into a selector
    Warning (13048): Converted tri-state node "Bus0[0]" into a selector
    Warning (13048): Converted tri-state node "Bus2[7]" into a selector
    Warning (13048): Converted tri-state node "Bus2[6]" into a selector
    Warning (13048): Converted tri-state node "Bus2[5]" into a selector
    Warning (13048): Converted tri-state node "Bus2[4]" into a selector
    Warning (13048): Converted tri-state node "Bus2[3]" into a selector
    Warning (13048): Converted tri-state node "Bus2[2]" into a selector
    Warning (13048): Converted tri-state node "Bus2[1]" into a selector
    Warning (13048): Converted tri-state node "Bus2[0]" into a selector
    Warning (13048): Converted tri-state node "Bus3[7]" into a selector
    Warning (13048): Converted tri-state node "Bus3[6]" into a selector
    Warning (13048): Converted tri-state node "Bus3[5]" into a selector
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "inst8[4]" to the node "Reg:inst4|inst12" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst8[3]" to the node "Reg:inst4|inst3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst8[2]" to the node "Reg:inst4|inst2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst8[1]" to the node "Reg:inst4|inst1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst8[0]" to the node "Reg:inst4|inst" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst13[7]" to the node "AbsMinSubAdd:inst21|inst9[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst13[6]" to the node "AbsMinSubAdd:inst21|inst9[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst13[5]" to the node "AbsMinSubAdd:inst21|inst9[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst13[4]" to the node "AbsMinSubAdd:inst21|inst9[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst13[3]" to the node "AbsMinSubAdd:inst21|inst9[3]" into an OR gate
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "InputB[4]"
    Warning (15610): No output dependent on input pin "InputB[3]"
    Warning (15610): No output dependent on input pin "InputB[2]"
    Warning (15610): No output dependent on input pin "InputB[1]"
    Warning (15610): No output dependent on input pin "InputB[0]"
Info (21057): Implemented 149 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 118 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4594 megabytes
    Info: Processing ended: Sun Jun 19 18:14:19 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


