- spiregs.v, bus cycle running at 7.16Mhz (should be 3.58MHz)
