synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sun Nov 26 14:28:27 2023


Command Line:  synthesis -f lab5_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = piano.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Lattice Diamond/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p D:/Lattice Diamond/Project/EXP/lab5/impl1 (searchpath added)
-p D:/Lattice Diamond/Project/EXP/lab5 (searchpath added)
VHDL library = work
VHDL design file = D:/Lattice Diamond/Project/EXP/lab5/impl1/source/freq_div.vhd
VHDL design file = D:/Lattice Diamond/Project/EXP/lab5/impl1/source/lab5.vhd
VHDL design file = D:/Lattice Diamond/Project/EXP/lab5/impl1/source/songs.vhd
NGD file = lab5_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Lattice Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/Lattice Diamond/Project/EXP/lab5/impl1". VHDL-1504
Analyzing VHDL file d:/lattice diamond/project/exp/lab5/impl1/source/freq_div.vhd. VHDL-1481
INFO - synthesis: d:/lattice diamond/project/exp/lab5/impl1/source/freq_div.vhd(4): analyzing entity freqdivider. VHDL-1012
INFO - synthesis: d:/lattice diamond/project/exp/lab5/impl1/source/freq_div.vhd(13): analyzing architecture freqdivider_arch. VHDL-1010
unit piano is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/lattice diamond/project/exp/lab5/impl1/source/lab5.vhd. VHDL-1481
INFO - synthesis: d:/lattice diamond/project/exp/lab5/impl1/source/lab5.vhd(4): analyzing entity piano. VHDL-1012
INFO - synthesis: d:/lattice diamond/project/exp/lab5/impl1/source/lab5.vhd(15): analyzing architecture piano_arch. VHDL-1010
unit piano is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/lattice diamond/project/exp/lab5/impl1/source/songs.vhd. VHDL-1481
INFO - synthesis: d:/lattice diamond/project/exp/lab5/impl1/source/songs.vhd(4): analyzing entity song. VHDL-1012
INFO - synthesis: d:/lattice diamond/project/exp/lab5/impl1/source/songs.vhd(13): analyzing architecture song_arch. VHDL-1010
unit piano is not yet analyzed. VHDL-1485
unit piano is not yet analyzed. VHDL-1485
d:/lattice diamond/project/exp/lab5/impl1/source/lab5.vhd(4): executing piano(piano_arch)

WARNING - synthesis: d:/lattice diamond/project/exp/lab5/impl1/source/lab5.vhd(13): replacing existing netlist piano(piano_arch). VHDL-1205
Top module name (VHDL): piano
Loading NGL library 'D:/Lattice Diamond/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/Lattice Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = piano.



GSR instance connected to net \U2/tone2_3__N_199.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in piano_drc.log.
Loading NGL library 'D:/Lattice Diamond/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Lattice Diamond/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab5_impl1.ngd.

################### Begin Area Report (piano)######################
Number of register bits => 116 of 4635 (2 % )
CCU2D => 61
FD1P3AX => 1
FD1P3IX => 19
FD1S1A => 5
FD1S1I => 1
FD1S3AX => 6
FD1S3IX => 84
GSR => 1
IB => 7
INV => 2
LUT4 => 91
OB => 5
PFUMX => 2
ROM256X1A => 6
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : clk_c, loads : 108
  Net : U1/clk40hz, loads : 5
  Net : U2/tone2_3__N_199, loads : 5
  Net : mode_c, loads : 1
  Net : switch_c, loads : 1
  Net : U2/mn_former_derived_1, loads : 1
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : clk_c_enable_14, loads : 6
  Net : clk_c_enable_20, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : U1/n565, loads : 34
  Net : U1/n560, loads : 33
  Net : cnt_19__N_55, loads : 21
  Net : clk_c_enable_20, loads : 17
  Net : n1199, loads : 17
  Net : tone_3, loads : 16
  Net : n1197, loads : 16
  Net : n1198, loads : 14
  Net : mode_num, loads : 9
  Net : music_num, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \U2/mn_former_derived_1] |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets tone2_3__N_199]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets switch_c]                |  200.000 MHz|  275.028 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets mode_c]                  |  200.000 MHz|  272.480 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |  200.000 MHz|   66.260 MHz|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk40hz]                 |  200.000 MHz|  298.240 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 79.141  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.422  secs
--------------------------------------------------------------
