/**
 * @file		RM4_SPI24__SEMISTATICDEF.H
 * @brief		Semi static constants
 * @author		Lachlan Grogan
 * @copyright	This file contains proprietary and confidential information of
 *				SIL3 Pty. Ltd. (ACN 123 529 064). This code may be distributed
 *				under a license from SIL3 Pty. Ltd., and may be used, copied
 *				and/or disclosed only pursuant to the terms of that license agreement.
 *				This copyright notice must be retained as part of this file at all times.
 * @copyright	This file is copyright SIL3 Pty. Ltd. 2003-2016, All Rights Reserved.
 * @st_fileID	LCCM108R0.FILE.005
 */

#ifndef RM48_SPI_SEMISTATICDEF_H_
#define RM48_SPI_SEMISTATICDEF_H_

	#include <rm4/lccm108__rm4__spi24/rm4_spi24__staticdef.h>

	#ifndef C_LOCALDEF__LCCM108__ENABLE_THIS_MODULE
		#error
	#endif

	#if C_LOCALDEF__LCCM108__ENABLE_THIS_MODULE == 1U


	/*SPI CONFIGURATION*/
	#define RM48L950_SPI2_CLKMOD   RM48L950_SPI_CLKMOD_INTERNAL
	#define RM48L950_SPI2_MODE     RM48L950_SPI_MASTER_MODE

	#define RM48L950_SPI2_ENABLE_PIN_INACTIVE_STATE    RM48L950_SPI_ENA_PIN_INACTIVE_STATE_PULL_HIGH

	//Datasheet 23.9.19 SPI Delay Register (SPIDELAY)
	#define RM48L950_SPI2_C2TDELAY    0
	#define RM48L950_SPI2_T2CDELAY    0
	#define RM48L950_SPI2_T2EDELAY    0
	#define RM48L950_SPI2_C2EDELAY    0

	/*****************************************************************************************/
									/*DATA FORMATS*/
	/*****************************************************************************************/
	//Data Format 0
	#define RM48L950_SPI_8BITS_400KHZ                 RM48L950_SPI_DATA_FMT0
	#define RM48L950_SPI_DATA_FMT0_WDELAY             0
	#define RM48L950_SPI_DATA_FMT0_PAR_POLARITY       RM48L950_SPIFMT_PARPOL_EVEN
	#define RM48L950_SPI_DATA_FMT0_PAR_ENABLE         RM48L950_SPIFMT_PARITY_DISABLE
	#define RM48L950_SPI_DATA_FMT0_WAIT_ON_ENABLE     RM48L950_SPIFMT_WAITENA_DO_NOT_WAIT
	#define RM48L950_SPI_DATA_FMT0_SHIFT_DIR          RM48L950_SPIFMT_SHIFTDIR_MSB_FIRST
	#define RM48L950_SPI_DATA_FMT0_DISABLE_CS_TIMERS  RM48L950_SPIFMT_DISABLE_CS_TIMERS
	#define RM48L950_SPI_DATA_FMT0_CLK_POLARITY       RM48L950_SPIFMT_CLK_LOW_INACTIVE
	#define RM48L950_SPI_DATA_FMT0_CLK_PHASE          RM48L950_SPIFMT_CLK_DELAYED
	#define RM48L950_SPI_DATA_FMT0_PRESCALE           250
	#define RM48L950_SPI_DATA_FMT0_CHARLENGTH         8

	//Data Format 1
	#define RM48L950_SPI_8BITS_25MHZ                  RM48L950_SPI_DATA_FMT1
	#define RM48L950_SPI_DATA_FMT1_WDELAY             0
	#define RM48L950_SPI_DATA_FMT1_PAR_POLARITY       RM48L950_SPIFMT_PARPOL_EVEN
	#define RM48L950_SPI_DATA_FMT1_PAR_ENABLE         RM48L950_SPIFMT_PARITY_DISABLE
	#define RM48L950_SPI_DATA_FMT1_WAIT_ON_ENABLE     RM48L950_SPIFMT_WAITENA_DO_NOT_WAIT
	#define RM48L950_SPI_DATA_FMT1_SHIFT_DIR          RM48L950_SPIFMT_SHIFTDIR_MSB_FIRST
	#define RM48L950_SPI_DATA_FMT1_DISABLE_CS_TIMERS  RM48L950_SPIFMT_DISABLE_CS_TIMERS
	#define RM48L950_SPI_DATA_FMT1_CLK_POLARITY       RM48L950_SPIFMT_CLK_LOW_INACTIVE
	#define RM48L950_SPI_DATA_FMT1_CLK_PHASE          RM48L950_SPIFMT_CLK_DELAYED
	#define RM48L950_SPI_DATA_FMT1_PRESCALE           4
	#define RM48L950_SPI_DATA_FMT1_CHARLENGTH         8

	//Data Format 2
	#define RM48L950_SPI_16BITS_400KHZ                 RM48L950_SPI_DATA_FMT2
	#define RM48L950_SPI_DATA_FMT2_WDELAY             0
	#define RM48L950_SPI_DATA_FMT2_PAR_POLARITY       RM48L950_SPIFMT_PARPOL_EVEN
	#define RM48L950_SPI_DATA_FMT2_PAR_ENABLE         RM48L950_SPIFMT_PARITY_DISABLE
	#define RM48L950_SPI_DATA_FMT2_WAIT_ON_ENABLE     RM48L950_SPIFMT_WAITENA_DO_NOT_WAIT
	#define RM48L950_SPI_DATA_FMT2_SHIFT_DIR          RM48L950_SPIFMT_SHIFTDIR_MSB_FIRST
	#define RM48L950_SPI_DATA_FMT2_DISABLE_CS_TIMERS  RM48L950_SPIFMT_DISABLE_CS_TIMERS
	#define RM48L950_SPI_DATA_FMT2_CLK_POLARITY       RM48L950_SPIFMT_CLK_LOW_INACTIVE
	#define RM48L950_SPI_DATA_FMT2_CLK_PHASE          RM48L950_SPIFMT_CLK_DELAYED
	#define RM48L950_SPI_DATA_FMT2_PRESCALE           250
	#define RM48L950_SPI_DATA_FMT2_CHARLENGTH         16

	//Data Format 3
	#define RM48L950_SPI_16BITS_25MHZ                 RM48L950_SPI_DATA_FMT3
	#define RM48L950_SPI_DATA_FMT3_WDELAY             0
	#define RM48L950_SPI_DATA_FMT3_PAR_POLARITY       RM48L950_SPIFMT_PARPOL_EVEN
	#define RM48L950_SPI_DATA_FMT3_PAR_ENABLE         RM48L950_SPIFMT_PARITY_DISABLE
	#define RM48L950_SPI_DATA_FMT3_WAIT_ON_ENABLE     RM48L950_SPIFMT_WAITENA_DO_NOT_WAIT
	#define RM48L950_SPI_DATA_FMT3_SHIFT_DIR          RM48L950_SPIFMT_SHIFTDIR_MSB_FIRST
	#define RM48L950_SPI_DATA_FMT3_DISABLE_CS_TIMERS  RM48L950_SPIFMT_DISABLE_CS_TIMERS
	#define RM48L950_SPI_DATA_FMT3_CLK_POLARITY       RM48L950_SPIFMT_CLK_LOW_INACTIVE
	#define RM48L950_SPI_DATA_FMT3_CLK_PHASE          RM48L950_SPIFMT_CLK_DELAYED
	#define RM48L950_SPI_DATA_FMT3_PRESCALE           4
	#define RM48L950_SPI_DATA_FMT3_CHARLENGTH         16

	/*****************************************************************************************/
											/*INTERRUPTS*/
	/*****************************************************************************************/
	#define RM48L950_SPI_TX_INT_LVL             RM48L950_SPI_INT_LVL_HIGH
	#define RM48L950_SPI_RX_INT_LVL             RM48L950_SPI_INT_LVL_HIGH
	#define RM48L950_SPI_OVRN_INT_LVL           RM48L950_SPI_INT_LVL_HIGH
	#define RM48L950_SPI_BITERR_INT_LVL         RM48L950_SPI_INT_LVL_HIGH
	#define RM48L950_SPI_DESYNC_INT_LVL         RM48L950_SPI_INT_LVL_HIGH
	#define RM48L950_SPI_PARERR_INT_LVL         RM48L950_SPI_INT_LVL_HIGH
	#define RM48L950_SPI_TIMEOUT_INT_LVL        RM48L950_SPI_INT_LVL_HIGH
	#define RM48L950_SPI_CLENERR_INT_LVL        RM48L950_SPI_INT_LVL_HIGH

	#if C_LOCALDEF__LCCM108__ENABLE_INTERRUPTS == 1U
		#define RM48L950_SPI_TX_INT_USE             RM48L950_SPI_INT_ENABLE
		#define RM48L950_SPI_RX_INT_USE             RM48L950_SPI_INT_ENABLE
		#define RM48L950_SPI_OVRN_INT_USE           RM48L950_SPI_INT_ENABLE
		#define RM48L950_SPI_BITERR_INT_USE         RM48L950_SPI_INT_ENABLE
		#define RM48L950_SPI_DESYNC_INT_USE         RM48L950_SPI_INT_ENABLE
		#define RM48L950_SPI_PARERR_INT_USE         RM48L950_SPI_INT_ENABLE
		#define RM48L950_SPI_TIMEOUT_INT_USE        RM48L950_SPI_INT_ENABLE
		#define RM48L950_SPI_CLENERR_INT_USE        RM48L950_SPI_INT_ENABLE
	#else
		#define RM48L950_SPI_TX_INT_USE             RM48L950_SPI_INT_DISABLE
		#define RM48L950_SPI_RX_INT_USE             RM48L950_SPI_INT_DISABLE
		#define RM48L950_SPI_OVRN_INT_USE           RM48L950_SPI_INT_DISABLE
		#define RM48L950_SPI_BITERR_INT_USE         RM48L950_SPI_INT_DISABLE
		#define RM48L950_SPI_DESYNC_INT_USE         RM48L950_SPI_INT_DISABLE
		#define RM48L950_SPI_PARERR_INT_USE         RM48L950_SPI_INT_DISABLE
		#define RM48L950_SPI_TIMEOUT_INT_USE        RM48L950_SPI_INT_DISABLE
		#define RM48L950_SPI_CLENERR_INT_USE        RM48L950_SPI_INT_DISABLE
	#endif

	/*****************************************************************************************/
										 /*PORT*/
	/*****************************************************************************************/
	//Initial State
	#define RM48L950_SPI_SCS0_INITIAL_STATE      RM48L950_SPI_PIN_VALUE_SET
	#define RM48L950_SPI_SCS1_INITIAL_STATE      RM48L950_SPI_PIN_VALUE_SET
	#define RM48L950_SPI_ENA_INITIAL_STATE       RM48L950_SPI_PIN_VALUE_CLEARED
	#define RM48L950_SPI_CLK_INITIAL_STATE       RM48L950_SPI_PIN_VALUE_CLEARED
	#define RM48L950_SPI_SIMO_INITIAL_STATE      RM48L950_SPI_PIN_VALUE_CLEARED
	#define RM48L950_SPI_SOMI_INITIAL_STATE      RM48L950_SPI_PIN_VALUE_CLEARED

	//Direction
	#define RM48L950_SPI_SCS0_DIR      RM48L950_SPI_PIN_DIR_OUTPUT
	#define RM48L950_SPI_SCS1_DIR      RM48L950_SPI_PIN_DIR_OUTPUT
	#define RM48L950_SPI_ENA_DIR       RM48L950_SPI_PIN_DIR_INPUT
	#define RM48L950_SPI_CLK_DIR       RM48L950_SPI_PIN_DIR_OUTPUT
	#define RM48L950_SPI_SIMO_DIR      RM48L950_SPI_PIN_DIR_OUTPUT
	#define RM48L950_SPI_SOMI_DIR      RM48L950_SPI_PIN_DIR_INPUT

	//Open Drain Configuration
	#define RM48L950_SPI_SCS0_OPEN_DRAIN_USE      RM48L950_SPI_PIN_OPEN_DRAIN_DISABLE
	#define RM48L950_SPI_SCS1_OPEN_DRAIN_USE      RM48L950_SPI_PIN_OPEN_DRAIN_DISABLE
	#define RM48L950_SPI_ENA_OPEN_DRAIN_USE       RM48L950_SPI_PIN_OPEN_DRAIN_DISABLE
	#define RM48L950_SPI_CLK_OPEN_DRAIN_USE       RM48L950_SPI_PIN_OPEN_DRAIN_DISABLE
	#define RM48L950_SPI_SIMO_OPEN_DRAIN_USE      RM48L950_SPI_PIN_OPEN_DRAIN_DISABLE
	#define RM48L950_SPI_SOMI_OPEN_DRAIN_USE      RM48L950_SPI_PIN_OPEN_DRAIN_DISABLE

	//Pull Up, Pull Down Selection
	#define RM48L950_SPI_SCS0_PU_PD_SEL           RM48L950_SPI_PIN_PULL_UP
	#define RM48L950_SPI_SCS1_PU_PD_SEL           RM48L950_SPI_PIN_PULL_UP
	#define RM48L950_SPI_ENA_PU_PD_SEL            RM48L950_SPI_PIN_PULL_UP
	#define RM48L950_SPI_CLK_PU_PD_SEL            RM48L950_SPI_PIN_PULL_UP
	#define RM48L950_SPI_SIMO_PU_PD_SEL           RM48L950_SPI_PIN_PULL_UP
	#define RM48L950_SPI_SOMI_PU_PD_SEL           RM48L950_SPI_PIN_PULL_UP

	//Pull Up, Pull Down Usage
	#define RM48L950_SPI_SCS0_PU_PD_USE           RM48L950_SPI_PIN_PU_PD_DISABLE
	#define RM48L950_SPI_SCS1_PU_PD_USE           RM48L950_SPI_PIN_PU_PD_DISABLE
	#define RM48L950_SPI_ENA_PU_PD_USE            RM48L950_SPI_PIN_PU_PD_DISABLE
	#define RM48L950_SPI_CLK_PU_PD_USE            RM48L950_SPI_PIN_PU_PD_DISABLE
	#define RM48L950_SPI_SIMO_PU_PD_USE           RM48L950_SPI_PIN_PU_PD_DISABLE
	#define RM48L950_SPI_SOMI_PU_PD_USE           RM48L950_SPI_PIN_PU_PD_DISABLE

	//Type of usage of the SPI pins. Either General Purpose IO or SPI.
	#define RM48L950_SPI_SCS0_CTRL           RM48L950_SPI_PIN_GPIO_FUNCTION
	#define RM48L950_SPI_SCS1_CTRL           RM48L950_SPI_PIN_GPIO_FUNCTION
	#define RM48L950_SPI_ENA_CTRL            RM48L950_SPI_PIN_GPIO_FUNCTION
	#define RM48L950_SPI_CLK_CTRL            RM48L950_SPI_PIN_SPI_FUNCTION
	#define RM48L950_SPI_SIMO_CTRL           RM48L950_SPI_PIN_SPI_FUNCTION
	#define RM48L950_SPI_SOMI_CTRL           RM48L950_SPI_PIN_SPI_FUNCTION

	#endif //#ifndef C_LOCALDEF__LCCM108__ENABLE_THIS_MODULE

#endif /* RM48_SPI_SEMISTATICDEF_H_ */
