

================================================================
== Vitis HLS Report for 'Accumulator_Quantizer'
================================================================
* Date:           Fri Dec 19 23:44:00 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.537 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33153|    33153|  0.166 ms|  0.166 ms|  33153|  33153|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165  |Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2  |       32|       32|  0.160 us|  0.160 us|   29|   29|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |    33152|    33152|        37|          -|          -|   896|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      719|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      4|      197|      449|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       40|     -|
|Register             |        -|      -|      147|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      4|      344|     1208|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165  |Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2  |        0|   4|  197|  393|    0|
    |bitselect_1ns_32ns_5ns_1_1_1_U712                          |bitselect_1ns_32ns_5ns_1_1_1                    |        0|   0|    0|   11|    0|
    |ctlz_32_32_1_1_U711                                        |ctlz_32_32_1_1                                  |        0|   0|    0|   45|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   4|  197|  449|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_287_p2       |         +|   0|  0|  29|          29|           1|
    |add_ln45_10_fu_479_p2    |         +|   0|  0|   6|           6|           5|
    |add_ln45_11_fu_525_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln45_12_fu_564_p2    |         +|   0|  0|  15|           5|           5|
    |add_ln45_fu_377_p2       |         +|   0|  0|   6|           6|           5|
    |sub_ln45_10_fu_403_p2    |         -|   0|  0|   6|           4|           5|
    |sub_ln45_7_fu_367_p2     |         -|   0|  0|   8|           7|           6|
    |sub_ln45_8_fu_494_p2     |         -|   0|  0|   6|           4|           6|
    |sub_ln45_9_fu_559_p2     |         -|   0|  0|  13|           6|           5|
    |sub_ln45_fu_338_p2       |         -|   0|  0|  32|           1|          32|
    |sub_ln73_14_fu_207_p2    |         -|   0|  0|  30|           1|          30|
    |sub_ln73_15_fu_239_p2    |         -|   0|  0|  32|           1|          32|
    |sub_ln73_16_fu_255_p2    |         -|   0|  0|  25|           1|          25|
    |sub_ln73_fu_191_p2       |         -|   0|  0|  32|           1|          32|
    |tmp_21_fu_577_p5         |      1003|   0|  0|   2|          16|           6|
    |and_ln45_fu_419_p2       |       and|   0|  0|  31|          32|          32|
    |phi_ln45_4_fu_457_p2     |       and|   0|  0|   2|           1|           1|
    |phi_ln45_fu_430_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_297_p2      |      icmp|   0|  0|  15|          30|          30|
    |icmp_ln45_10_fu_397_p2   |      icmp|   0|  0|   3|           5|           1|
    |icmp_ln45_11_fu_424_p2   |      icmp|   0|  0|  13|          32|           1|
    |icmp_ln45_12_fu_473_p2   |      icmp|   0|  0|   3|           6|           1|
    |icmp_ln45_fu_324_p2      |      icmp|   0|  0|  13|          32|           1|
    |lshr_ln45_5_fu_413_p2    |      lshr|   0|  0|  86|           2|          32|
    |lshr_ln45_fu_489_p2      |      lshr|   0|  0|  86|          32|          32|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |or_ln45_fu_463_p2        |        or|   0|  0|   2|           1|           1|
    |cols_5_fu_271_p3         |    select|   0|  0|  23|           1|          25|
    |empty_fu_589_p3          |    select|   0|  0|  16|           1|           1|
    |rows_6_fu_223_p3         |    select|   0|  0|  27|           1|          30|
    |select_ln45_7_fu_517_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln45_8_fu_552_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln45_fu_344_p3    |    select|   0|  0|  29|           1|          32|
    |shl_ln45_fu_504_p2       |       shl|   0|  0|  86|          32|          32|
    |xor_ln45_fu_444_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 719|         318|         487|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   3|          7|    1|          7|
    |ap_done                     |   1|          2|    1|          2|
    |cols_blk_n                  |   1|          2|    1|          2|
    |dequantized_output_0_blk_n  |   1|          2|    1|          2|
    |r_fu_130                    |  32|          2|   29|         58|
    |rows_blk_n                  |   1|          2|    1|          2|
    |rows_c_blk_n                |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  40|         19|   35|         75|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   6|   0|    6|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |cols_5_reg_619                                                          |  25|   0|   25|          0|
    |grp_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2_fu_165_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln45_reg_627                                                       |   1|   0|    1|          0|
    |lshr_ln45_4_reg_651                                                     |  15|   0|   15|          0|
    |r_fu_130                                                                |  29|   0|   29|          0|
    |rows_6_reg_614                                                          |  30|   0|   30|          0|
    |select_ln45_reg_637                                                     |  32|   0|   32|          0|
    |tmp_619_reg_632                                                         |   1|   0|    1|          0|
    |tmp_623_reg_656                                                         |   1|   0|    1|          0|
    |trunc_ln45_reg_645                                                      |   5|   0|    5|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 147|   0|  147|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  Accumulator_Quantizer|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  Accumulator_Quantizer|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  Accumulator_Quantizer|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  Accumulator_Quantizer|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|  Accumulator_Quantizer|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  Accumulator_Quantizer|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  Accumulator_Quantizer|  return value|
|rows_dout                            |   in|   32|     ap_fifo|                   rows|       pointer|
|rows_empty_n                         |   in|    1|     ap_fifo|                   rows|       pointer|
|rows_read                            |  out|    1|     ap_fifo|                   rows|       pointer|
|rows_num_data_valid                  |   in|    3|     ap_fifo|                   rows|       pointer|
|rows_fifo_cap                        |   in|    3|     ap_fifo|                   rows|       pointer|
|cols_dout                            |   in|   32|     ap_fifo|                   cols|       pointer|
|cols_empty_n                         |   in|    1|     ap_fifo|                   cols|       pointer|
|cols_read                            |  out|    1|     ap_fifo|                   cols|       pointer|
|cols_num_data_valid                  |   in|    3|     ap_fifo|                   cols|       pointer|
|cols_fifo_cap                        |   in|    3|     ap_fifo|                   cols|       pointer|
|adder_tree_output_0_dout             |   in|   32|     ap_fifo|    adder_tree_output_0|       pointer|
|adder_tree_output_0_empty_n          |   in|    1|     ap_fifo|    adder_tree_output_0|       pointer|
|adder_tree_output_0_read             |  out|    1|     ap_fifo|    adder_tree_output_0|       pointer|
|adder_tree_output_0_num_data_valid   |   in|    3|     ap_fifo|    adder_tree_output_0|       pointer|
|adder_tree_output_0_fifo_cap         |   in|    3|     ap_fifo|    adder_tree_output_0|       pointer|
|scale_dispacher_0_dout               |   in|   32|     ap_fifo|      scale_dispacher_0|       pointer|
|scale_dispacher_0_empty_n            |   in|    1|     ap_fifo|      scale_dispacher_0|       pointer|
|scale_dispacher_0_read               |  out|    1|     ap_fifo|      scale_dispacher_0|       pointer|
|scale_dispacher_0_num_data_valid     |   in|    3|     ap_fifo|      scale_dispacher_0|       pointer|
|scale_dispacher_0_fifo_cap           |   in|    3|     ap_fifo|      scale_dispacher_0|       pointer|
|dequantized_output_0_din             |  out|   16|     ap_fifo|   dequantized_output_0|       pointer|
|dequantized_output_0_full_n          |   in|    1|     ap_fifo|   dequantized_output_0|       pointer|
|dequantized_output_0_write           |  out|    1|     ap_fifo|   dequantized_output_0|       pointer|
|dequantized_output_0_num_data_valid  |   in|    3|     ap_fifo|   dequantized_output_0|       pointer|
|dequantized_output_0_fifo_cap        |   in|    3|     ap_fifo|   dequantized_output_0|       pointer|
|rows_c_din                           |  out|   32|     ap_fifo|                 rows_c|       pointer|
|rows_c_full_n                        |   in|    1|     ap_fifo|                 rows_c|       pointer|
|rows_c_write                         |  out|    1|     ap_fifo|                 rows_c|       pointer|
|rows_c_num_data_valid                |   in|    3|     ap_fifo|                 rows_c|       pointer|
|rows_c_fifo_cap                      |   in|    3|     ap_fifo|                 rows_c|       pointer|
+-------------------------------------+-----+-----+------------+-----------------------+--------------+

