Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 29 18:06:35 2021
| Host         : DESKTOP-QPR6G6N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: BtnC (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[19]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sc/changed_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sc/changed_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sc/maze_type_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sc/maze_type_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sc/maze_type_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sc/maze_type_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sc/maze_type_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sc/maze_type_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[6]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[9]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/xpos_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[5]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[7]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sc/ypos_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.402        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.402        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.924ns (19.978%)  route 3.701ns (80.022%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.307    ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  DIV_CLK_reg[19]/Q
                         net (fo=5, routed)           1.843     7.607    move_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.703 r  move_clk_BUFG_inst/O
                         net (fo=39, routed)          1.858     9.560    move_clk_BUFG
    SLICE_X7Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     9.932 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.932    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.584    15.006    ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism              0.301    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X7Y111         FDCE (Setup_fdce_C_D)        0.062    15.334    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.309    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    DIV_CLK_reg_n_0_[1]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.262    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.596 r  DIV_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.596    DIV_CLK_reg[16]_i_1_n_6
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.584    15.006    ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[17]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y111         FDCE (Setup_fdce_C_D)        0.062    15.309    DIV_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.309    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    DIV_CLK_reg_n_0_[1]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.262    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.501 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.501    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.584    15.006    ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y111         FDCE (Setup_fdce_C_D)        0.062    15.309    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.309    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    DIV_CLK_reg_n_0_[1]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.262    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.485 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.485    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.584    15.006    ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y111         FDCE (Setup_fdce_C_D)        0.062    15.309    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.309    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    DIV_CLK_reg_n_0_[1]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 r  DIV_CLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.482    DIV_CLK_reg[12]_i_1_n_6
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.585    15.007    ClkPort_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[13]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDCE (Setup_fdce_C_D)        0.062    15.310    DIV_CLK_reg[13]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.309    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    DIV_CLK_reg_n_0_[1]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.461 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.461    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.585    15.007    ClkPort_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDCE (Setup_fdce_C_D)        0.062    15.310    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.309    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    DIV_CLK_reg_n_0_[1]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.387 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.387    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.585    15.007    ClkPort_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDCE (Setup_fdce_C_D)        0.062    15.310    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.309    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    DIV_CLK_reg_n_0_[1]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.371 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.371    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.585    15.007    ClkPort_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDCE (Setup_fdce_C_D)        0.062    15.310    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.942ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.309    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    DIV_CLK_reg_n_0_[1]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.368 r  DIV_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.368    DIV_CLK_reg[8]_i_1_n_6
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.585    15.007    ClkPort_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[9]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDCE (Setup_fdce_C_D)        0.062    15.310    DIV_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  7.942    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.309    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    DIV_CLK_reg_n_0_[1]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.347 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.347    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.585    15.007    ClkPort_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDCE (Setup_fdce_C_D)        0.062    15.310    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  7.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.514    ClkPort_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  DIV_CLK_reg[15]/Q
                         net (fo=1, routed)           0.108     1.764    DIV_CLK_reg_n_0_[15]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.031    ClkPort_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X7Y110         FDCE (Hold_fdce_C_D)         0.105     1.619    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ClkPort_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    DIV_CLK_reg_n_0_[11]
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.032    ClkPort_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y109         FDCE (Hold_fdce_C_D)         0.105     1.620    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  DIV_CLK_reg[3]/Q
                         net (fo=1, routed)           0.108     1.765    DIV_CLK_reg_n_0_[3]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  DIV_CLK_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    DIV_CLK_reg[0]_i_1_n_4
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.032    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y107         FDCE (Hold_fdce_C_D)         0.105     1.620    DIV_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ClkPort_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  DIV_CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  DIV_CLK_reg[7]/Q
                         net (fo=1, routed)           0.108     1.765    DIV_CLK_reg_n_0_[7]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  DIV_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    DIV_CLK_reg[4]_i_1_n_4
    SLICE_X7Y108         FDCE                                         r  DIV_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.032    ClkPort_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  DIV_CLK_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y108         FDCE (Hold_fdce_C_D)         0.105     1.620    DIV_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.514    ClkPort_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  DIV_CLK_reg[12]/Q
                         net (fo=1, routed)           0.105     1.761    DIV_CLK_reg_n_0_[12]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.031    ClkPort_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X7Y110         FDCE (Hold_fdce_C_D)         0.105     1.619    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.514    ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  DIV_CLK_reg[16]/Q
                         net (fo=1, routed)           0.105     1.761    DIV_CLK_reg_n_0_[16]
    SLICE_X7Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.031    ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X7Y111         FDCE (Hold_fdce_C_D)         0.105     1.619    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ClkPort_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  DIV_CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  DIV_CLK_reg[4]/Q
                         net (fo=1, routed)           0.105     1.762    DIV_CLK_reg_n_0_[4]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  DIV_CLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    DIV_CLK_reg[4]_i_1_n_7
    SLICE_X7Y108         FDCE                                         r  DIV_CLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.032    ClkPort_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  DIV_CLK_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y108         FDCE (Hold_fdce_C_D)         0.105     1.620    DIV_CLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ClkPort_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  DIV_CLK_reg[8]/Q
                         net (fo=1, routed)           0.105     1.762    DIV_CLK_reg_n_0_[8]
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  DIV_CLK_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    DIV_CLK_reg[8]_i_1_n_7
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.032    ClkPort_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[8]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y109         FDCE (Hold_fdce_C_D)         0.105     1.620    DIV_CLK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ClkPort_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  DIV_CLK_reg[10]/Q
                         net (fo=1, routed)           0.109     1.766    DIV_CLK_reg_n_0_[10]
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  DIV_CLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    DIV_CLK_reg[8]_i_1_n_5
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.032    ClkPort_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  DIV_CLK_reg[10]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y109         FDCE (Hold_fdce_C_D)         0.105     1.620    DIV_CLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.109     1.766    DIV_CLK_reg_n_0_[2]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  DIV_CLK_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    DIV_CLK_reg[0]_i_1_n_5
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.032    ClkPort_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  DIV_CLK_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y107         FDCE (Hold_fdce_C_D)         0.105     1.620    DIV_CLK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y107    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y110    DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y108    DIV_CLK_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y108    DIV_CLK_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y108    DIV_CLK_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    DIV_CLK_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    DIV_CLK_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107    DIV_CLK_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    DIV_CLK_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    DIV_CLK_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    DIV_CLK_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111    DIV_CLK_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111    DIV_CLK_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111    DIV_CLK_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111    DIV_CLK_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107    DIV_CLK_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107    DIV_CLK_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107    DIV_CLK_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107    DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109    DIV_CLK_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109    DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109    DIV_CLK_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109    DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110    DIV_CLK_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110    DIV_CLK_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    DIV_CLK_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    DIV_CLK_reg[5]/C



