verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/34f8/hdl" --include "../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/7860/hdl" --include "../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/8713/hdl" \
"../../../bd/zybo_design/ip/zybo_design_processing_system7_0_3/sim/zybo_design_processing_system7_0_3.v" \
"../../../bd/zybo_design/ip/zybo_design_xbar_3/sim/zybo_design_xbar_3.v" \
"../../../bd/zybo_design/ip/zybo_design_xbar_4/sim/zybo_design_xbar_4.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_2/sim/zybo_design_v_axi4s_vid_out_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/hdl/tdata_zybo_design_axis_subset_converter_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/hdl/tuser_zybo_design_axis_subset_converter_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/hdl/tstrb_zybo_design_axis_subset_converter_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/hdl/tkeep_zybo_design_axis_subset_converter_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/hdl/tid_zybo_design_axis_subset_converter_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/hdl/tdest_zybo_design_axis_subset_converter_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/hdl/tlast_zybo_design_axis_subset_converter_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/hdl/top_zybo_design_axis_subset_converter_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/sim/zybo_design_axis_subset_converter_0_2.v" \
"../../../bd/zybo_design/ip/zybo_design_xlconstant_0_2/sim/zybo_design_xlconstant_0_2.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_a_star_len.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_a_star_len_closed_set.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_a_star_len_open_set_heap_f_score.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_AXILiteS_s_axi.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_control_s_axi.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_local_ram.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_mac_muladd_16ns_16ns_16ns_18_4_1.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_MAXI_m_axi.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_mul_mul_16ns_16ns_18_4_1.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_mul_mul_16ns_16ns_32_4_1.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel_waypoints_x.v" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/d708/hdl/verilog/toplevel.v" \
"../../../bd/zybo_design/ip/zybo_design_toplevel_0_1/sim/zybo_design_toplevel_0_1.v" \
"../../../bd/zybo_design/ip/zybo_design_auto_pc_0/sim/zybo_design_auto_pc_0.v" \
"../../../bd/zybo_design/ip/zybo_design_auto_us_0/sim/zybo_design_auto_us_0.v" \
"../../../bd/zybo_design/ip/zybo_design_auto_pc_1/sim/zybo_design_auto_pc_1.v" \
"../../../bd/zybo_design/ip/zybo_design_auto_pc_2/sim/zybo_design_auto_pc_2.v" \
"../../../bd/zybo_design/ip/zybo_design_s00_mmu_0/sim/zybo_design_s00_mmu_0.v" \
"../../../bd/zybo_design/ip/zybo_design_s01_mmu_0/sim/zybo_design_s01_mmu_0.v" \
"../../../bd/zybo_design/sim/zybo_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
