================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Feb 11 16:39:13 +0800 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         matrixmul
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              44
FF:               39
DSP:              3
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 3.884       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                              | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                              | 44  | 39 | 3   |      |      |     |        |      |         |          |        |
|   (inst)                          | 16  | 37 |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_delay_pipe_U  | 25  | 2  |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8s_8s_16ns_16_4_1_U3 | 1   |    | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_8s_8s_16s_16_4_1_U2  | 2   |    | 2   |      |      |     |        |      |         |          |        |
+-----------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.08%  | OK     |
| FD                                                        | 50%       | 0.04%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 1.36%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.36%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 5      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.73   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN     | ENDPOINT PIN                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                    |                                |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.944 | ap_CS_fsm_reg[0]/C | indvar_flatten1_fu_58_reg[0]/R |            1 |         33 |          2.448 |          0.813 |        1.635 |
| Path2 | 6.944 | ap_CS_fsm_reg[0]/C | indvar_flatten1_fu_58_reg[1]/R |            1 |         33 |          2.448 |          0.813 |        1.635 |
| Path3 | 6.944 | ap_CS_fsm_reg[0]/C | indvar_flatten1_fu_58_reg[2]/R |            1 |         33 |          2.448 |          0.813 |        1.635 |
| Path4 | 6.944 | ap_CS_fsm_reg[0]/C | indvar_flatten1_fu_58_reg[3]/R |            1 |         33 |          2.448 |          0.813 |        1.635 |
| Path5 | 6.944 | ap_CS_fsm_reg[0]/C | j3_fu_66_reg[0]/R              |            1 |         33 |          2.448 |          0.813 |        1.635 |
+-------+-------+--------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------+----------------------+
    | Path1 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[0]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[1]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[2]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[3]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | j3_fu_66_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path2 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[0]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[1]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[2]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[3]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | j3_fu_66_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path3 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[0]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[1]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[2]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[3]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | j3_fu_66_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path4 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[0]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[1]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[2]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[3]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | j3_fu_66_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path5 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[0]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[1]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[2]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | indvar_flatten1_fu_58_reg[3]                            | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[0]                                        | FLOP_LATCH.flop.FDSE |
    | flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1 | LUT.others.LUT4      |
    | j3_fu_66_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/matrixmul_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/matrixmul_failfast_synth.rpt                 |
| power                    | impl/verilog/report/matrixmul_power_synth.rpt                    |
| timing                   | impl/verilog/report/matrixmul_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/matrixmul_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/matrixmul_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/matrixmul_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


