digraph A {
    nVerF [shape=box, label="Verilog frontend"];
    nVhdF2 [shape=box, label="VHDL frontend", style=dotted];
    nVhdF [shape=box, label="Yodl", color=red];
    nIlangF [shape=box, label="Ilang frontend"];
    nOtherF [shape=box, label="Other frontends"];

    nVerB [shape=box, label="Verilog backend"];
    nIlangB [shape=box, label="Ilang backend"];
    nOtherB [shape=box, label="Other backends"];

    nAstF [shape=box, label="AST frontend"];
    ast [label="AST", color=orange];
    rtlil [label="RTLIL", color=orange];


    {nVerF, nVhdF2} -> ast;
    nVhdF -> nIlangF -> rtlil;
    nOtherF -> rtlil;
    ast -> nAstF -> rtlil -> {nOtherB; nIlangB; nVerB};
}
