// Seed: 1848386832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wor id_3;
  input wire id_2;
  input wire id_1;
  localparam id_6 = -1 >= id_3++;
endmodule
module module_1 #(
    parameter id_3 = 32'd87
) (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri _id_3,
    output tri1 id_4
);
  wire [id_3 : 1] id_6;
  assign id_4 = -1 + -1;
  wire id_7;
  always @(posedge 1);
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic id_8;
  wire [-1 'h0 : -1] id_9;
endmodule
