<annotationInfo>
<item  id="7" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp" linenumber="66" name="zext_ln327" contextFuncName="mem_read&lt;1, 1, 1, 400, 1, 1, ap_fixed&lt;16, -1, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_read" rtlName="zext_ln327_fu_102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="13" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp" linenumber="59" name="icmp_ln59" contextFuncName="mem_read&lt;1, 1, 1, 400, 1, 1, ap_fixed&lt;16, -1, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_read" rtlName="icmp_ln59_fu_113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="15" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp" linenumber="59" name="size_index" contextFuncName="mem_read&lt;1, 1, 1, 400, 1, 1, ap_fixed&lt;16, -1, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_read" rtlName="size_index_fu_119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="24" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp" linenumber="76" name="p_Result_s" contextFuncName="mem_read&lt;1, 1, 1, 400, 1, 1, ap_fixed&lt;16, -1, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_read" rtlName="p_Result_s_fu_125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="511" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp" linenumber="61" name="icmp_ln61" contextFuncName="weights_reloading&lt;400, 1, 4, 1, 5, 5, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="weights_reloading" rtlName="icmp_ln61_fu_1632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="513" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp" linenumber="61" name="i" contextFuncName="weights_reloading&lt;400, 1, 4, 1, 5, 5, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="weights_reloading" rtlName="i_fu_1638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="519" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp" linenumber="75" name="zext_ln75" contextFuncName="weights_reloading&lt;400, 1, 4, 1, 5, 5, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="weights_reloading" rtlName="zext_ln75_fu_1820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="521" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp" linenumber="75" name="trunc_ln203" contextFuncName="weights_reloading&lt;400, 1, 4, 1, 5, 5, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="weights_reloading" rtlName="trunc_ln203_fu_1644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1021" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="157" name="tmp" contextFuncName="Increment" moduleName="weights_reloading" rtlName="tmp_fu_1648_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1022" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="161" name="loops_impl_next_ne" contextFuncName="Increment" moduleName="weights_reloading" rtlName="loops_impl_next_ne_fu_1656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1023" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="icmp_ln891" contextFuncName="Increment" moduleName="weights_reloading" rtlName="icmp_ln891_fu_1662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1024" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="210" name="loops_impl_next_ne_1" contextFuncName="Increment" moduleName="weights_reloading" rtlName="loops_impl_next_ne_1_fu_1668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1025" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="icmp_ln891_1" contextFuncName="Increment" moduleName="weights_reloading" rtlName="icmp_ln891_1_fu_1674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1026" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="210" name="add_ln700" contextFuncName="Increment" moduleName="weights_reloading" rtlName="add_ln700_fu_1680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1027" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln206" contextFuncName="Increment" moduleName="weights_reloading" rtlName="select_ln206_fu_1686_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1028" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="zext_ln206" contextFuncName="Increment" moduleName="weights_reloading" rtlName="zext_ln206_fu_1694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1029" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="210" name="loops_impl_next_ne_2" contextFuncName="Increment" moduleName="weights_reloading" rtlName="loops_impl_next_ne_2_fu_1698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1030" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="and_ln891" contextFuncName="Increment" moduleName="weights_reloading" rtlName="and_ln891_fu_1704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1031" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="tmp_1" contextFuncName="Increment" moduleName="weights_reloading" rtlName="tmp_1_fu_1710_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1032" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="and_ln891_1" contextFuncName="Increment" moduleName="weights_reloading" rtlName="and_ln891_1_fu_1718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1033" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891" contextFuncName="Increment" moduleName="weights_reloading" rtlName="select_ln891_fu_1724_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1034" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="tmp_2" contextFuncName="Increment" moduleName="weights_reloading" rtlName="tmp_2_fu_1732_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1035" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="xor_ln891" contextFuncName="Increment" moduleName="weights_reloading" rtlName="xor_ln891_fu_1740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1036" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="and_ln891_2" contextFuncName="Increment" moduleName="weights_reloading" rtlName="and_ln891_2_fu_1746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1037" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891_1" contextFuncName="Increment" moduleName="weights_reloading" rtlName="select_ln891_1_fu_1752_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1038" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="or_ln891" contextFuncName="Increment" moduleName="weights_reloading" rtlName="or_ln891_fu_1760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1039" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891_2" contextFuncName="Increment" moduleName="weights_reloading" rtlName="select_ln891_2_fu_1766_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1040" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="loops_impl_next_ne_3" contextFuncName="Increment" moduleName="weights_reloading" rtlName="loops_impl_next_ne_3_fu_1774_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1041" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891_4" contextFuncName="Increment" moduleName="weights_reloading" rtlName="select_ln891_4_fu_1782_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1042" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891_5" contextFuncName="Increment" moduleName="weights_reloading" rtlName="select_ln891_5_fu_1790_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1043" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="loops_impl_next_ne_4" contextFuncName="Increment" moduleName="weights_reloading" rtlName="loops_impl_next_ne_4_fu_1798_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1044" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="or_ln891_1" contextFuncName="Increment" moduleName="weights_reloading" rtlName="or_ln891_1_fu_1806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1045" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891_7" contextFuncName="Increment" moduleName="weights_reloading" rtlName="select_ln891_7_fu_1812_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="504" filename="partition_0/src/single_layer_top.cpp" linenumber="29" name="wr_0_V_V" contextFuncName="reload_weights" moduleName="reload_weights" rtlName="wr_0_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="510" filename="partition_0/src/single_layer_top.cpp" linenumber="33" name="_ln33" contextFuncName="reload_weights" moduleName="reload_weights" rtlName="mem_read_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="511" filename="partition_0/src/single_layer_top.cpp" linenumber="45" name="_ln45" contextFuncName="reload_weights" moduleName="reload_weights" rtlName="weights_reloading_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="38" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp" linenumber="66" name="zext_ln327" contextFuncName="mem_read&lt;1, 28, 28, 1, 1, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_read50230" rtlName="zext_ln327_fu_146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="44" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp" linenumber="59" name="icmp_ln59" contextFuncName="mem_read&lt;1, 28, 28, 1, 1, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_read50230" rtlName="icmp_ln59_fu_157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="46" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp" linenumber="59" name="size_index" contextFuncName="mem_read&lt;1, 28, 28, 1, 1, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_read50230" rtlName="size_index_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="55" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp" linenumber="76" name="p_Result_s" contextFuncName="mem_read&lt;1, 28, 28, 1, 1, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_read50230" rtlName="p_Result_s_fu_169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="53" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="59" name="line_buffer_0_V_V" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="line_buffer_0_V_V_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="55" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="59" name="line_buffer_1_V_V" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="line_buffer_1_V_V_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="57" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="59" name="line_buffer_2_V_V" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="line_buffer_2_V_V_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="59" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="59" name="line_buffer_3_V_V" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="line_buffer_3_V_V_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="61" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_0_0_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_0_0_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="63" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_0_1_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_0_1_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="65" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_0_2_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_0_2_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="67" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_0_3_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_0_3_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="69" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_1_0_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_1_0_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="71" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_1_1_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_1_1_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="73" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_1_2_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_1_2_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="75" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_1_3_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_1_3_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="77" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_2_0_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_2_0_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="79" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_2_1_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_2_1_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="81" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_2_2_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_2_2_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="83" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_2_3_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_2_3_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="85" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_3_0_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_3_0_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="87" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_3_1_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_3_1_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="89" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_3_2_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_3_2_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="91" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_3_3_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_3_3_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="93" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_4_0_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_4_0_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="95" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_4_1_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_4_1_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="97" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_4_2_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_4_2_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="99" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="65" name="window_buffer_4_3_s" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="window_buffer_4_3_s_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="165" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="124" name="trunc_ln177" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="trunc_ln177_fu_981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="166" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="101" name="icmp_ln101" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="icmp_ln101_fu_985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="167" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="107" name="icmp_ln107" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="icmp_ln107_fu_991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="168" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="107" name="or_ln107" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="or_ln107_fu_997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="169" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="81" name="i" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="i_fu_1003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="176" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="115" name="tmp_6" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="tmp_6_fu_1009_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="177" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="115" name="icmp_ln115" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="icmp_ln115_fu_1019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="180" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="136" name="icmp_ln136" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="icmp_ln136_fu_1025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="181" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="136" name="tmp_8" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="grp_fu_965_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="182" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="136" name="icmp_ln136_1" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="grp_fu_975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="183" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="136" name="and_ln136" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="and_ln136_fu_1031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="235" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="170" name="icmp_ln170" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="icmp_ln170_fu_1037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="236" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="170" name="icmp_ln170_1" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="icmp_ln170_1_fu_1043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="237" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="170" name="and_ln170" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="and_ln170_fu_1049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="313" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="142" name="trunc_ln177_1" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="trunc_ln177_1_fu_1059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="332" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="117" name="tmp_7" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="grp_fu_965_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="333" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="117" name="icmp_ln117" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="grp_fu_975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="352" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="118" name="trunc_ln203" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="trunc_ln203_fu_1063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="420" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="120" name="trunc_ln177_2" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="trunc_ln177_2_fu_1071_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="487" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="123" name="icmp_ln123" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="icmp_ln123_fu_1075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="508" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="icmp_ln891" contextFuncName="Increment" moduleName="sliding_window_line_" rtlName="icmp_ln891_fu_1081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="509" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="icmp_ln891_3" contextFuncName="Increment" moduleName="sliding_window_line_" rtlName="icmp_ln891_3_fu_1087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="510" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="210" name="loops_impl_next_i_s" contextFuncName="Increment" moduleName="sliding_window_line_" rtlName="loops_impl_next_i_s_fu_1093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="511" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln206" contextFuncName="Increment" moduleName="sliding_window_line_" rtlName="select_ln206_fu_1099_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="512" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="210" name="loops_impl_next_ne" contextFuncName="Increment" moduleName="sliding_window_line_" rtlName="loops_impl_next_ne_fu_1107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="513" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891" contextFuncName="Increment" moduleName="sliding_window_line_" rtlName="select_ln891_fu_1113_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="514" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891_9" contextFuncName="Increment" moduleName="sliding_window_line_" rtlName="select_ln891_9_fu_1121_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="515" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="81" name="icmp_ln81" contextFuncName="sliding_window_line_shift&lt;1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_line_" rtlName="icmp_ln81_fu_1129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="114" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="258" name="tmp_3" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="tmp_3_fu_565_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="115" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="258" name="icmp_ln258" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="icmp_ln258_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="116" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="249" name="i" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="i_fu_581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="119" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="258" name="icmp_ln258_1" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="icmp_ln258_1_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="120" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="258" name="tmp_4" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="tmp_4_fu_593_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="121" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="258" name="icmp_ln258_2" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="icmp_ln258_2_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="122" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="258" name="and_ln258" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="and_ln258_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="125" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="264" name="tmp_5" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="tmp_5_fu_615_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="126" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="264" name="icmp_ln264" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="icmp_ln264_fu_625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="258" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="icmp_ln891" contextFuncName="Increment" moduleName="sliding_window_out" rtlName="icmp_ln891_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="259" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="icmp_ln891_2" contextFuncName="Increment" moduleName="sliding_window_out" rtlName="icmp_ln891_2_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="260" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="210" name="loops_impl_next_i_s" contextFuncName="Increment" moduleName="sliding_window_out" rtlName="loops_impl_next_i_s_fu_643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="261" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln206" contextFuncName="Increment" moduleName="sliding_window_out" rtlName="select_ln206_fu_649_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="262" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="210" name="loops_impl_next_ne" contextFuncName="Increment" moduleName="sliding_window_out" rtlName="loops_impl_next_ne_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891" contextFuncName="Increment" moduleName="sliding_window_out" rtlName="select_ln891_fu_663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="264" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln891_8" contextFuncName="Increment" moduleName="sliding_window_out" rtlName="select_ln891_8_fu_671_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="265" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="249" name="icmp_ln249" contextFuncName="sliding_window_out&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window_out" rtlName="icmp_ln249_fu_679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="129" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="315" name="_ln315" contextFuncName="sliding_window&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window" rtlName="sliding_window_line_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="130" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp" linenumber="329" name="_ln329" contextFuncName="sliding_window&lt;1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="sliding_window" rtlName="sliding_window_out_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="53" filename="partition_0/src/Conv_0.cpp" linenumber="10" name="_ln10" contextFuncName="Conv_0_sliding_window" moduleName="Conv_0_sliding_windo" rtlName="grp_sliding_window_fu_66" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="513" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp" linenumber="109" name="pixel_index" contextFuncName="fork&lt;1, 24, 24, 1, 4, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="fork" rtlName="pixel_index_fu_1506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="514" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp" linenumber="109" name="icmp_ln109" contextFuncName="fork&lt;1, 24, 24, 1, 4, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="fork" rtlName="icmp_ln109_fu_1512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="251" filename="partition_0/src/Conv_0.cpp" linenumber="40" name="_ln40" contextFuncName="Conv_0_fork" moduleName="Conv_0_fork335" rtlName="grp_fork_r_fu_264" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="128" name="icmp_ln128" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr" rtlName="icmp_ln128_fu_1400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="264" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="134" name="zext_ln134" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr" rtlName="zext_ln134_fu_1406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="265" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="113" name="i" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr" rtlName="i_fu_1448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="565" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="158" name="weight_index" contextFuncName="Increment" moduleName="conv_intr" rtlName="weight_index_fu_1454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="567" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="113" name="icmp_ln113" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr" rtlName="icmp_ln113_fu_1460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="136" name="bitcast_ln136" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="bitcast_ln136_fu_236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="136" name="tmp" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="tmp_fu_239_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="136" name="trunc_ln136" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln136_fu_249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="6" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="136" name="icmp_ln136" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln136_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="7" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="136" name="icmp_ln136_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln136_2_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="8" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="136" name="or_ln136" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln136_fu_265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="9" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="136" name="tmp_9" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="10" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="136" name="sign" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="sign_fu_271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="11" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="137" name="xor_ln137" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="xor_ln137_fu_277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="65" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="12" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="137" name="bitcast_ln137" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="bitcast_ln137_fu_282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="13" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="136" name="select_ln136" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln136_fu_286_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="14" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="140" name="p_Val2_s" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="p_Val2_s_fu_292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="15" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="140" name="tmp_V" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="tmp_V_reg_1292" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="16" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="140" name="tmp_V_203" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="tmp_V_203_fu_305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="17" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="140" name="icmp_ln140" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln140_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="18" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="140" name="icmp_ln140_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln140_1_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="19" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="140" name="or_ln140" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln140_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="20" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="140" name="tmp_11" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="21" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="140" name="and_ln140" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln140_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="24" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="icmp_ln833" contextFuncName="generic_isnan&lt;double&gt;" moduleName="double_to_posit16" rtlName="icmp_ln833_fu_331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="25" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="icmp_ln837" contextFuncName="generic_isnan&lt;double&gt;" moduleName="double_to_posit16" rtlName="icmp_ln837_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="26" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="and_ln18" contextFuncName="generic_isnan&lt;double&gt;" moduleName="double_to_posit16" rtlName="and_ln18_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="27" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="141" name="tmp_13" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="28" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="141" name="and_ln141" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln141_fu_345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="29" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="141" name="or_ln141" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln141_fu_350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="32" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="142" name="tmp_15" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="33" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="142" name="and_ln142" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="grp_fu_212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="36" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="146" name="tmp_17" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="37" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="146" name="and_ln146" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="grp_fu_212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="40" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="151" name="tmp_19" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="41" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="151" name="and_ln151" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="grp_fu_212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="44" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="165" name="tmp_21" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="45" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="165" name="and_ln165" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="grp_fu_212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="52" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="bitcast_ln188" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="bitcast_ln188_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="53" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="tmp_24" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="tmp_24_fu_381_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="54" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="trunc_ln188" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln188_fu_391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="55" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="icmp_ln188_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln188_1_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="56" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="icmp_ln188_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln188_2_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="57" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="or_ln188" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln188_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="58" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="tmp_s" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="59" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="and_ln188_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln188_1_fu_413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="60" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="icmp_ln188" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln188_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="61" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="and_ln188" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln188_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="62" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="reg_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="reg_2_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="65" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="f_assign_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dmeOg_U745" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="68" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="189" name="tmp_31" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="69" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="189" name="and_ln189" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln189_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="70" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="189" name="f_assign_4" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dmeOg_U745" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="71" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="189" name="select_ln189" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln189_fu_441_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="72" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="190" name="zext_ln190" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="zext_ln190_fu_628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="73" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="190" name="zext_ln190_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="zext_ln190_1_fu_448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="74" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="190" name="fracLength_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fracLength_1_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="75" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="190" name="sext_ln190" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="sext_ln190_fu_458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="76" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="190" name="sext_ln190_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="sext_ln190_1_fu_676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="77" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="119" name="frac_3" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dadEe_U744" latency="13" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="78" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="120" name="shl_ln120_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="shl_ln120_1_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="79" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="120" name="zext_ln120_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="zext_ln120_1_fu_467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="80" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="120" name="tmp_i2" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_sig8j_U748" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="81" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="120" name="scaled_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dmeOg_U745" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="82" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="475" name="p_Val2_111" contextFuncName="fp_struct" moduleName="double_to_posit16" rtlName="p_Val2_111_fu_471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="83" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="477" name="tmp_V_206" contextFuncName="fp_struct" moduleName="double_to_posit16" rtlName="tmp_V_206_fu_475_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="84" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="478" name="tmp_V_207" contextFuncName="fp_struct" moduleName="double_to_posit16" rtlName="tmp_V_207_fu_485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="85" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="68" name="mantissa_V_1" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="mantissa_V_1_fu_525_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="86" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="68" name="zext_ln682_15" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="grp_fu_555_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="87" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="502" name="zext_ln502_2" contextFuncName="expv" moduleName="double_to_posit16" rtlName="zext_ln502_2_fu_489_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="88" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="502" name="add_ln502_1" contextFuncName="expv" moduleName="double_to_posit16" rtlName="add_ln502_1_fu_493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="89" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="isNeg_1" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="isNeg_1_reg_1417" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="90" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="sub_ln1311_1" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="sub_ln1311_1_fu_507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="91" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="sext_ln1311_4" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="sext_ln1311_4_fu_513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="92" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="ush_2" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="ush_2_fu_517_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="93" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="sext_ln1311_5" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="sext_ln1311_5_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="94" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="zext_ln1287_1" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="grp_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="95" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="zext_ln1285_1" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="grp_fu_549_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="96" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="r_V_45" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_lshbi_U749" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="97" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="r_V_46" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_shibs_U750" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="98" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="74" name="tmp_59" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="tmp_59_reg_1447" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="99" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="74" name="zext_ln662_1" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="zext_ln662_1_fu_579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="100" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="74" name="tmp_36" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="tmp_36_reg_1452" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="101" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="val_V_1" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="val_V_1_fu_582_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="102" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="122" name="zext_ln122_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="zext_ln122_1_fu_588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="103" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="122" name="tmp_i1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_sig8j_U748" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="104" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="122" name="rem_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dadEe_U744" latency="13" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="105" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="bitcast_ln123_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="bitcast_ln123_1_fu_592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="106" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="tmp_32" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="tmp_32_fu_596_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="107" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="trunc_ln123_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="trunc_ln123_1_fu_606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="108" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="icmp_ln123_2" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="icmp_ln123_2_fu_610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="109" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="icmp_ln123_3" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="icmp_ln123_3_fu_616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="110" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="or_ln123_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="or_ln123_1_fu_622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="111" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="tmp_33" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="112" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="bitNPlusOne_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="bitNPlusOne_1_fu_753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="113" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="124" name="tmp_34" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U747" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="114" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="124" name="bitsMore_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="bitsMore_1_fu_679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="115" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="and_ln188_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln188_2_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="116" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="select_ln188" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln188_fu_757_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="117" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="188" name="select_ln188_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln188_1_fu_656_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="118" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="195" name="icmp_ln195" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln195_fu_632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="119" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="195" name="icmp_ln195_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln195_1_fu_662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="120" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="195" name="or_ln195" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln195_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="121" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="195" name="or_ln195_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln195_1_fu_692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="122" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="195" name="xor_ln195" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="xor_ln195_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="123" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="195" name="select_ln195" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln195_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="124" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="199" name="shl_ln199" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="shl_ln199_fu_638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="125" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="199" name="regime_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="regime_1_fu_644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="126" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="sub_ln200" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="sub_ln200_fu_650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="127" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="zext_ln200" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="zext_ln200_fu_668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="128" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="shl_ln200" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="shl_ln200_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="129" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="zext_ln200_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="zext_ln200_1_fu_709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="130" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="shl_ln200_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="shl_ln200_1_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="131" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="trunc_ln200" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln200_fu_718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="132" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="trunc_ln200_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln200_1_fu_721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="133" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="trunc_ln200_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln200_2_fu_725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="134" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="or_ln200" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln200_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="135" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="200" name="or_ln200_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln200_1_fu_767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="136" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="202" name="or_ln202" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln202_fu_729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="137" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="202" name="or_ln202_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln202_1_fu_735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="138" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="202" name="or_ln202_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln202_2_fu_741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="139" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="202" name="or_ln202_3" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln202_3_fu_747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="140" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="202" name="and_ln202" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln202_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="141" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="202" name="empty_254" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="empty_254_fu_777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="142" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="202" name="empty_255" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="empty_255_fu_781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="149" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="icmp_ln168" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln168_fu_829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="150" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="bitcast_ln168" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="bitcast_ln168_fu_793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="151" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="tmp_22" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="tmp_22_fu_797_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="152" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="trunc_ln168" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln168_fu_807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="153" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="icmp_ln168_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln168_1_fu_811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="154" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="icmp_ln168_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln168_2_fu_817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="155" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="or_ln168" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln168_fu_823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="156" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="tmp_23" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="157" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="and_ln168_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln168_1_fu_835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="158" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="and_ln168" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln168_fu_840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="161" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="f_assign_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dmeOg_U745" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="162" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="168" name="reg" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="reg_fu_846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="165" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="169" name="tmp_25" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="166" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="169" name="and_ln169" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln169_fu_852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="167" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="169" name="f_assign_3" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dmeOg_U745" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="168" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="169" name="select_ln169" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln169_fu_857_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="169" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="170" name="zext_ln170" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="zext_ln170_fu_1081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="170" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="170" name="zext_ln170_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="zext_ln170_1_fu_864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="171" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="170" name="fracLength" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fracLength_fu_868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="172" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="170" name="sext_ln170" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="sext_ln170_fu_911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="173" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="170" name="sext_ln170_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="sext_ln170_1_fu_1150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="174" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="171" name="tmp_55" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="tmp_55_reg_1580" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="175" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="171" name="xor_ln171" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="xor_ln171_fu_1217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="176" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="119" name="frac" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dadEe_U744" latency="13" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="177" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="120" name="shl_ln120" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="shl_ln120_fu_914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="178" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="120" name="zext_ln120" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="zext_ln120_fu_920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="179" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="120" name="tmp_i" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_sig8j_U748" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="180" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="120" name="scaled" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dmeOg_U745" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="181" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="475" name="p_Val2_107" contextFuncName="fp_struct" moduleName="double_to_posit16" rtlName="p_Val2_107_fu_924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="182" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="477" name="tmp_V_204" contextFuncName="fp_struct" moduleName="double_to_posit16" rtlName="tmp_V_204_fu_928_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="183" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="478" name="tmp_V_205" contextFuncName="fp_struct" moduleName="double_to_posit16" rtlName="tmp_V_205_fu_938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="184" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="68" name="mantissa_V" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="mantissa_V_fu_978_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="185" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="68" name="zext_ln682" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="grp_fu_1008_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="186" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="502" name="zext_ln502" contextFuncName="expv" moduleName="double_to_posit16" rtlName="zext_ln502_fu_942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="187" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="502" name="add_ln502" contextFuncName="expv" moduleName="double_to_posit16" rtlName="add_ln502_fu_946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="188" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="isNeg" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="isNeg_reg_1617" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="189" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="sub_ln1311" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="sub_ln1311_fu_960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="190" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="sext_ln1311" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="sext_ln1311_fu_966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="191" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="ush" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="ush_fu_970_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="192" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="sext_ln1311_3" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="sext_ln1311_3_fu_991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="193" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="zext_ln1287" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="grp_fu_1008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="194" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="zext_ln1285" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="grp_fu_1002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="195" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="r_V" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_lshbi_U751" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="196" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="r_V_44" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_shibs_U752" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="197" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="74" name="tmp_57" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="tmp_57_reg_1647" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="198" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="74" name="zext_ln662" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="zext_ln662_fu_1032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="199" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="74" name="tmp_35" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="tmp_35_reg_1652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="200" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="71" name="val_V" contextFuncName="generic_cast_IEEE754&lt;unsigned short, 6, double&gt;" moduleName="double_to_posit16" rtlName="val_V_fu_1035_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="201" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="122" name="zext_ln122" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="zext_ln122_fu_1041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="202" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="122" name="tmp_i_252" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_sig8j_U748" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="203" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="122" name="rem" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dadEe_U744" latency="13" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="204" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="bitcast_ln123" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="bitcast_ln123_fu_1045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="205" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="tmp_26" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="tmp_26_fu_1049_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="206" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="trunc_ln123" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="trunc_ln123_fu_1059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="207" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="icmp_ln123" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="icmp_ln123_fu_1063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="208" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="icmp_ln123_1" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="icmp_ln123_1_fu_1069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="209" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="or_ln123" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="or_ln123_fu_1075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="210" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="tmp_27" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="211" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="123" name="bitNPlusOne" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="bitNPlusOne_fu_1222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="212" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="124" name="tmp_28" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U747" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="213" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="124" name="bitsMore" contextFuncName="convertFractionP16" moduleName="double_to_posit16" rtlName="bitsMore_fu_1109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="214" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="173" name="bitcast_ln173" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="bitcast_ln173_fu_882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="215" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="173" name="tmp_29" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="tmp_29_fu_885_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="216" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="173" name="trunc_ln173" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln173_fu_895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="217" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="173" name="icmp_ln173" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln173_fu_899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="218" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="173" name="icmp_ln173_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln173_1_fu_905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="219" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="173" name="or_ln173" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln173_fu_1114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="220" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="173" name="tmp_30" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="fpgaconvnet_ip_dcfYi_U746" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="221" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="173" name="and_ln173" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln173_fu_1118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="222" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="171" name="select_ln171" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln171_fu_1123_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="223" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="171" name="select_ln171_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln171_1_fu_1130_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="224" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="175" name="icmp_ln175" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln175_fu_1085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="225" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="175" name="icmp_ln175_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="icmp_ln175_1_fu_1136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="226" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="175" name="or_ln175" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln175_fu_1153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="227" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="175" name="or_ln175_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln175_1_fu_1157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="228" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="175" name="xor_ln175" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="xor_ln175_fu_1161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="229" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="175" name="select_ln175" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln175_fu_1167_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="230" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="180" name="shl_ln180" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="shl_ln180_fu_1091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="231" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="180" name="regime" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="regime_fu_1097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="232" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="sub_ln181" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="sub_ln181_fu_1103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="233" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="zext_ln181" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="zext_ln181_fu_1142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="234" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="shl_ln181" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="shl_ln181_fu_1145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="235" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="zext_ln181_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="zext_ln181_1_fu_1174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="236" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="shl_ln181_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="shl_ln181_1_fu_1177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="237" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="trunc_ln181" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln181_fu_1183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="238" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="trunc_ln181_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln181_1_fu_1186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="239" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="trunc_ln181_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="trunc_ln181_2_fu_1190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="240" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="or_ln181" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln181_fu_1226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="241" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="181" name="or_ln181_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln181_1_fu_1230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="242" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="183" name="or_ln183" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln183_fu_1194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="243" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="183" name="or_ln183_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln183_1_fu_1200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="244" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="183" name="or_ln183_2" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln183_2_fu_1205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="245" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="183" name="or_ln183_3" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="or_ln183_3_fu_1211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="246" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="183" name="and_ln183" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln183_fu_1235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="247" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="183" name="and_ln183_1" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="and_ln183_1_fu_1240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="248" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="183" name="empty" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="empty_fu_1246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="249" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="183" name="empty_253" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="empty_253_fu_1250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="253" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="207" name="sub_ln207" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="sub_ln207_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="254" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="206" name="select_ln206" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln206_fu_1256_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="257" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="153" name="select_ln153" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln153_fu_370_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="260" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="148" name="select_ln148" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln148_fu_363_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="143" name="select_ln143" contextFuncName="double_to_posit16" moduleName="double_to_posit16" rtlName="select_ln143_fu_356_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="30" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="475" name="p_Val2_s" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_s_fu_652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="31" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="476" name="p_Result_s" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_s_reg_2792" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="32" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="477" name="tmp_V_137" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_137_fu_664_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="33" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="478" name="tmp_V_138" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_138_fu_674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="34" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="475" name="p_Val2_7" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_7_fu_678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="35" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="476" name="p_Result_23" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_23_reg_2805" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="36" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="477" name="tmp_V_139" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_139_reg_2814" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="37" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="478" name="tmp_V_140" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_140_fu_700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="38" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="502" name="zext_ln502" contextFuncName="expv" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln502_fu_704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="39" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="502" name="b_exp" contextFuncName="expv" moduleName="pow_generic&lt;double&gt;" rtlName="b_exp_fu_708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="40" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="502" name="zext_ln502_1" contextFuncName="expv" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln502_1_fu_760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="41" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="502" name="m_exp" contextFuncName="expv" moduleName="pow_generic&lt;double&gt;" rtlName="m_exp_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="42" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="363" name="icmp_ln833" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln833_fu_769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="43" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="369" name="icmp_ln369" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln369_fu_714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="44" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="369" name="icmp_ln833_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln833_1_fu_720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="45" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="369" name="and_ln369" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln369_fu_774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="46" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="370" name="xor_ln936" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="xor_ln936_fu_778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="47" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="370" name="x_is_p1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="x_is_p1_fu_783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="48" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="371" name="x_is_n1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="x_is_n1_fu_789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="49" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h" linenumber="18" name="icmp_ln833_3" contextFuncName="generic_isinf&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln833_3_fu_794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="50" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h" linenumber="18" name="icmp_ln833_4" contextFuncName="generic_isinf&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln833_4_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="51" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h" linenumber="18" name="and_ln18" contextFuncName="generic_isinf&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln18_fu_799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="52" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="icmp_ln837" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln837_fu_804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="53" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="and_ln18_1" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln18_1_fu_809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="54" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="icmp_ln833_5" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln833_5_fu_732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="55" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="icmp_ln837_1" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln837_1_fu_815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="56" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="18" name="and_ln18_2" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln18_2_fu_820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="57" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="379" name="icmp_ln833_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln833_2_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="58" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h" linenumber="18" name="and_ln18_3" contextFuncName="generic_isinf&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln18_3_fu_825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="59" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="386" name="or_ln386" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln386_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="60" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="386" name="or_ln386_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln386_1_fu_885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="61" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="386" name="xor_ln386" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="xor_ln386_fu_890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="62" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="402" name="tmp_18" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_18_fu_744_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="63" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="402" name="add_ln601" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln601_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="64" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="402" name="zext_ln601" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln601_fu_829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="65" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="402" name="lshr_ln601" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lshr_ln601_fu_832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="158" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="66" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="402" name="p_Result_58" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_58_fu_838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="52" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="67" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="402" name="icmp_ln402" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln402_fu_843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="68" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="402" name="isNeg" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="isNeg_reg_2928" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="69" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="402" name="or_ln402" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln402_fu_896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="70" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="407" name="and_ln407" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln407_fu_857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="71" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="407" name="or_ln407" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln407_fu_863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="72" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="407" name="or_ln407_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln407_1_fu_869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="75" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="415" name="xor_ln415" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="xor_ln415_fu_900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="76" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="415" name="and_ln415" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln415_fu_905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="77" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="415" name="icmp_ln415_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln415_1_fu_875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="78" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="415" name="and_ln415_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln415_2_fu_911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="79" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="415" name="and_ln415_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln415_1_fu_916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="80" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="415" name="or_ln415" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln415_fu_922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="81" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="415" name="or_ln415_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln415_2_fu_927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="82" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="415" name="or_ln415_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln415_1_fu_932_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="83" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="415" name="icmp_ln415" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln415_fu_940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="86" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="442" name="xor_ln936_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="xor_ln936_1_fu_946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="87" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="442" name="y_is_pinf" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="y_is_pinf_fu_1018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="88" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="443" name="y_is_ninf" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="y_is_ninf_fu_1022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="89" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="445" name="tmp_20" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_20_fu_1026_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="90" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="445" name="xor_ln445" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="xor_ln445_fu_1033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="91" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="450" name="icmp_ln450" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln450_fu_951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="92" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="451" name="icmp_ln451" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln451_fu_956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="93" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="451" name="icmp_ln451_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln451_1_fu_961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="94" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="451" name="bvh_d_index" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="bvh_d_index_fu_966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="95" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="451" name="sext_ln451" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln451_fu_971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="96" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="451" name="p_Result_59" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_59_fu_975_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="97" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="450" name="xor_ln450" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="xor_ln450_fu_982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="98" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="451" name="and_ln451" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln451_fu_988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="99" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="451" name="and_ln451_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln451_1_fu_994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="100" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="451" name="and_ln451_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln451_2_fu_1000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="101" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="450" name="or_ln450" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln450_fu_1006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="102" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="453" name="r_sign" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_sign_fu_1012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="105" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="and_ln460" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln460_fu_1039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="106" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="tmp_21" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_21_fu_1045_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="107" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="and_ln460_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln460_1_fu_1052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="108" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="and_ln460_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln460_2_fu_1058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="109" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="and_ln460_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln460_3_fu_1062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="110" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="or_ln460" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln460_fu_1066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="111" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="or_ln460_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln460_1_fu_1072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="112" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="or_ln460_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln460_2_fu_1078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="113" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="or_ln460_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln460_3_fu_1084_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="114" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="460" name="icmp_ln460" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln460_fu_1092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="117" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="495" name="p_Result_61" contextFuncName="data" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_61_fu_2602_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="118" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="512" name="bitcast_ln512_1" contextFuncName="to_double" moduleName="pow_generic&lt;double&gt;" rtlName="bitcast_ln512_1_fu_2609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="121" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="467" name="and_ln467" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln467_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="122" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="467" name="and_ln467_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln467_1_fu_1104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="123" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="467" name="and_ln467_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln467_2_fu_1110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="124" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="467" name="and_ln467_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln467_3_fu_1114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="125" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="467" name="or_ln467" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln467_fu_1118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="126" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="467" name="or_ln467_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln467_1_fu_1124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="127" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="467" name="or_ln467_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln467_3_fu_1130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="128" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="467" name="or_ln467_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln467_2_fu_1136_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="129" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="467" name="icmp_ln467" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln467_fu_1144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="132" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="495" name="p_Result_62" contextFuncName="data" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_62_fu_2613_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="133" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="512" name="bitcast_ln512_2" contextFuncName="to_double" moduleName="pow_generic&lt;double&gt;" rtlName="bitcast_ln512_2_fu_2620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="136" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="504" name="tmp_22" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_22_reg_2979" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="137" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="508" name="p_Result_63" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_63_fu_1183_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="138" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="510" name="index0_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="index0_V_fu_1157_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="139" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="514" name="r_V_s" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_s_fu_1192_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="140" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="514" name="r_V_29" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_29_fu_1199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="141" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="515" name="b_exp_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="b_exp_1_fu_1166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="142" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="504" name="b_frac_V_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="b_frac_V_1_fu_1203_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="143" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="504" name="b_exp_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="b_exp_3_fu_1171_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="145" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="523" name="Elog2_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muMgi_U777" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="146" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="531" name="zext_ln498" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_fu_1178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="151" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="545" name="zext_ln682" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1213_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="152" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="545" name="mul_ln682" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muvdy_U760" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="153" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="545" name="z1_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="z1_V_fu_1228_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="154" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="67" name="a_V" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_reg_3023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="155" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="68" name="trunc_ln657" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln657_fu_1248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="156" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="tmp_23" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_23_fu_1251_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="157" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="sf" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sf_fu_1258_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="158" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="tmp_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_2_fu_1267_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="159" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="zext_ln1287_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln1287_2_fu_1276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="160" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="eZ_V" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_fu_1280_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="76" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="161" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_1_fu_1288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="162" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln682_1_fu_1296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="163" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_1_fu_1300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="164" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_4_fu_1304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="84" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="165" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1242_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="166" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln1072_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1242_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="167" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_30" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muwdI_U761" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="168" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_2_fu_1310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="169" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_2_fu_1313_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="170" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_5_fu_1316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="171" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="p_Val2_23" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_23_reg_3049" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="172" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln498_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_1_fu_1841_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="175" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln155" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="176" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="226" name="p_Val2_28" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adOgC_U779" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="177" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="67" name="a_V_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_1_reg_3055" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="178" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="eZ_V_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_1_fu_1352_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="179" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="tmp_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_3_reg_3061" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="180" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_3_fu_1359_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="181" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln682_2_fu_1366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="182" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_3_fu_1370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="183" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_6_fu_1374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="89" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="184" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1386_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="185" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln1072_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1386_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="186" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_31" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muxdS_U762" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="187" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="shl_ln685_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="shl_ln685_1_fu_1392_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="188" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln685" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln685_fu_1399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="189" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="sub_ln685" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sub_ln685_fu_1403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="89" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="190" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="p_Val2_30" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_30_fu_1422_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="191" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln498_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_2_fu_1845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="194" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln155_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1919_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="195" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="67" name="a_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_2_reg_3092" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="196" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="68" name="trunc_ln657_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln657_1_fu_1418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="197" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="eZ_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_2_fu_1429_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="198" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_4_fu_1438_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="199" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1453_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="200" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="201" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_7" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adyd2_U763" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="202" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1466_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="203" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln1072_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1466_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="204" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_32" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muzec_U764" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="205" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1486_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="206" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_5_fu_1475_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="207" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="208" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_8" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_suAem_U765" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="209" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="p_Val2_37" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_37_reg_3143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="210" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln498_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_4_fu_1849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="213" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln155_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="214" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="67" name="a_V_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_3_reg_3149" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="215" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="eZ_V_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_3_fu_1522_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="216" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="tmp_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_5_reg_3155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="217" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_6_fu_1529_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="218" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1544_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="219" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="220" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_9" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adBew_U766" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="221" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_8" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1556_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="222" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln1072_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1556_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="223" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_33" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muCeG_U767" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="224" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_7" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1576_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="225" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_7" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_7_fu_1565_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="226" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="227" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_suDeQ_U768" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="228" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="p_Val2_44" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_44_reg_3200" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="229" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln498_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_5_fu_1903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="232" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln155_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln155_3_fu_1934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="233" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="67" name="a_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_4_reg_3206" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="234" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="eZ_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_4_fu_1612_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="235" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="tmp_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_6_reg_3212" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="236" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_8" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_8_fu_1619_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="237" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_7" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1634_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="238" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_8" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="239" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_11" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adEe0_U769" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="240" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1646_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="241" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln1072_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1646_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="242" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_34" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muFfa_U770" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="243" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_9" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1666_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="244" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_9" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_9_fu_1655_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="245" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_8" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="246" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_12" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_suGfk_U771" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="247" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="p_Val2_51" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_51_reg_3257" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="248" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln498_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_6_fu_1907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="251" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln155_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln155_4_fu_1937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="252" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="67" name="a_V_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_5_reg_3263" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="253" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="eZ_V_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_5_fu_1702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="254" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="tmp_7" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_7_reg_3269" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="255" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_10_fu_1709_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="256" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_9" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1724_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="257" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="258" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_13" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adHfu_U772" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="259" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_12" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1736_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="260" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln1072_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1736_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="261" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_35" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muIfE_U773" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="262" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_11" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1756_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="263" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_11" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_11_fu_1745_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="264" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="265" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_14" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_suJfO_U774" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="266" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="p_Val2_58" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_58_reg_3314" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="267" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln498_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_10_fu_1911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="270" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln155_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln155_5_fu_1940_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="271" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="67" name="a_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_6_reg_3320" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="272" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="71" name="eZ_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_6_fu_1792_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="273" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="tmp_8" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_8_reg_3326" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="274" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="lhs_V_12" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_12_fu_1799_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="275" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_11" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1814_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="276" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_12" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="277" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_15" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adKfY_U775" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="278" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_14" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1826_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="279" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln1072_9" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1826_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="280" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="r_V_36" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muLf8_U776" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="281" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="rhs_V_13" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_13_fu_1853_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="282" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="zext_ln682_12" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="283" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="73" name="ret_V_16" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_suNgs_U778" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="284" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln498_11" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_11_fu_1915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="287" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="75" name="zext_ln155_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln155_6_fu_1943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="288" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="add_ln657" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adPgM_U780" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="289" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="zext_ln657_17" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1949_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="290" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="add_ln657_1" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adOgC_U782" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="291" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="add_ln657_2" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln657_2_fu_1954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="100" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="292" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="add_ln657_3" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln657_3_fu_1960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="90" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="293" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="zext_ln657_18" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_18_fu_1966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="294" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="add_ln657_4" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln657_4_fu_1969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="100" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="295" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="zext_ln657_19" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1977_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="296" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="add_ln657_5" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adOgC_U783" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="297" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="238" name="log_sum_V_1" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="log_sum_V_1_fu_1992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="298" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="548" name="tmp_9" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_9_reg_3411" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="299" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="550" name="trunc_ln7" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln7_reg_3416" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="300" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="551" name="zext_ln1070" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln1070_fu_1925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="301" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="551" name="r_V_37" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muQgW_U781" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="302" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="551" name="lshr_ln" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lshr_ln_reg_3532" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="303" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="551" name="lhs_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_fu_1995_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="304" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="551" name="zext_ln682_13" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2009_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="305" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="551" name="zext_ln657_16" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="306" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="551" name="ret_V_17" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_suRg6_U784" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="307" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="551" name="trunc_ln662_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln662_1_reg_3557" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="308" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="551" name="sum_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sum_V_fu_2046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="309" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="554" name="lhs_V_13" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_13_fu_2015_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="310" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="554" name="sext_ln682" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="311" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="554" name="zext_ln657" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2030_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="312" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="554" name="ret_V_18" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adShg_U785" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="313" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="554" name="zext_ln657_5" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2056_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="314" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="554" name="zext_ln657_6" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2056_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="315" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="554" name="ret_V_19" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_adThq_U786" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="316" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="554" name="log_base_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="log_base_V_reg_3577" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="317" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="565" name="p_Result_64" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_64_fu_2072_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="318" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="566" name="e_frac_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="e_frac_V_fu_2079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="319" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="566" name="e_frac_V_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="e_frac_V_2_fu_2085_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="322" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="568" name="m_frac_l_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muUhA_U787" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="323" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="ush_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ush_1_fu_2104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="324" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="sext_ln1311" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln1311_fu_2109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="325" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="sext_ln1311_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln1311_1_fu_2143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="326" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="ush" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ush_fu_2113_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="327" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="sext_ln1311_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln1311_2_fu_2126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="328" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="zext_ln1287" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln1287_fu_2129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="329" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="r_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_asVhK_U788" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="330" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="r_V_17" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_shWhU_U789" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="331" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="trunc_ln1312" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln1312_fu_2155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="332" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="trunc_ln1312_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln1312_1_fu_2159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="333" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="574" name="m_fix_l_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_l_V_fu_2163_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="130" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="334" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="575" name="zext_ln1253" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln1253_fu_2172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="335" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="575" name="r_V_18" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_shXh4_U791" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="336" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="575" name="r_V_19" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_asYie_U792" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="337" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="575" name="r_V_38" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_38_fu_2285_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="130" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="338" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="581" name="tmp_24" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_24_reg_3616" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="339" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="582" name="zext_ln1253_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="340" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="582" name="r_V_21" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_asVhK_U790" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="341" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="581" name="trunc_ln581" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln581_fu_2168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="342" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="581" name="select_ln581" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="select_ln581_fu_2185_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="130" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="343" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="581" name="m_fix_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_V_reg_3665" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="344" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="584" name="m_fix_hi_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_hi_V_fu_2200_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="345" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="589" name="p_Result_65" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_65_reg_3670" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="347" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="r_V_39" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_ma5jm_U799" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="348" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="rhs_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_fu_2222_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="350" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="ret_V_20" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_ma5jm_U799" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="351" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="tmp" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_reg_3685" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="352" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="p_Result_42" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_42_fu_2245_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="353" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="trunc_ln805" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln805_fu_2242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="354" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="icmp_ln805" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln805_fu_2252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="355" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="add_ln313" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln313_fu_2257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="356" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="select_ln313" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="select_ln313_fu_2262_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="357" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="592" name="r_exp_V_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_exp_V_3_fu_2269_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="359" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="597" name="r_V_40" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_muZio_U793" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="360" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="597" name="m_fix_a_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_a_V_reg_3729" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="361" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="603" name="lhs_V_14" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_14_fu_2308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="362" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="603" name="rhs_V_14" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_14_fu_2311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="363" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="603" name="ret_V_21" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_21_fu_2314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="79" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="364" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="634" name="m_diff_hi_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_diff_hi_V_reg_3734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="365" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="640" name="zext_ln498_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_3_fu_2490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="368" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="259" name="Z2_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z2_V_reg_3739" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="369" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="261" name="Z3_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z3_V_reg_3746" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="370" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="262" name="Z4_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z4_V_fu_2350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="371" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="277" name="Z4_ind_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z4_ind_V_reg_3757" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="372" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="278" name="zext_ln498_7" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_7_fu_2364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="375" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="278" name="f_Z4_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="f_Z4_V_reg_3767" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="376" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="279" name="lhs_V_15" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_15_fu_2382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="377" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="279" name="rhs_V_15" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_15_fu_2385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="378" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="279" name="ret_V_22" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_22_fu_2388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="43" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="379" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="283" name="zext_ln498_8" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_8_fu_2378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="382" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="284" name="tmp_i" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_i_fu_2394_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="383" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="284" name="ret_V_23" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_23_fu_2437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="384" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="287" name="zext_ln1070_1" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2409_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="385" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="287" name="zext_ln1072_7" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2409_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="386" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="287" name="r_V_41" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_mu0iy_U794" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="387" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="287" name="tmp_s" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_s_reg_3803" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="388" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="294" name="zext_ln657_22" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_22_fu_2425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="389" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="294" name="add_ln657_6" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln657_6_fu_2428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="43" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="390" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="294" name="zext_ln657_24" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_24_fu_2440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="391" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="294" name="exp_Z2P_m_1_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z2P_m_1_V_fu_2443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="51" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="392" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="302" name="zext_ln498_9" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln498_9_fu_2433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="395" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="303" name="tmp_1" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_1_reg_3824" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="396" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="303" name="lshr_ln662_s" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="lshr_ln662_s_fu_2459_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="397" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="306" name="zext_ln1070_2" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2474_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="398" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="306" name="zext_ln1072_8" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2474_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="399" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="306" name="r_V_42" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_mu1iI_U795" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="400" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="306" name="tmp_4" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_4_reg_3840" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="401" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="309" name="lhs_V_16" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_16_fu_2502_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="402" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="309" name="zext_ln682_14" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln682_14_fu_2512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="403" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="309" name="zext_ln657_25" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_25_fu_2494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="404" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="309" name="add_ln657_8" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="add_ln657_8_fu_2497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="51" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="405" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="309" name="zext_ln657_26" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="zext_ln657_26_fu_2516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="406" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="309" name="exp_Z1P_m_1_l_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z1P_m_1_l_V_fu_2519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="59" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="407" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="313" name="exp_Z1P_m_1_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z1P_m_1_V_reg_3860" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="408" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="642" name="exp_Z1_hi_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z1_hi_V_reg_3865" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="409" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="lhs_V_17" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_17_fu_2557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="410" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="ret_V_24" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_24_fu_2560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="66" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="411" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="r_V_27" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2551_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="412" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="zext_ln1072" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2551_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="413" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="r_V_43" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_mu2iS_U796" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="414" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="lhs_V_18" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2590_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="415" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="zext_ln657_23" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="416" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="zext_ln1146" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="417" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="trunc_ln1146" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln1146_fu_2566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="418" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="trunc_ln1146_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2596_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="419" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="ret_V_25" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_ad3i2_U797" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="420" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="add_ln1146_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="fpgaconvnet_ip_ad4jc_U798" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="421" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="645" name="trunc_ln662_s" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln662_s_fu_2624_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="422" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="651" name="tmp_27" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_27_fu_2634_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="423" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="652" name="tmp_10" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_10_fu_2642_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="424" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="652" name="and_ln" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="and_ln_fu_2652_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="425" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="653" name="r_exp_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_exp_V_fu_2660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="426" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="651" name="select_ln656" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="select_ln656_fu_2665_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="59" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="427" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="651" name="r_exp_V_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_exp_V_2_fu_2673_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="430" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="657" name="tmp_29" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_637_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="431" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="657" name="icmp_ln849_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="434" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="657" name="sext_ln1453" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sext_ln1453_fu_2290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="435" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="657" name="icmp_ln657" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln657_fu_2293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="436" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="657" name="tmp_28" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_637_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="437" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="657" name="icmp_ln849" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="438" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="657" name="or_ln657" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_ln657_fu_2691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="441" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="674" name="icmp_ln853" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_ln853_fu_2696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="444" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="685" name="tmp_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_fu_2701_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="445" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="686" name="trunc_ln168" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="trunc_ln168_fu_2710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="446" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="686" name="out_exp_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="out_exp_V_fu_2713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="447" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="495" name="p_Result_69" contextFuncName="data" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_69_fu_2719_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="448" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="512" name="bitcast_ln512_6" contextFuncName="to_double" moduleName="pow_generic&lt;double&gt;" rtlName="bitcast_ln512_6_fu_2728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="451" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="495" name="p_Result_68" contextFuncName="data" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_68_fu_2733_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="452" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="512" name="bitcast_ln512_5" contextFuncName="to_double" moduleName="pow_generic&lt;double&gt;" rtlName="bitcast_ln512_5_fu_2740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="455" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h" linenumber="658" name="tmp_30" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_30_fu_2745_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="458" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="495" name="p_Result_66" contextFuncName="data" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_66_fu_2752_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="459" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="512" name="bitcast_ln512_3" contextFuncName="to_double" moduleName="pow_generic&lt;double&gt;" rtlName="bitcast_ln512_3_fu_2759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="462" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="495" name="p_Result_67" contextFuncName="data" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_67_fu_2764_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="463" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="512" name="bitcast_ln512_4" contextFuncName="to_double" moduleName="pow_generic&lt;double&gt;" rtlName="bitcast_ln512_4_fu_2771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="466" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="495" name="p_Result_60" contextFuncName="data" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_60_fu_2680_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="467" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="512" name="bitcast_ln512" contextFuncName="to_double" moduleName="pow_generic&lt;double&gt;" rtlName="bitcast_ln512_fu_2687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="27" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="54" name="icmp_ln54" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="icmp_ln54_fu_538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="30" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="55" name="icmp_ln55" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="icmp_ln55_fu_544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="33" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="58" name="neg" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="neg_reg_1046" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="36" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="60" name="trunc_ln60" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="trunc_ln60_fu_558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="37" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="60" name="xor_ln60" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln60_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="38" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="60" name="zext_ln60" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="zext_ln60_fu_568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="42" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="68" name="trunc_ln68" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="trunc_ln68_fu_572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="43" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="68" name="regSign" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="regSign_reg_1055" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="44" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_fu_584_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="45" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_fu_592_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="46" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_31" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_31_fu_598_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="47" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="50" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_1" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_1_fu_612_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="51" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_32" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_32_fu_618_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="52" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_1" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_1_fu_626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="55" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_2" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_2_fu_632_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="56" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_34" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_34_fu_638_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="57" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_2" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_2_fu_646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="60" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_3" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_3_fu_652_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="61" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_35" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_35_fu_658_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="62" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_3" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_3_fu_666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="65" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_4" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_4_fu_672_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="66" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_36" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_36_fu_678_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="67" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_4" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_4_fu_686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="70" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_5" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_5_fu_692_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="71" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_37" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_37_fu_698_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="72" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_5" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_5_fu_706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="75" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_6" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_6_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="76" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_38" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_38_fu_718_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="77" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_6" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_6_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="80" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_7" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_7_fu_732_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="81" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_39" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_39_fu_738_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="82" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_7" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_7_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="85" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_8" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_8_fu_752_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="86" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_40" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_40_fu_758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="87" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_8" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_8_fu_766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="90" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_9" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_9_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="91" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_41" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_41_fu_778_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="92" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_9" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_9_fu_786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="95" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_10" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_10_fu_792_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="96" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_42" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_42_fu_798_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="97" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_10" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_10_fu_806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="100" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_11" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_11_fu_812_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="101" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_43" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_43_fu_818_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="102" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_11" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_11_fu_826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="105" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_12" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_12_fu_832_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="106" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="tmp_44" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_44_fu_838_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="107" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_12" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_12_fu_846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="110" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="72" name="shl_ln72_13" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="shl_ln72_13_fu_852_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="111" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="xor_ln70_13" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln70_13_fu_858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="112" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="p_tmp_4_13" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="p_tmp_4_13_fu_864_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="113" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="p_10_cast" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="p_10_cast_fu_872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="114" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="70" name="p_11_cast_cast_cast" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="p_11_cast_cast_cast_fu_876_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="121" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="78" name="zext_ln78" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="zext_ln78_fu_884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="122" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="78" name="zext_ln78_1" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="zext_ln78_1_fu_888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="123" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="78" name="add_ln78" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="add_ln78_fu_892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="124" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="78" name="zext_ln78_2" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="zext_ln78_2_fu_898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="125" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="78" name="sub_ln78" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="sub_ln78_fu_902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="126" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="78" name="k" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="k_fu_908_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="129" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="82" name="tmp_45" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_45_fu_915_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="130" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="83" name="remaining" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="remaining_fu_921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="135" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="88" name="icmp_ln88" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="icmp_ln88_fu_927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="136" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="89" name="tmp_46" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_46_fu_933_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="137" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="90" name="tmp_47" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_47_fu_941_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="138" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="91" name="remaining_2" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="remaining_2_fu_947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="139" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="88" name="and_ln88" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="and_ln88_fu_953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="140" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="88" name="remaining_3" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="remaining_3_fu_959_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="141" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="88" name="tmp_48" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_48_fu_967_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="142" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="97" name="zext_ln97" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="zext_ln97_fu_975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="149" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="97" name="zext_ln97_1" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="zext_ln97_1_fu_979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="150" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="97" name="icmp_ln97" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="icmp_ln97_fu_983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="152" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="97" name="i" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="i_fu_988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="155" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="98" name="tmp_49" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_49_reg_1227" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="156" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="99" name="frac" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="fpgaconvnet_ip_da6jw_U851" latency="13" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="157" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="98" name="frac_1" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="frac_1_fu_1012_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="158" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="101" name="bitVal" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="fpgaconvnet_ip_dmeOg_U852" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="159" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="102" name="tmp_50" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="tmp_50_fu_1002_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="162" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="107" name="sext_ln107" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="grp_fu_525_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="163" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="107" name="y_assign" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="fpgaconvnet_ip_si7jG_U853" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="164" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp" linenumber="7" name="tmp_i" contextFuncName="pow" moduleName="posit16_to_double" rtlName="grp_pow_generic_double_s_fu_450" latency="181" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="165" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="107" name="y_assign_1" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="fpgaconvnet_ip_sig8j_U854" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="166" filename="/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp" linenumber="7" name="tmp_i1" contextFuncName="pow" moduleName="posit16_to_double" rtlName="grp_pow_generic_double_s_fu_481" latency="181" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.2/continuous/2019_11_06_2708876/src/products"&gt;&lt;\/item&gt;
<item  id="167" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="107" name="tmp_s" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="fpgaconvnet_ip_dmeOg_U852" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="168" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="107" name="result" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="fpgaconvnet_ip_dmeOg_U852" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="171" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="108" name="bitcast_ln108" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="bitcast_ln108_fu_1018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="172" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="108" name="xor_ln108" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="xor_ln108_fu_1022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="65" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="173" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="108" name="bitcast_ln108_1" contextFuncName="posit16_to_double" moduleName="posit16_to_double" rtlName="bitcast_ln108_1_fu_1028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="30" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="da" contextFuncName="convertP16ToDouble" moduleName="posit16_multiply" rtlName="grp_posit16_to_double_fu_56" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="31" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="db" contextFuncName="convertP16ToDouble" moduleName="posit16_multiply" rtlName="grp_posit16_to_double_fu_86" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="32" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="236" name="prod" contextFuncName="p16_mul" moduleName="posit16_multiply" rtlName="fpgaconvnet_ip_dmeOg_U858" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="33" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="237" name="result_ui" contextFuncName="p16_mul" moduleName="posit16_multiply" rtlName="grp_double_to_posit16_fu_116" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="178" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="201" name="icmp_ln201" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln201_fu_2625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="180" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="202" name="pixel_index" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="pixel_index_fu_2631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="187" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_fu_3049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="188" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_149" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_149_reg_23584" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="189" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_fu_2645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="190" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_fu_3054_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="191" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_s_fu_3059_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="192" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_24_fu_3069_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="193" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_fu_3077_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="194" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_fu_3129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="195" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_fu_3134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="196" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_fu_3407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="197" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_150" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_150_reg_24562" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="198" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_fu_5417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="199" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_fu_3138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="200" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_fu_3142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="201" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_fu_3422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="202" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_fu_3425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="203" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_50" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_50_fu_3431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="204" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_1_fu_3436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="205" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_fu_5422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="206" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_151" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_151_fu_5427_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="207" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_fu_5434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="208" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_fu_5440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="209" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_25_fu_5445_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="210" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_fu_5452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="211" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_fu_5458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="212" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln_fu_5464_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="213" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_5491_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="214" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_5483_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="215" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_fu_5478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="216" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_fu_3442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="217" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U909" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="218" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_2_fu_8649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="219" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_fu_3447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="220" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_5491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="221" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U910" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="222" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_fu_8652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="223" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_fu_8658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="224" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_fu_8661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="225" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln_reg_27846" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="226" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_fu_12575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="227" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_152" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_152_reg_27851" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="228" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_fu_12561_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="229" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_fu_3085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="230" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_fu_12578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="231" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_fu_12583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="232" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_s_fu_12588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="233" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_26_fu_12595_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="234" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_fu_12607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="235" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln739_fu_14375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="236" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_42" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U861" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="237" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_fu_16639_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="238" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2214" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="240" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_1_fu_3089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="241" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_153" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_153_reg_23601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="242" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_1_fu_2659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="243" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_1_fu_3094_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="244" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_27_fu_3099_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="245" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_28_fu_3109_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="246" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_fu_3117_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="247" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_1_fu_3148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="248" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_1_fu_3153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="249" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_1_fu_3452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="250" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_154" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_154_reg_24588" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="251" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_2_fu_5497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="252" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_1_fu_3157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="253" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_1_fu_3161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="254" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_1_fu_3467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="255" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_1_fu_3470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="256" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_51" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_51_fu_3476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="257" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_3_fu_3481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="258" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_1_fu_5502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="259" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_155" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_155_fu_5507_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="260" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_1_fu_5514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="261" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_1_fu_5520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="262" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_29_fu_5525_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_1_fu_5532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="264" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_25_fu_5538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="265" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_fu_5544_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="266" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_5571_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="267" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_5563_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="268" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_1_fu_5558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="269" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_1_fu_3487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="270" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U911" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="271" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_5_fu_8685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="272" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_1_fu_3492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="273" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_5571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="274" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U912" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="275" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_1_fu_8688_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="276" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_1_fu_8694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="277" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_1_fu_8697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="278" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_1_reg_27856" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="279" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_1_fu_12611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="280" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_156" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_156_reg_27861" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="281" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_1_fu_12568_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="282" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_1_fu_3125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="283" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_1_fu_12614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="284" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_1_fu_12619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="285" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_25_fu_12624_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="286" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_30_fu_12631_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="287" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_1_fu_12643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="288" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln739_1_fu_14379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="289" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_44" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U862" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="290" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_1" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_1_fu_16646_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="291" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_1" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2219" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="292" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_798" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="293" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i4" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1518" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="294" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_fu_16943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="295" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_fu_16947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="296" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_157" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_157_reg_31606" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="297" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_31_fu_16959_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="298" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_fu_16969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="299" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_fu_16973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="300" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_26_fu_16977_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="301" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_fu_16985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="302" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_fu_16989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="303" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_fu_16995_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="304" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_fu_17003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="305" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_fu_17009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="306" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_fu_17015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="307" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_fu_17021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="308" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_fu_17027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="309" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_fu_17033_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="310" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_fu_20022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="311" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_1_fu_17045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="312" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_fu_17062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="313" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_fu_17041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="314" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_fu_17067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="315" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_fu_19497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="316" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_17052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="317" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1009" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="318" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_fu_19502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="319" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_158" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_158_fu_19505_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="320" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_fu_19512_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="321" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_fu_20025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="322" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_fu_19520_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="323" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_fu_17057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="324" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_fu_19527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="325" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_fu_19532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="326" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_32_fu_19536_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="327" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_fu_19543_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="328" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_fu_19549_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="329" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_fu_19553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="330" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_fu_19559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="331" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_fu_19564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="332" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_fu_19569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="333" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_fu_19573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="334" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_fu_19579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="335" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_fu_19584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="336" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_fu_19589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="337" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_fu_19595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="338" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_fu_20030_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="339" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_fu_19601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="340" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_1_fu_19607_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="341" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_fu_20036_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="344" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_25_fu_3497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="345" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_159" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_159_reg_23619" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="346" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_2_fu_3167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="347" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_2_fu_3502_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="348" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_1_fu_3507_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="349" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_1_fu_3517_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="350" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_s_fu_3525_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="351" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_25_fu_5577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="352" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_2_fu_5582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="353" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_2_fu_6489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="354" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_160" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_160_reg_26604" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="355" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_4_fu_8721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="356" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_2_fu_5586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="357" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_2_fu_5590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="358" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_2_fu_6504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="359" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_2_fu_6507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="360" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_52" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_52_fu_6513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="361" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_5_fu_6518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="362" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_2_fu_8726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="363" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_161" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_161_fu_8731_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="364" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_2_fu_8738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="365" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_2_fu_8744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="366" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_1_fu_8749_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="367" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_2_fu_8756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="368" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_26_fu_8762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="369" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_s_fu_8768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="370" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_8795_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="371" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_8787_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="372" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_25_fu_8782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="373" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_25_fu_6524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="374" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U913" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="375" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_7_fu_12647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="376" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_25_fu_6529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="377" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_8795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="378" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U914" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="379" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_2_fu_12650_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="380" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_25_fu_12656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="381" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_2_fu_12659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="382" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_2_reg_29566" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="383" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_2_fu_14719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="384" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_162" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_162_reg_29571" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="385" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_2_fu_14383_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="386" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_2_fu_3533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="387" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_2_fu_14722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="388" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_2_fu_14727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="389" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_27_fu_14732_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="390" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_1_fu_14739_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="391" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_2_fu_14751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="392" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln739_25_fu_16447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="393" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_47" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U861" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="394" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_2" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_2_fu_16653_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="395" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_2" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2214" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="397" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_26_fu_3537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="398" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_163" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_163_reg_23632" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="399" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_3_fu_3172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="400" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_3_fu_3542_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="401" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_1_fu_3547_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="402" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_1_fu_3557_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="403" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_1_fu_3565_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="404" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_26_fu_5596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="405" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_3_fu_5601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="406" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_3_fu_6534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="407" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_164" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_164_reg_26630" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="408" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_6_fu_8801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="409" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_3_fu_5605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="410" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_3_fu_5609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="411" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_3_fu_6549_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="412" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_3_fu_6552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="413" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_53" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_53_fu_6558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="414" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_7_fu_6563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="415" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_3_fu_8806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="416" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_165" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_165_fu_8811_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="417" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_3_fu_8818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="418" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_3_fu_8824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="419" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_1_fu_8829_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="420" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_3_fu_8836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="421" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_27_fu_8842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="422" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_1_fu_8848_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="423" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_8875_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="424" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_8867_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="425" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_26_fu_8862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="426" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_26_fu_6569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="427" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U915" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="428" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_10_fu_12683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="429" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_26_fu_6574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="430" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_8875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="431" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U916" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="432" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_3_fu_12686_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="433" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_26_fu_12692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="434" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_3_fu_12695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="435" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_3_reg_29576" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="436" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_3_fu_14755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="437" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_166" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_166_reg_29581" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="438" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_3_fu_14390_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="439" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_3_fu_3573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="440" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_3_fu_14758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="441" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_3_fu_14763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="442" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_28_fu_14768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="443" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_1_fu_14775_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="444" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_3_fu_14787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="445" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln739_26_fu_16451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="446" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_49" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U862" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="447" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_3" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_3_fu_16660_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="448" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_3" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2219" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="449" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_798" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="450" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i7" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1518" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="451" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_1_fu_17072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="452" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_1_fu_17076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="453" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_167" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_167_reg_31800" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="454" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_1_fu_17088_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="455" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_1_fu_17098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="456" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_1_fu_17102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="457" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_29_fu_17106_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="458" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_1_fu_17114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="459" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_1_fu_17118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="460" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_1_fu_17124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="461" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_1_fu_17132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="462" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_1_fu_17138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="463" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_1_fu_17144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="464" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_1_fu_17150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="465" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_1_fu_17156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="466" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_1_fu_17162_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="467" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_2_fu_23090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="468" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_3_fu_19614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="469" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_1_fu_20042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="470" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_1_fu_17170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="471" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_1_fu_20047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="472" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_1_fu_20282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="473" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="474" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1010" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="475" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_1_fu_20287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="476" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_168" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_168_fu_20290_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="477" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_1_fu_20297_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="478" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_1_fu_23093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="479" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_1_fu_20305_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="480" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_1_fu_19626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="481" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_1_fu_20312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="482" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_1_fu_20317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="483" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_1_fu_20321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="484" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_1_fu_20328_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="485" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_1_fu_20334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="486" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_1_fu_20338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="487" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_1_fu_20344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="488" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_1_fu_20349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="489" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_1_fu_20354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="490" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_1_fu_20358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="491" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_1_fu_20364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="492" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_1_fu_20369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="493" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_1_fu_20374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="494" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_1_fu_20380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="495" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_3_fu_23098_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="496" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_1" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_1_fu_20386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="497" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_4_fu_20392_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="498" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_212" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_212_fu_23104_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="501" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_2_fu_3577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="502" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_169" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_169_reg_23645" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="503" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_4_fu_3177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="504" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_4_fu_3582_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="505" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_2_fu_3587_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="506" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_2_fu_3597_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="507" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_2_fu_3605_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="508" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_2_fu_5615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="509" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_4_fu_5620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="510" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_4_fu_6579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="511" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_170" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_170_reg_26656" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="512" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_8_fu_8881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="513" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_4_fu_5624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="514" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_4_fu_5628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="515" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_4_fu_6594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="516" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_4_fu_6597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="517" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_54" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_54_fu_6603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="518" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_9_fu_6608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="519" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_4_fu_8886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="520" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_171" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_171_fu_8891_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="521" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_4_fu_8898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="522" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_4_fu_8904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="523" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_2_fu_8909_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="524" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_4_fu_8916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="525" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_28_fu_8922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="526" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_2_fu_8928_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="527" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_8955_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="528" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_8947_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="529" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_2_fu_8942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="530" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_2_fu_6614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="531" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U917" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="532" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_13_fu_12719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="533" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_2_fu_6619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="534" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_8955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="535" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U918" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="536" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_4_fu_12722_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="537" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_2_fu_12728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="538" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_4_fu_12731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="539" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_4_reg_29586" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="540" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_4_fu_14791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="541" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_172" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_172_reg_29591" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="542" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_4_fu_14397_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="543" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_4_fu_3613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="544" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_4_fu_14794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="545" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_4_fu_14799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="546" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_30_fu_14804_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="547" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_2_fu_14811_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="548" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_4_fu_14823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="549" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2460_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="550" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_52" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U863" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="551" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_4" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_4_fu_16667_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="552" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_4" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2224" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="554" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_27_fu_3617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="555" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_173" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_173_reg_23658" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="556" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_5_fu_3182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="557" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_5_fu_3622_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="558" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_2_fu_3627_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="559" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_2_fu_3637_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="560" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_2_fu_3645_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="561" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_27_fu_5634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="562" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_5_fu_5639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="563" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_5_fu_6624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="564" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_174" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_174_reg_26682" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="565" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_10_fu_8961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="566" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_5_fu_5643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="567" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_5_fu_5647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="568" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_5_fu_6639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="569" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_5_fu_6642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="570" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_55" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_55_fu_6648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="571" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_11_fu_6653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="572" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_5_fu_8966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="573" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_175" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_175_fu_8971_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="574" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_5_fu_8978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="575" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_5_fu_8984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="576" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_2_fu_8989_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="577" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_5_fu_8996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="578" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_29_fu_9002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="579" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_2_fu_9008_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="580" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9035_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="581" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9027_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="582" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_27_fu_9022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="583" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_27_fu_6659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="584" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U919" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="585" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_16_fu_12755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="586" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_27_fu_6664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="587" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="588" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U920" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="589" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_5_fu_12758_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="590" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_27_fu_12764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="591" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_5_fu_12767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="592" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_5_reg_29596" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="593" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_5_fu_14827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="594" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_176" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_176_reg_29601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="595" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_5_fu_14404_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="596" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_5_fu_3653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="597" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_5_fu_14830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="598" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_5_fu_14835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="599" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_31_fu_14840_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="600" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_2_fu_14847_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="601" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_5_fu_14859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="602" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2463_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="603" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_54" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U864" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="604" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_5" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_5_fu_16673_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="605" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_5" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2229" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="606" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_828" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="607" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1547" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="608" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_2_fu_17174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="609" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_2_fu_17177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="610" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_177" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_177_reg_31853" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="611" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_2_fu_17189_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="612" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_2_fu_17199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="613" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_2_fu_17203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="614" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_32_fu_17207_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="615" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_2_fu_17215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="616" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_2_fu_17219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="617" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_2_fu_17225_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="618" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_2_fu_17233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="619" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_2_fu_17239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="620" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_2_fu_17245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="621" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_2_fu_17251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="622" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_2_fu_17257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="623" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_2_fu_17263_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="624" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_4_fu_23110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="625" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_5_fu_19631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="626" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_2_fu_20052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="627" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_2_fu_17271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="628" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_2_fu_20057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="629" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_2_fu_20399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="630" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="631" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1011" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="632" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_2_fu_20404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="633" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_178" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_178_fu_20407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="634" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_2_fu_20414_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="635" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_2_fu_23113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="636" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_2_fu_20422_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="637" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_2_fu_19643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="638" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_2_fu_20429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="639" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_2_fu_20434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="640" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_2_fu_20438_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="641" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_2_fu_20445_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="642" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_2_fu_20451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="643" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_2_fu_20455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="644" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_2_fu_20461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="645" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_2_fu_20466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="646" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_2_fu_20471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="647" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_2_fu_20475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="648" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_2_fu_20481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="649" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_2_fu_20486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="650" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_2_fu_20491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="651" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_2_fu_20497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="652" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_6_fu_23118_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="653" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_2" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_2_fu_20503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="654" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_7_fu_20509_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="655" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_215" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_215_fu_23124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="658" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_3_fu_3657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="659" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_179" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_179_reg_23671" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="660" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_6_fu_3187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="661" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_6_fu_3662_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="662" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_3_fu_3667_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="663" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_3_fu_3677_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="664" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_3_fu_3685_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="665" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_3_fu_5653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="666" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_6_fu_5658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="667" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_6_fu_6669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="668" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_180" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_180_reg_26708" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="669" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_12_fu_9041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="670" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_6_fu_5662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="671" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_6_fu_5666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="672" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_6_fu_6684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="673" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_6_fu_6687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="674" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_56" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_56_fu_6693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="675" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_13_fu_6698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="676" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_6_fu_9046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="677" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_181" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_181_fu_9051_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="678" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_6_fu_9058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="679" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_6_fu_9064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="680" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_3_fu_9069_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="681" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_6_fu_9076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="682" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_30_fu_9082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="683" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_3_fu_9088_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="684" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9115_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="685" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9107_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="686" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_3_fu_9102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="687" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_3_fu_6704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="688" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U921" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="689" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_19_fu_12791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="690" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_3_fu_6709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="691" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="692" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U922" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="693" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_6_fu_12794_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="694" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_3_fu_12800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="695" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_6_fu_12803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="696" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_6_reg_29606" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="697" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_6_fu_14863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="698" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_182" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_182_reg_29611" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="699" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_6_fu_14411_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="700" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_6_fu_3693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="701" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_6_fu_14866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="702" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_6_fu_14871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="703" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_33_fu_14876_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="704" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_3_fu_14883_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="705" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_6_fu_14895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="706" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2466_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="707" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_57" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U865" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="708" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_6" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_6_fu_16679_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="709" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_6" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2234" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="711" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_28_fu_3697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="712" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_183" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_183_reg_23684" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="713" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_7_fu_3192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="714" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_7_fu_3702_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="715" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_3_fu_3707_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="716" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_3_fu_3717_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="717" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_3_fu_3725_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="718" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_28_fu_5672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="719" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_7_fu_5677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="720" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_7_fu_6714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="721" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_184" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_184_reg_26734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="722" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_14_fu_9121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="723" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_7_fu_5681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="724" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_7_fu_5685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="725" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_7_fu_6729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="726" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_7_fu_6732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="727" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_57" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_57_fu_6738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="728" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_15_fu_6743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="729" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_7_fu_9126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="730" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_185" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_185_fu_9131_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="731" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_7_fu_9138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="732" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_7_fu_9144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="733" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_3_fu_9149_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="734" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_7_fu_9156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="735" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_31_fu_9162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="736" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_3_fu_9168_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="737" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9195_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="738" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9187_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="739" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_28_fu_9182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="740" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_28_fu_6749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="741" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U923" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="742" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_22_fu_12827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="743" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_28_fu_6754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="744" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="745" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U924" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="746" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_7_fu_12830_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="747" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_28_fu_12836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="748" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_7_fu_12839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="749" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_7_reg_29616" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="750" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_7_fu_14899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="751" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_186" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_186_reg_29621" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="752" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_7_fu_14418_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="753" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_7_fu_3733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="754" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_7_fu_14902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="755" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_7_fu_14907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="756" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_34_fu_14912_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="757" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_3_fu_14919_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="758" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_7_fu_14931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="759" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2469_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="760" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_59" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U866" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="761" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_7" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_7_fu_16685_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="762" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_7" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2239" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="763" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_858" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="764" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i1" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1576" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="765" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_3_fu_17275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="766" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_3_fu_17278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="767" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_187" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_187_reg_31906" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="768" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_3_fu_17290_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="769" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_3_fu_17300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="770" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_3_fu_17304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="771" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_35_fu_17308_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="772" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_3_fu_17316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="773" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_3_fu_17320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="774" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_3_fu_17326_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="775" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_3_fu_17334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="776" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_3_fu_17340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="777" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_3_fu_17346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="778" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_3_fu_17352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="779" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_3_fu_17358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="780" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_3_fu_17364_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="781" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_6_fu_23130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="782" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_7_fu_19648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="783" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_3_fu_20062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="784" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_3_fu_17372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="785" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_3_fu_20067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="786" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_3_fu_20516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="787" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="788" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1012" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="789" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_3_fu_20521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="790" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_188" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_188_fu_20524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="791" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_3_fu_20531_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="792" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_3_fu_23133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="793" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_3_fu_20539_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="794" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_3_fu_19660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="795" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_3_fu_20546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="796" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_3_fu_20551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="797" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_3_fu_20555_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="798" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_3_fu_20562_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="799" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_3_fu_20568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="800" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_3_fu_20572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="801" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_3_fu_20578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="802" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_3_fu_20583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="803" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_3_fu_20588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="804" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_3_fu_20592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="805" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_3_fu_20598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="806" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_3_fu_20603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="807" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_3_fu_20608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="808" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_3_fu_20614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="809" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_9_fu_23138_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="810" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_3" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_3_fu_20620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="811" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_10_fu_20626_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="812" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_218" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_218_fu_23144_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="815" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_4_fu_3737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="816" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_189" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_189_reg_23697" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="817" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_8_fu_3197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="818" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_8_fu_3742_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="819" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_4_fu_3747_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="820" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_4_fu_3757_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="821" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_4_fu_3765_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="822" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_4_fu_5691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="823" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_8_fu_5696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="824" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_8_fu_6759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="825" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_190" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_190_reg_26760" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="826" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_16_fu_9201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="827" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_8_fu_5700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="828" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_8_fu_5704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="829" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_8_fu_6774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="830" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_8_fu_6777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="831" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_58" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_58_fu_6783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="832" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_17_fu_6788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="833" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_8_fu_9206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="834" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_191" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_191_fu_9211_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="835" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_8_fu_9218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="836" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_8_fu_9224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="837" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_4_fu_9229_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="838" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_8_fu_9236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="839" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_32_fu_9242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="840" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_4_fu_9248_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="841" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9275_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="842" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9267_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="843" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_4_fu_9262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="844" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_4_fu_6794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="845" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U925" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="846" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_25_fu_12863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="847" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_4_fu_6799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="848" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="849" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U926" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="850" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_8_fu_12866_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="851" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_4_fu_12872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="852" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_8_fu_12875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="853" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_8_reg_29626" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="854" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_8_fu_14935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="855" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_192" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_192_reg_29631" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="856" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_8_fu_14425_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="857" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_8_fu_3773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="858" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_8_fu_14938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="859" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_8_fu_14943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="860" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_36_fu_14948_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="861" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_4_fu_14955_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="862" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_8_fu_14967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="863" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2472_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="864" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_62" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U867" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="865" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_8" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_8_fu_16691_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="866" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_8" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2244" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="868" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_29_fu_3777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="869" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_193" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_193_reg_23710" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="870" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_9_fu_3202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="871" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_9_fu_3782_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="872" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_4_fu_3787_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="873" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_4_fu_3797_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="874" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_4_fu_3805_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="875" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_29_fu_5710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="876" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_9_fu_5715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="877" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_9_fu_6804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="878" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_194" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_194_reg_26786" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="879" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_18_fu_9281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="880" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_9_fu_5719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="881" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_9_fu_5723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="882" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_9_fu_6819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="883" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_9_fu_6822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="884" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_59" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_59_fu_6828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="885" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_19_fu_6833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="886" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_9_fu_9286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="887" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_195" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_195_fu_9291_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="888" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_9_fu_9298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="889" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_9_fu_9304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="890" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_4_fu_9309_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="891" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_9_fu_9316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="892" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_33_fu_9322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="893" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_4_fu_9328_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="894" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9355_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="895" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9347_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="896" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_29_fu_9342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="897" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_29_fu_6839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="898" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U927" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="899" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_28_fu_12899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="900" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_29_fu_6844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="901" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="902" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U928" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="903" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_9_fu_12902_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="904" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_29_fu_12908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="905" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_9_fu_12911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="906" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_9_reg_29636" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="907" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_9_fu_14971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="908" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_196" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_196_reg_29641" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="909" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_9_fu_14432_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="910" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_9_fu_3813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="911" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_9_fu_14974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="912" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_9_fu_14979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="913" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_37_fu_14984_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="914" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_4_fu_14991_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="915" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_9_fu_15003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="916" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2475_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="917" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_64" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U868" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="918" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_9" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_9_fu_16697_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="919" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_9" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2249" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="920" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_888" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="921" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i2" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1605" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="922" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_4_fu_17376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="923" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_4_fu_17379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="924" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_197" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_197_reg_31959" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="925" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_4_fu_17391_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="926" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_4_fu_17401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="927" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_4_fu_17405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="928" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_38_fu_17409_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="929" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_4_fu_17417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="930" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_4_fu_17421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="931" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_4_fu_17427_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="932" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_4_fu_17435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="933" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_4_fu_17441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="934" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_4_fu_17447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="935" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_4_fu_17453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="936" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_4_fu_17459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="937" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_4_fu_17465_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="938" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_8_fu_23150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="939" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_9_fu_19665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="940" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_4_fu_20072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="941" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_4_fu_17473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="942" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_4_fu_20077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="943" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_4_fu_20633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="944" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="945" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1013" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="946" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_4_fu_20638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="947" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_198" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_198_fu_20641_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="948" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_4_fu_20648_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="949" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_4_fu_23153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="950" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_4_fu_20656_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="951" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_4_fu_19677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="952" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_4_fu_20663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="953" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_4_fu_20668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="954" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_4_fu_20672_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="955" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_4_fu_20679_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="956" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_4_fu_20685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="957" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_4_fu_20689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="958" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_4_fu_20695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="959" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_4_fu_20700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="960" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_4_fu_20705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="961" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_4_fu_20709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="962" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_4_fu_20715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="963" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_4_fu_20720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="964" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_4_fu_20725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="965" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_4_fu_20731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="966" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_12_fu_23158_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="967" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_4" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_4_fu_20737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="968" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_13_fu_20743_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="969" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_221" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_221_fu_23164_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="972" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_5_fu_3817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="973" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_199" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_199_reg_23723" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="974" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_10_fu_3207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="975" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_10_fu_3822_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="976" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_5_fu_3827_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="977" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_5_fu_3837_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="978" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_5_fu_3845_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="979" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_5_fu_5729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="980" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_10_fu_5734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="981" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_10_fu_6849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="982" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_200" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_200_reg_26812" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="983" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_20_fu_9361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="984" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_10_fu_5738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="985" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_10_fu_5742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="986" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_10_fu_6864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="987" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_10_fu_6867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="988" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_60" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_60_fu_6873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="989" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_21_fu_6878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="990" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_10_fu_9366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="991" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_201" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_201_fu_9371_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="992" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_10_fu_9378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="993" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_10_fu_9384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="994" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_5_fu_9389_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="995" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_10_fu_9396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="996" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_34_fu_9402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="997" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_5_fu_9408_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="998" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9435_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="999" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9427_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1000" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_5_fu_9422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1001" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_5_fu_6884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1002" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U929" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1003" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_31_fu_12935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1004" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_5_fu_6889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1005" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1006" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U930" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1007" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_10_fu_12938_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1008" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_5_fu_12944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1009" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_10_fu_12947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1010" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_s_reg_29646" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1011" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_10_fu_15007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1012" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_202" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_202_reg_29651" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1013" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_10_fu_14439_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1014" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_10_fu_3853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1015" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_10_fu_15010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1016" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_10_fu_15015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1017" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_39_fu_15020_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1018" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_5_fu_15027_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1019" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_10_fu_15039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1020" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2478_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1021" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_67" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U869" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1022" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_10" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_10_fu_16703_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1023" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_10" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2254" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1025" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_30_fu_3857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1026" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_203" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_203_reg_23736" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1027" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_11_fu_3212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1028" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_11_fu_3862_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1029" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_5_fu_3867_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1030" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_5_fu_3877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1031" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_5_fu_3885_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1032" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_30_fu_5748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1033" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_11_fu_5753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1034" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_11_fu_6894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1035" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_204" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_204_reg_26838" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1036" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_22_fu_9441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1037" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_11_fu_5757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1038" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_11_fu_5761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1039" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_11_fu_6909_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1040" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_11_fu_6912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1041" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_61" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_61_fu_6918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1042" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_23_fu_6923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1043" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_11_fu_9446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1044" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_205" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_205_fu_9451_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1045" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_11_fu_9458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1046" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_11_fu_9464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1047" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_5_fu_9469_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1048" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_11_fu_9476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1049" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_35_fu_9482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1050" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_5_fu_9488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1051" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9515_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1052" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9507_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1053" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_30_fu_9502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1054" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_30_fu_6929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1055" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U931" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1056" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_34_fu_12971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1057" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_30_fu_6934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1058" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1059" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U932" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1060" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_11_fu_12974_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1061" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_30_fu_12980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1062" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_11_fu_12983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1063" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_10_reg_29656" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1064" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_11_fu_15043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1065" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_206" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_206_reg_29661" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1066" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_11_fu_14446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1067" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_11_fu_3893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1068" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_11_fu_15046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1069" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_11_fu_15051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1070" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_40_fu_15056_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1071" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_5_fu_15063_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1072" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_11_fu_15075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1073" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2481_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1074" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_69" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U870" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1075" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_11" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_11_fu_16709_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1076" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_11" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2259" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1077" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_918" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1078" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i3" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1634" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1079" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_5_fu_17477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1080" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_5_fu_17480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1081" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_207" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_207_reg_32012" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1082" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_5_fu_17492_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1083" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_5_fu_17502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1084" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_5_fu_17506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1085" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_41_fu_17510_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1086" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_5_fu_17518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1087" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_5_fu_17522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1088" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_5_fu_17528_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1089" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_5_fu_17536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1090" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_5_fu_17542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1091" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_5_fu_17548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1092" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_5_fu_17554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1093" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_5_fu_17560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1094" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_5_fu_17566_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1095" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_10_fu_23170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1096" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_11_fu_19682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1097" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_5_fu_20082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1098" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_5_fu_17574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1099" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_5_fu_20087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1100" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_5_fu_20750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1101" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1102" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1014" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1103" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_5_fu_20755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1104" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_208" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_208_fu_20758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1105" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_5_fu_20765_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1106" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_5_fu_23173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1107" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_5_fu_20773_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1108" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_5_fu_19694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1109" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_5_fu_20780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1110" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_5_fu_20785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1111" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_5_fu_20789_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1112" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_5_fu_20796_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1113" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_5_fu_20802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1114" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_5_fu_20806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1115" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_5_fu_20812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1116" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_5_fu_20817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1117" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_5_fu_20822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1118" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_5_fu_20826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1119" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_5_fu_20832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1120" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_5_fu_20837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1121" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_5_fu_20842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1122" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_5_fu_20848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1123" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_15_fu_23178_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1124" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_5" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_5_fu_20854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1125" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_16_fu_20860_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1126" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_224" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_224_fu_23184_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1129" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_6_fu_3897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1130" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_209" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_209_reg_23749" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1131" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_12_fu_3217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1132" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_12_fu_3902_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1133" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_6_fu_3907_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1134" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_6_fu_3917_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1135" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_6_fu_3925_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1136" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_6_fu_5767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1137" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_12_fu_5772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1138" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_12_fu_6939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1139" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_210" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_210_reg_26864" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1140" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_24_fu_9521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1141" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_12_fu_5776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1142" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_12_fu_5780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1143" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_12_fu_6954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1144" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_12_fu_6957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1145" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_62" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_62_fu_6963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1146" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_25_fu_6968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1147" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_12_fu_9526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1148" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_211" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_211_fu_9531_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1149" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_12_fu_9538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1150" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_12_fu_9544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1151" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_6_fu_9549_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1152" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_12_fu_9556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1153" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_36_fu_9562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1154" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_6_fu_9568_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1155" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9595_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1156" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9587_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1157" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_6_fu_9582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1158" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_6_fu_6974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1159" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U933" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1160" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_37_fu_13007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1161" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_6_fu_6979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1162" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1163" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U934" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1164" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_12_fu_13010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1165" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_6_fu_13016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1166" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_12_fu_13019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1167" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_11_reg_29666" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1168" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_12_fu_15079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1169" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_212" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_212_reg_29671" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1170" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_12_fu_14453_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1171" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_12_fu_3933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1172" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_12_fu_15082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1173" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_12_fu_15087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1174" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_43_fu_15092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1175" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_6_fu_15099_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1176" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_12_fu_15111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1177" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2484_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1178" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_72" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U871" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1179" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_12" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_12_fu_16715_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1180" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_12" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2264" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1182" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_31_fu_3937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1183" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_213" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_213_reg_23762" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1184" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_13_fu_3222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1185" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_13_fu_3942_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1186" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_6_fu_3947_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1187" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_6_fu_3957_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1188" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_6_fu_3965_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1189" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_31_fu_5786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1190" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_13_fu_5791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1191" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_13_fu_6984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1192" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_214" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_214_reg_26890" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1193" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_26_fu_9601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1194" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_13_fu_5795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1195" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_13_fu_5799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1196" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_13_fu_6999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1197" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_13_fu_7002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1198" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_63" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_63_fu_7008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1199" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_27_fu_7013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1200" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_13_fu_9606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1201" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_215" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_215_fu_9611_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1202" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_13_fu_9618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1203" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_13_fu_9624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1204" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_6_fu_9629_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1205" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_13_fu_9636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1206" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_37_fu_9642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1207" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_6_fu_9648_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1208" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9675_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1209" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9667_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1210" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_31_fu_9662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1211" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_31_fu_7019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1212" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U935" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1213" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_40_fu_13043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1214" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_31_fu_7024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1215" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1216" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U936" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1217" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_13_fu_13046_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1218" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_31_fu_13052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1219" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_13_fu_13055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1220" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_12_reg_29676" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1221" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_13_fu_15115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1222" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_216" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_216_reg_29681" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1223" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_13_fu_14460_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1224" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_13_fu_3973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1225" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_13_fu_15118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1226" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_13_fu_15123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1227" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_45_fu_15128_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1228" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_6_fu_15135_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1229" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_13_fu_15147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1230" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2487_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1231" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_74" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U872" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1232" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_13" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_13_fu_16721_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1233" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_13" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2269" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1234" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_948" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1235" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i5" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1663" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1236" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_6_fu_17578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1237" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_6_fu_17581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1238" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_217" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_217_reg_32065" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1239" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_6_fu_17593_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1240" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_6_fu_17603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1241" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_6_fu_17607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1242" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_46_fu_17611_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1243" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_6_fu_17619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1244" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_6_fu_17623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1245" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_6_fu_17629_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1246" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_6_fu_17637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1247" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_6_fu_17643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1248" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_6_fu_17649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1249" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_6_fu_17655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1250" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_6_fu_17661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1251" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_6_fu_17667_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1252" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_12_fu_23190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1253" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_13_fu_19699_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1254" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_6_fu_20092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1255" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_6_fu_17675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1256" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_6_fu_20097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1257" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_6_fu_20867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1258" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1259" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1015" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1260" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_6_fu_20872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1261" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_218" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_218_fu_20875_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1262" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_6_fu_20882_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_6_fu_23193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1264" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_6_fu_20890_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1265" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_6_fu_19711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1266" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_6_fu_20897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1267" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_6_fu_20902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1268" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_6_fu_20906_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1269" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_6_fu_20913_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1270" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_6_fu_20919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1271" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_6_fu_20923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1272" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_6_fu_20929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1273" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_6_fu_20934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1274" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_6_fu_20939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1275" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_6_fu_20943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1276" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_6_fu_20949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1277" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_6_fu_20954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1278" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_6_fu_20959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1279" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_6_fu_20965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1280" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_18_fu_23198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1281" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_6" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_6_fu_20971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1282" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_19_fu_20977_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1283" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_227" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_227_fu_23204_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1286" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_7_fu_3977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1287" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_219" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_219_reg_23775" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1288" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_14_fu_3227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1289" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_14_fu_3982_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1290" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_7_fu_3987_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1291" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_7_fu_3997_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1292" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_7_fu_4005_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1293" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_7_fu_5805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1294" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_14_fu_5810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1295" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_14_fu_7029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1296" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_220" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_220_reg_26916" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1297" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_28_fu_9681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1298" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_14_fu_5814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1299" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_14_fu_5818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1300" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_14_fu_7044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1301" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_14_fu_7047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1302" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_64" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_64_fu_7053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1303" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_29_fu_7058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1304" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_14_fu_9686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1305" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_221" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_221_fu_9691_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1306" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_14_fu_9698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1307" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_14_fu_9704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1308" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_7_fu_9709_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1309" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_14_fu_9716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1310" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_38_fu_9722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1311" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_7_fu_9728_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1312" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9755_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1313" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9747_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1314" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_7_fu_9742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1315" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_7_fu_7064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1316" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U937" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1317" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_43_fu_13079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1318" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_7_fu_7069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1319" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1320" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U938" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1321" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_14_fu_13082_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1322" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_7_fu_13088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1323" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_14_fu_13091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1324" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_13_reg_29686" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1325" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_14_fu_15151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1326" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_222" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_222_reg_29691" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1327" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_14_fu_14467_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1328" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_14_fu_4013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1329" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_14_fu_15154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1330" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_14_fu_15159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1331" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_48_fu_15164_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1332" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_7_fu_15171_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1333" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_14_fu_15183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1334" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2490_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1335" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_77" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U873" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1336" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_14" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_14_fu_16727_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1337" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_14" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2274" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1339" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_32_fu_4017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1340" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_223" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_223_reg_23788" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1341" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_15_fu_3232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1342" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_15_fu_4022_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1343" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_7_fu_4027_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1344" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_7_fu_4037_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1345" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_7_fu_4045_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1346" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_32_fu_5824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1347" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_15_fu_5829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1348" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_15_fu_7074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1349" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_224" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_224_reg_26942" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1350" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_30_fu_9761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1351" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_15_fu_5833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1352" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_15_fu_5837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1353" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_15_fu_7089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1354" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_15_fu_7092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1355" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_65" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_65_fu_7098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1356" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_31_fu_7103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1357" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_15_fu_9766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1358" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_225" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_225_fu_9771_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1359" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_15_fu_9778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1360" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_15_fu_9784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1361" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_7_fu_9789_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1362" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_15_fu_9796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1363" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_39_fu_9802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1364" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_7_fu_9808_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1365" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9835_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1366" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9827_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1367" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_32_fu_9822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1368" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_32_fu_7109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1369" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U939" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1370" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_46_fu_13115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1371" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_32_fu_7114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1372" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1373" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U940" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1374" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_15_fu_13118_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1375" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_32_fu_13124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1376" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_15_fu_13127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1377" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_14_reg_29696" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1378" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_15_fu_15187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1379" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_226" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_226_reg_29701" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1380" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_15_fu_14474_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1381" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_15_fu_4053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1382" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_15_fu_15190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1383" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_15_fu_15195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1384" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_50" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_50_fu_15200_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1385" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_7_fu_15207_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1386" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_15_fu_15219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1387" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2493_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1388" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_79" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U874" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1389" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_15" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_15_fu_16733_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1390" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_15" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2279" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1391" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_978" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1392" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i6" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1692" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1393" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_7_fu_17679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1394" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_7_fu_17682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1395" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_227" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_227_reg_32118" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1396" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_7_fu_17694_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1397" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_7_fu_17704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1398" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_7_fu_17708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1399" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_51" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_51_fu_17712_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1400" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_7_fu_17720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1401" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_7_fu_17724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1402" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_7_fu_17730_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1403" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_7_fu_17738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1404" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_7_fu_17744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1405" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_7_fu_17750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1406" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_7_fu_17756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1407" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_7_fu_17762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1408" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_7_fu_17768_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1409" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_14_fu_23210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1410" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_15_fu_19716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1411" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_7_fu_20102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1412" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_7_fu_17776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1413" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_7_fu_20107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1414" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_7_fu_20984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1415" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1416" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1016" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1417" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_7_fu_20989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1418" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_228" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_228_fu_20992_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1419" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_7_fu_20999_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1420" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_7_fu_23213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1421" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_7_fu_21007_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1422" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_7_fu_19728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1423" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_7_fu_21014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1424" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_7_fu_21019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1425" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_7_fu_21023_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1426" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_7_fu_21030_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1427" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_7_fu_21036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1428" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_7_fu_21040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1429" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_7_fu_21046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1430" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_7_fu_21051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1431" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_7_fu_21056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1432" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_7_fu_21060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1433" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_7_fu_21066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1434" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_7_fu_21071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1435" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_7_fu_21076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1436" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_7_fu_21082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1437" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_21_fu_23218_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1438" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_7" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_7_fu_21088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1439" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_22_fu_21094_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1440" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_230" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_230_fu_23224_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1443" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_8_fu_4057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1444" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_229" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_229_reg_23801" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1445" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_16_fu_3237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1446" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_16_fu_4062_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1447" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_8_fu_4067_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1448" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_8_fu_4077_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1449" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_8_fu_4085_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1450" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_8_fu_5843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1451" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_16_fu_5848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1452" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_16_fu_7119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1453" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_230" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_230_reg_26968" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1454" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_32_fu_9841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1455" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_16_fu_5852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1456" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_16_fu_5856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1457" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_16_fu_7134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1458" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_16_fu_7137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1459" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_66" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_66_fu_7143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1460" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_33_fu_7148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1461" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_16_fu_9846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1462" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_231" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_231_fu_9851_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1463" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_16_fu_9858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1464" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_16_fu_9864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1465" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_8_fu_9869_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1466" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_16_fu_9876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1467" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_40_fu_9882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1468" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_8_fu_9888_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1469" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9915_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1470" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9907_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1471" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_8_fu_9902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1472" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_8_fu_7154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1473" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U941" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1474" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_50" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_50_fu_13151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1475" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_8_fu_7159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1476" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1477" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U942" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1478" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_16_fu_13154_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1479" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_8_fu_13160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1480" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_16_fu_13163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1481" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_15_reg_29706" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1482" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_16_fu_15223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1483" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_232" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_232_reg_29711" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1484" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_16_fu_14481_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1485" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_16_fu_4093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1486" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_16_fu_15226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1487" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_16_fu_15231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1488" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_53" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_53_fu_15236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1489" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_8_fu_15243_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1490" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_16_fu_15255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1491" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2496_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1492" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_82" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U875" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1493" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_16" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_16_fu_16739_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1494" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_16" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2284" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1496" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_33_fu_4097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1497" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_233" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_233_reg_23814" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1498" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_17_fu_3242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1499" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_17_fu_4102_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1500" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_8_fu_4107_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1501" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_8_fu_4117_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1502" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_8_fu_4125_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1503" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_33_fu_5862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1504" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_17_fu_5867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1505" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_17_fu_7164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1506" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_234" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_234_reg_26994" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1507" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_34_fu_9921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1508" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_17_fu_5871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1509" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_17_fu_5875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1510" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_17_fu_7179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1511" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_17_fu_7182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1512" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_67" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_67_fu_7188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1513" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_35_fu_7193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1514" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_17_fu_9926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1515" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_235" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_235_fu_9931_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1516" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_17_fu_9938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1517" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_17_fu_9944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1518" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_8_fu_9949_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1519" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_17_fu_9956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1520" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_41_fu_9962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1521" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_8_fu_9968_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1522" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9995_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1523" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_53" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9987_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1524" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_33_fu_9982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1525" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_33_fu_7199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1526" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U943" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1527" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_56" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_56_fu_13187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1528" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_33_fu_7204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1529" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_51" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_9995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1530" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U944" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1531" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_17_fu_13190_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1532" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_33_fu_13196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1533" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_17_fu_13199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1534" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_16_reg_29716" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1535" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_17_fu_15259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1536" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_236" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_236_reg_29721" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1537" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_17_fu_14488_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1538" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_17_fu_4133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1539" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_17_fu_15262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1540" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_17_fu_15267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1541" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_55" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_55_fu_15272_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1542" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_8_fu_15279_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1543" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_17_fu_15291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1544" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2499_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1545" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_84" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U876" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1546" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_17" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_17_fu_16745_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1547" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_17" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2289" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1548" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1008" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1549" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i8" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1721" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1550" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_8_fu_17780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1551" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_8_fu_17783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1552" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_237" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_237_reg_32171" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1553" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_8_fu_17795_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1554" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_8_fu_17805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1555" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_8_fu_17809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1556" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_56" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_56_fu_17813_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1557" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_8_fu_17821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1558" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_8_fu_17825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1559" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_8_fu_17831_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1560" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_8_fu_17839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1561" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_8_fu_17845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1562" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_8_fu_17851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1563" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_8_fu_17857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1564" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_8_fu_17863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1565" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_8_fu_17869_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1566" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_16_fu_23230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1567" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_17_fu_19733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1568" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_8_fu_20112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1569" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_8_fu_17877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1570" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_8_fu_20117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1571" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_8_fu_21101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1572" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1573" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1017" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1574" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_8_fu_21106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1575" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_238" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_238_fu_21109_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1576" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_8_fu_21116_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1577" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_8_fu_23233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1578" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_8_fu_21124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1579" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_8_fu_19745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1580" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_8_fu_21131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1581" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_8_fu_21136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1582" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_8_fu_21140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1583" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_8_fu_21147_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1584" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_8_fu_21153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1585" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_8_fu_21157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1586" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_8_fu_21163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1587" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_8_fu_21168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1588" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_8_fu_21173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1589" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_8_fu_21177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1590" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_8_fu_21183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1591" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_8_fu_21188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1592" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_8_fu_21193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1593" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_8_fu_21199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1594" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_24_fu_23238_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1595" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_8" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_8_fu_21205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1596" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_25_fu_21211_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1597" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_233" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_233_fu_23244_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1600" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_9_fu_4137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1601" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_239" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_239_reg_23827" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1602" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_18_fu_3247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1603" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_18_fu_4142_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1604" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_9_fu_4147_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1605" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_9_fu_4157_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1606" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_9_fu_4165_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1607" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_9_fu_5881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1608" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_18_fu_5886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1609" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_18_fu_7209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1610" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_240" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_240_reg_27020" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1611" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_36_fu_10001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1612" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_18_fu_5890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1613" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_18_fu_5894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1614" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_18_fu_7224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1615" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_18_fu_7227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1616" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_68" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_68_fu_7233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1617" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_37_fu_7238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1618" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_18_fu_10006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1619" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_241" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_241_fu_10011_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1620" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_18_fu_10018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1621" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_18_fu_10024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1622" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_9_fu_10029_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1623" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_18_fu_10036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1624" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_42_fu_10042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1625" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_9_fu_10048_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1626" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10075_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1627" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_59" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10067_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1628" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_9_fu_10062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1629" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_9_fu_7244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1630" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U945" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1631" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_62" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_62_fu_13223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1632" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_9_fu_7249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1633" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_52" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1634" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U946" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1635" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_18_fu_13226_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1636" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_9_fu_13232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1637" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_18_fu_13235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1638" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_17_reg_29726" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1639" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_18_fu_15295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1640" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_242" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_242_reg_29731" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1641" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_18_fu_14495_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1642" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_18_fu_4173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1643" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_18_fu_15298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1644" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_18_fu_15303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1645" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_58" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_58_fu_15308_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1646" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_9_fu_15315_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1647" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_18_fu_15327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1648" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2502_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1649" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_87" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U877" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1650" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_18" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_18_fu_16751_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1651" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_18" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2294" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1653" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_34_fu_4177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1654" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_243" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_243_reg_23840" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1655" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_19_fu_3252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1656" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_19_fu_4182_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1657" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_9_fu_4187_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1658" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_9_fu_4197_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1659" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_9_fu_4205_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1660" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_34_fu_5900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1661" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_19_fu_5905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1662" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_19_fu_7254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1663" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_244" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_244_reg_27046" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1664" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_38_fu_10081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1665" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_19_fu_5909_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1666" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_19_fu_5913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1667" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_19_fu_7269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1668" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_19_fu_7272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1669" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_69" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_69_fu_7278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1670" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_39_fu_7283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1671" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_19_fu_10086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1672" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_245" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_245_fu_10091_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1673" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_19_fu_10098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1674" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_19_fu_10104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1675" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_9_fu_10109_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1676" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_19_fu_10116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1677" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_43_fu_10122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1678" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_9_fu_10128_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1679" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10155_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1680" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_65" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10147_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1681" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_34_fu_10142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1682" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_34_fu_7289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1683" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U947" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1684" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_68" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_68_fu_13259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1685" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_34_fu_7294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1686" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_54" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1687" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U948" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1688" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_19_fu_13262_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1689" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_34_fu_13268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1690" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_19_fu_13271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1691" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_18_reg_29736" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1692" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_19_fu_15331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1693" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_246" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_246_reg_29741" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1694" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_19_fu_14502_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1695" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_19_fu_4213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1696" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_19_fu_15334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1697" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_19_fu_15339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1698" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_60" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_60_fu_15344_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1699" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_9_fu_15351_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1700" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_19_fu_15363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1701" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2505_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1702" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_89" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U878" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1703" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_19" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_19_fu_16757_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1704" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_19" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2299" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1705" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1038" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1706" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i9" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1750" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1707" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_9_fu_17881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1708" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_9_fu_17884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1709" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_247" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_247_reg_32224" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1710" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_9_fu_17896_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1711" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_9_fu_17906_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1712" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_9_fu_17910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1713" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_61" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_61_fu_17914_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1714" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_9_fu_17922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1715" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_9_fu_17926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1716" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_9_fu_17932_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1717" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_9_fu_17940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1718" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_9_fu_17946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1719" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_9_fu_17952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1720" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_9_fu_17958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1721" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_9_fu_17964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1722" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_9_fu_17970_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1723" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_18_fu_23250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1724" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_19_fu_19750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1725" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_9_fu_20122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1726" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_9_fu_17978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1727" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_9_fu_20127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1728" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_9_fu_21218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1729" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1730" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1018" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1731" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_9_fu_21223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1732" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_248" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_248_fu_21226_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1733" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_9_fu_21233_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1734" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_9_fu_23253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1735" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_9_fu_21241_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1736" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_9_fu_19762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1737" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_9_fu_21248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1738" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_9_fu_21253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1739" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_9_fu_21257_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1740" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_9_fu_21264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1741" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_9_fu_21270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1742" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_9_fu_21274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1743" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_9_fu_21280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1744" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_9_fu_21285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1745" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_9_fu_21290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1746" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_9_fu_21294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1747" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_9_fu_21300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1748" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_9_fu_21305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1749" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_9_fu_21310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1750" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_9_fu_21316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1751" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_27_fu_23258_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1752" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_9" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_9_fu_21322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1753" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_28_fu_21328_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1754" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_236" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_236_fu_23264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1757" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_10_fu_4217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1758" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_249" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_249_reg_23853" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1759" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_20_fu_3257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1760" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_20_fu_4222_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1761" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_s_256" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_s_256_fu_4227_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1762" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_s_fu_4237_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1763" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_10_fu_4245_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1764" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_10_fu_5919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1765" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_20_fu_5924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1766" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_20_fu_7299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1767" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_250" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_250_reg_27072" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1768" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_40_fu_10161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1769" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_20_fu_5928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1770" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_20_fu_5932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1771" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_20_fu_7314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1772" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_20_fu_7317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1773" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_70" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_70_fu_7323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1774" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_41_fu_7328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1775" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_20_fu_10166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1776" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_251" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_251_fu_10171_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1777" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_20_fu_10178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1778" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_20_fu_10184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1779" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_s_fu_10189_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1780" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_20_fu_10196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1781" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_44_fu_10202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1782" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_10_fu_10208_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1783" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10235_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1784" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_71" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10227_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1785" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_10_fu_10222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1786" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_10_fu_7334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1787" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U949" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1788" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_74" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_74_fu_13295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1789" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_10_fu_7339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1790" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_55" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1791" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U950" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1792" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_20_fu_13298_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1793" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_10_fu_13304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1794" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_20_fu_13307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1795" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_19_reg_29746" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1796" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_20_fu_15367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1797" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_252" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_252_reg_29751" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1798" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_20_fu_14509_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1799" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_20_fu_4253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1800" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_20_fu_15370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1801" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_20_fu_15375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1802" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_63" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_63_fu_15380_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1803" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_s_fu_15387_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1804" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_20_fu_15399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1805" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2508_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1806" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_92" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U879" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1807" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_20" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_20_fu_16763_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1808" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_20" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2304" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1810" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_35_fu_4257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1811" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_253" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_253_reg_23866" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1812" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_21_fu_3262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1813" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_21_fu_4262_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1814" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_s_fu_4267_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1815" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_s_fu_4277_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1816" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_s_fu_4285_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1817" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_35_fu_5938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1818" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_21_fu_5943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1819" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_21_fu_7344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1820" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_254" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_254_reg_27098" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1821" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_42_fu_10241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1822" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_21_fu_5947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1823" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_21_fu_5951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1824" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_21_fu_7359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1825" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_21_fu_7362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1826" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_71" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_71_fu_7368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1827" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_43_fu_7373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1828" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_21_fu_10246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1829" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_255" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_255_fu_10251_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1830" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_21_fu_10258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1831" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_21_fu_10264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1832" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_s_fu_10269_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1833" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_21_fu_10276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1834" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_45_fu_10282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1835" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_s_fu_10288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1836" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10315_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1837" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_77" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10307_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1838" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_35_fu_10302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1839" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_35_fu_7379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1840" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U951" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1841" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_80" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_80_fu_13331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1842" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_35_fu_7384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1843" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_57" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1844" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U952" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1845" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_21_fu_13334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1846" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_35_fu_13340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1847" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_21_fu_13343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1848" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_20_reg_29756" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1849" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_21_fu_15403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1850" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_256" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_256_reg_29761" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1851" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_21_fu_14516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1852" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_21_fu_4293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1853" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_21_fu_15406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1854" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_21_fu_15411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1855" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_65" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_65_fu_15416_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1856" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_s_fu_15423_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1857" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_21_fu_15435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1858" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2511_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1859" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_94" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U880" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1860" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_21" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_21_fu_16769_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1861" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_21" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2309" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1862" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1068" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1863" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i10" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1779" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1864" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_10_fu_17982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1865" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_10_fu_17985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1866" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_257" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_257_reg_32277" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1867" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_s_fu_17997_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1868" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_10_fu_18007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1869" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_10_fu_18011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1870" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_66" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_66_fu_18015_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1871" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_10_fu_18023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1872" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_10_fu_18027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1873" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_10_fu_18033_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1874" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_10_fu_18041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1875" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_10_fu_18047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1876" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_10_fu_18053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1877" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_10_fu_18059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1878" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_10_fu_18065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1879" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_10_fu_18071_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1880" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_20_fu_23270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1881" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_21_fu_19767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1882" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_10_fu_20132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1883" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_10_fu_18079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1884" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_10_fu_20137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1885" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_10_fu_21335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1886" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1887" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1019" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1888" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_10_fu_21340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1889" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_258" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_258_fu_21343_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1890" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_10_fu_21350_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1891" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_10_fu_23273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1892" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_10_fu_21358_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1893" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_10_fu_19779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1894" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_10_fu_21365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1895" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_10_fu_21370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1896" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_s" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_s_fu_21374_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1897" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_10_fu_21381_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1898" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_10_fu_21387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1899" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_10_fu_21391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1900" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_10_fu_21397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1901" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_10_fu_21402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1902" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_10_fu_21407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1903" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_10_fu_21411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1904" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_10_fu_21417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1905" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_10_fu_21422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1906" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_10_fu_21427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1907" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_10_fu_21433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1908" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_30_fu_23278_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1909" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_10_fu_21439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1910" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_31_fu_21445_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1911" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_239" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_239_fu_23284_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1914" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_11_fu_4297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1915" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_259" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_259_reg_23879" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1916" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_22_fu_3267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1917" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_22_fu_4302_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1918" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_10_fu_4307_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1919" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_10_fu_4317_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1920" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_11_fu_4325_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1921" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_11_fu_5957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1922" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_22_fu_5962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1923" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_22_fu_7389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1924" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_260" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_260_reg_27124" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1925" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_44_fu_10321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1926" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_22_fu_5966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1927" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_22_fu_5970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1928" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_22_fu_7404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1929" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_22_fu_7407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1930" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_72" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_72_fu_7413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1931" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_45_fu_7418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1932" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_22_fu_10326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1933" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_261" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_261_fu_10331_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1934" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_22_fu_10338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1935" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_22_fu_10344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1936" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_10_fu_10349_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1937" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_22_fu_10356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1938" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_46_fu_10362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1939" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_11_fu_10368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1940" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10395_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1941" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_83" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10387_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1942" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_11_fu_10382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1943" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_11_fu_7424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1944" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U953" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1945" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_86" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_86_fu_13367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1946" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_11_fu_7429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1947" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_58" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1948" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U954" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1949" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_22_fu_13370_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1950" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_11_fu_13376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1951" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_22_fu_13379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1952" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_21_reg_29766" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1953" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_22_fu_15439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1954" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_262" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_262_reg_29771" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1955" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_22_fu_14523_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1956" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_22_fu_4333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1957" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_22_fu_15442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1958" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_22_fu_15447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1959" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_68" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_68_fu_15452_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1960" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_10_fu_15459_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1961" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_22_fu_15471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1962" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2514_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1963" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_97" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U881" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1964" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_22" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_22_fu_16775_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1965" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_22" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2314" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1967" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_36_fu_4337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1968" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_263" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_263_reg_23892" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1969" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_23_fu_3272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1970" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_23_fu_4342_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1971" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_10_fu_4347_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1972" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_10_fu_4357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1973" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_10_fu_4365_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1974" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_36_fu_5976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1975" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_23_fu_5981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1976" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_23_fu_7434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1977" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_264" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_264_reg_27150" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1978" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_46_fu_10401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1979" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_23_fu_5985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1980" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_23_fu_5989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1981" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_23_fu_7449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1982" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_23_fu_7452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1983" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_73" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_73_fu_7458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1984" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_47_fu_7463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1985" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_23_fu_10406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1986" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_265" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_265_fu_10411_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1987" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_23_fu_10418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1988" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_23_fu_10424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1989" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_10_fu_10429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1990" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_23_fu_10436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1991" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_47_fu_10442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1992" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_10_fu_10448_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1993" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10475_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1994" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_89" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10467_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1995" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_36_fu_10462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1996" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_36_fu_7469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1997" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U955" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1998" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_92" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_92_fu_13403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="1999" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_36_fu_7474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2000" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_60" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2001" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U956" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2002" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_23_fu_13406_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2003" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_36_fu_13412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2004" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_23_fu_13415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2005" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_22_reg_29776" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2006" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_23_fu_15475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2007" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_266" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_266_reg_29781" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2008" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_23_fu_14530_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2009" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_23_fu_4373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2010" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_23_fu_15478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2011" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_23_fu_15483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2012" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_70" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_70_fu_15488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2013" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_10_fu_15495_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2014" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_23_fu_15507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2015" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2517_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2016" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_99" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U882" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2017" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_23" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_23_fu_16781_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2018" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_23" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2319" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2019" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1098" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2020" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i11" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1808" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2021" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_11_fu_18083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2022" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_11_fu_18086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2023" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_267" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_267_reg_32330" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2024" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_10_fu_18098_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2025" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_11_fu_18108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2026" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_11_fu_18112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2027" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_71" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_71_fu_18116_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2028" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_11_fu_18124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2029" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_11_fu_18128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2030" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_11_fu_18134_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2031" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_11_fu_18142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2032" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_11_fu_18148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2033" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_11_fu_18154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2034" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_11_fu_18160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2035" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_11_fu_18166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2036" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_11_fu_18172_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2037" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_22_fu_23290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2038" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_23_fu_19784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2039" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_11_fu_20142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2040" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_11_fu_18180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2041" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_11_fu_20147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2042" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_11_fu_21452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2043" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2044" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1020" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2045" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_11_fu_21457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2046" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_268" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_268_fu_21460_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2047" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_11_fu_21467_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2048" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_11_fu_23293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2049" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_11_fu_21475_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2050" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_11_fu_19796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2051" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_11_fu_21482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2052" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_11_fu_21487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2053" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_10" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_10_fu_21491_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2054" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_11_fu_21498_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2055" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_11_fu_21504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2056" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_11_fu_21508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2057" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_11_fu_21514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2058" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_11_fu_21519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2059" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_11_fu_21524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2060" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_11_fu_21528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2061" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_11_fu_21534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2062" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_11_fu_21539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2063" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_11_fu_21544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2064" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_11_fu_21550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2065" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_33_fu_23298_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2066" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_11_fu_21556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2067" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_34_fu_21562_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2068" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_242" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_242_fu_23304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2071" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_12_fu_4377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2072" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_269" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_269_reg_23905" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2073" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_24_fu_3277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2074" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_24_fu_4382_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2075" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_11_fu_4387_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2076" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_11_fu_4397_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2077" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_12_fu_4405_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2078" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_12_fu_5995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2079" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_24_fu_6000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2080" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_24_fu_7479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2081" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_270" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_270_reg_27176" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2082" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_48_fu_10481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2083" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_24_fu_6004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2084" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_24_fu_6008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2085" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_24_fu_7494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2086" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_24_fu_7497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2087" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_74" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_74_fu_7503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2088" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_49_fu_7508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2089" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_24_fu_10486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2090" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_271" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_271_fu_10491_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2091" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_24_fu_10498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2092" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_24_fu_10504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2093" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_11_fu_10509_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2094" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_24_fu_10516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2095" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_48_fu_10522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2096" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_12_fu_10528_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2097" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10555_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2098" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_95" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10547_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2099" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_12_fu_10542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2100" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_12_fu_7514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2101" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U957" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2102" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_98" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_98_fu_13439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2103" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_12_fu_7519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2104" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_61" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2105" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U958" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2106" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_24_fu_13442_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2107" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_12_fu_13448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2108" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_24_fu_13451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2109" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_23_reg_29786" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2110" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_24_fu_15511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2111" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_272" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_272_reg_29791" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2112" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_24_fu_14537_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2113" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_24_fu_4413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2114" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_24_fu_15514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2115" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_24_fu_15519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2116" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_73" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_73_fu_15524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2117" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_11_fu_15531_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2118" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_24_fu_15543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2119" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2520_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2120" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_102" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U883" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2121" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_24" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_24_fu_16787_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2122" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_24" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2324" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2124" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_37_fu_4417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2125" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_273" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_273_reg_23918" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2126" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_25_fu_3282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2127" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_25_fu_4422_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2128" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_11_fu_4427_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2129" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_11_fu_4437_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2130" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_11_fu_4445_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2131" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_37_fu_6014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2132" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_25_fu_6019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2133" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_25_fu_7524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2134" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_274" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_274_reg_27202" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2135" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_50" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_50_fu_10561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2136" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_25_fu_6023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2137" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_25_fu_6027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2138" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_25_fu_7539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2139" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_25_fu_7542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2140" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_75" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_75_fu_7548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2141" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_51" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_51_fu_7553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2142" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_25_fu_10566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2143" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_275" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_275_fu_10571_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2144" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_25_fu_10578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2145" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_25_fu_10584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2146" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_11_fu_10589_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2147" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_25_fu_10596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2148" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_49_fu_10602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2149" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_11_fu_10608_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2150" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10635_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2151" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_100" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10627_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2152" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_37_fu_10622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2153" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_37_fu_7559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2154" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U959" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2155" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_101" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_101_fu_13475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2156" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_37_fu_7564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2157" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_63" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2158" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U960" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2159" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_25_fu_13478_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2160" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_37_fu_13484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2161" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_25_fu_13487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2162" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_24_reg_29796" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2163" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_25_fu_15547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2164" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_276" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_276_reg_29801" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2165" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_25_fu_14544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2166" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_25_fu_4453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2167" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_25_fu_15550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2168" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_25_fu_15555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2169" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_75" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_75_fu_15560_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2170" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_11_fu_15567_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2171" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_25_fu_15579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2172" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2523_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2173" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_104" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U884" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2174" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_25" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_25_fu_16793_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2175" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_25" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2329" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2176" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1128" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2177" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i12" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1837" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2178" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_12_fu_18184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2179" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_12_fu_18187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2180" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_277" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_277_reg_32383" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2181" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_11_fu_18199_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2182" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_12_fu_18209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2183" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_12_fu_18213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2184" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_76" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_76_fu_18217_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2185" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_12_fu_18225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2186" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_12_fu_18229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2187" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_12_fu_18235_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2188" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_12_fu_18243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2189" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_12_fu_18249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2190" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_12_fu_18255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2191" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_12_fu_18261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2192" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_12_fu_18267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2193" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_12_fu_18273_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2194" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_24_fu_23310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2195" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_25_fu_19801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2196" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_12_fu_20152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2197" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_12_fu_18281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2198" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_12_fu_20157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2199" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_12_fu_21569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2200" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2201" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1021" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2202" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_12_fu_21574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2203" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_278" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_278_fu_21577_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2204" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_12_fu_21584_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2205" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_12_fu_23313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2206" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_12_fu_21592_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2207" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_12_fu_19813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2208" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_12_fu_21599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2209" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_12_fu_21604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2210" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_11" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_11_fu_21608_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2211" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_12_fu_21615_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2212" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_12_fu_21621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2213" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_12_fu_21625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2214" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_12_fu_21631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2215" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_12_fu_21636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2216" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_12_fu_21641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2217" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_12_fu_21645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2218" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_12_fu_21651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2219" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_12_fu_21656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2220" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_12_fu_21661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2221" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_12_fu_21667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2222" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_36_fu_23318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2223" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_12_fu_21673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2224" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_37_fu_21679_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2225" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_245" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_245_fu_23324_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2228" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_13_fu_4457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2229" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_279" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_279_reg_23931" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2230" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_26_fu_3287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2231" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_26_fu_4462_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2232" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_12_fu_4467_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2233" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_12_fu_4477_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2234" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_13_fu_4485_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2235" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_13_fu_6033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2236" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_26_fu_6038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2237" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_26_fu_7569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2238" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_280" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_280_reg_27228" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2239" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_52" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_52_fu_10641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2240" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_26_fu_6042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2241" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_26_fu_6046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2242" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_26_fu_7584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2243" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_26_fu_7587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2244" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_76" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_76_fu_7593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2245" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_53" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_53_fu_7598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2246" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_26_fu_10646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2247" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_281" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_281_fu_10651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2248" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_26_fu_10658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2249" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_26_fu_10664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2250" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_12_fu_10669_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2251" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_26_fu_10676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2252" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_50" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_50_fu_10682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2253" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_13_fu_10688_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2254" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10715_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2255" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_102" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10707_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2256" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_13_fu_10702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2257" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_13_fu_7604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2258" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U961" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2259" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_103" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_103_fu_13511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2260" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_13_fu_7609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2261" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_64" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2262" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U962" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_26_fu_13514_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2264" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_13_fu_13520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2265" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_26_fu_13523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2266" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_25" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_25_reg_29806" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2267" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_26_fu_15583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2268" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_282" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_282_reg_29811" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2269" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_26_fu_14551_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2270" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_26_fu_4493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2271" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_26_fu_15586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2272" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_26_fu_15591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2273" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_78" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_78_fu_15596_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2274" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_12_fu_15603_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2275" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_26_fu_15615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2276" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2526_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2277" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_107" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U885" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2278" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_26" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_26_fu_16799_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2279" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_26" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2334" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2281" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_38_fu_4497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2282" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_283" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_283_reg_23944" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2283" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_27_fu_3292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2284" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_27_fu_4502_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2285" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_12_fu_4507_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2286" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_12_fu_4517_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2287" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_12_fu_4525_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2288" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_38_fu_6052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2289" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_27_fu_6057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2290" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_27_fu_7614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2291" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_284" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_284_reg_27254" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2292" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_54" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_54_fu_10721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2293" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_27_fu_6061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2294" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_27_fu_6065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2295" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_27_fu_7629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2296" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_27_fu_7632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2297" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_77" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_77_fu_7638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2298" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_55" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_55_fu_7643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2299" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_27_fu_10726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2300" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_285" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_285_fu_10731_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2301" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_27_fu_10738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2302" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_27_fu_10744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2303" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_12_fu_10749_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2304" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_27_fu_10756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2305" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_51" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_51_fu_10762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2306" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_12_fu_10768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2307" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10795_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2308" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_104" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10787_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2309" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_38_fu_10782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2310" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_38_fu_7649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2311" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U963" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2312" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_105" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_105_fu_13547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2313" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_38_fu_7654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2314" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_66" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2315" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U964" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2316" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_27_fu_13550_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2317" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_38_fu_13556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2318" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_27_fu_13559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2319" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_26_reg_29816" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2320" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_27_fu_15619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2321" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_286" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_286_reg_29821" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2322" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_27_fu_14558_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2323" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_27_fu_4533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2324" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_27_fu_15622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2325" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_27_fu_15627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2326" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_80" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_80_fu_15632_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2327" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_12_fu_15639_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2328" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_27_fu_15651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2329" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2529_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2330" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_109" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U886" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2331" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_27" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_27_fu_16805_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2332" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_27" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2339" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2333" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1158" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2334" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i13" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1866" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2335" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_13_fu_18285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2336" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_13_fu_18288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2337" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_287" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_287_reg_32436" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2338" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_12_fu_18300_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2339" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_13_fu_18310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2340" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_13_fu_18314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2341" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_81" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_81_fu_18318_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2342" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_13_fu_18326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2343" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_13_fu_18330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2344" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_13_fu_18336_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2345" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_13_fu_18344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2346" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_13_fu_18350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2347" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_13_fu_18356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2348" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_13_fu_18362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2349" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_13_fu_18368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2350" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_13_fu_18374_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2351" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_26" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_26_fu_23330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2352" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_27_fu_19818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2353" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_13_fu_20162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2354" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_13_fu_18382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2355" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_13_fu_20167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2356" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_13_fu_21686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2357" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19825_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2358" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1022" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2359" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_13_fu_21691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2360" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_288" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_288_fu_21694_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2361" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_13_fu_21701_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2362" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_13_fu_23333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2363" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_13_fu_21709_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2364" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_13_fu_19830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2365" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_13_fu_21716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2366" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_13_fu_21721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2367" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_12" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_12_fu_21725_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2368" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_13_fu_21732_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2369" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_13_fu_21738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2370" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_13_fu_21742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2371" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_13_fu_21748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2372" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_13_fu_21753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2373" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_13_fu_21758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2374" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_13_fu_21762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2375" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_13_fu_21768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2376" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_13_fu_21773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2377" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_13_fu_21778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2378" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_13_fu_21784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2379" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_39_fu_23338_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2380" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_13_fu_21790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2381" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_40_fu_21796_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2382" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_248" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_248_fu_23344_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2385" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_14_fu_4537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2386" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_289" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_289_reg_23957" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2387" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_28_fu_3297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2388" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_28_fu_4542_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2389" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_13_fu_4547_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2390" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_13_fu_4557_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2391" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_14_fu_4565_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2392" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_14_fu_6071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2393" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_28_fu_6076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2394" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_28_fu_7659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2395" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_290" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_290_reg_27280" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2396" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_56" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_56_fu_10801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2397" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_28_fu_6080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2398" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_28_fu_6084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2399" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_28_fu_7674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2400" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_28_fu_7677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2401" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_78" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_78_fu_7683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2402" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_57" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_57_fu_7688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2403" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_28_fu_10806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2404" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_291" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_291_fu_10811_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2405" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_28_fu_10818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2406" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_28_fu_10824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2407" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_13_fu_10829_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2408" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_28_fu_10836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2409" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_52" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_52_fu_10842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2410" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_14_fu_10848_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2411" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10875_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2412" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_106" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10867_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2413" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_14_fu_10862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2414" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_14_fu_7694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2415" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U965" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2416" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_107" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_107_fu_13583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2417" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_14_fu_7699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2418" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_67" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2419" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U966" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2420" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_28_fu_13586_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2421" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_14_fu_13592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2422" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_28_fu_13595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2423" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_27" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_27_reg_29826" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2424" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_28_fu_15655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2425" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_292" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_292_reg_29831" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2426" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_28_fu_14565_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2427" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_28_fu_4573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2428" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_28_fu_15658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2429" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_28_fu_15663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2430" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_83" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_83_fu_15668_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2431" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_13_fu_15675_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2432" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_28_fu_15687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2433" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2532_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2434" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_112" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U887" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2435" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_28" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_28_fu_16811_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2436" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_28" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2344" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2438" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_39_fu_4577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2439" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_293" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_293_reg_23970" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2440" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_29_fu_3302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2441" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_29_fu_4582_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2442" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_13_fu_4587_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2443" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_13_fu_4597_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2444" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_13_fu_4605_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2445" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_39_fu_6090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2446" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_29_fu_6095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2447" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_29_fu_7704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2448" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_294" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_294_reg_27306" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2449" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_58" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_58_fu_10881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2450" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_29_fu_6099_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2451" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_29_fu_6103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2452" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_29_fu_7719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2453" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_29_fu_7722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2454" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_79" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_79_fu_7728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2455" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_59" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_59_fu_7733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2456" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_29_fu_10886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2457" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_295" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_295_fu_10891_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2458" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_29_fu_10898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2459" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_29_fu_10904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2460" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_13_fu_10909_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2461" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_29_fu_10916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2462" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_53" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_53_fu_10922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2463" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_13_fu_10928_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2464" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10955_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2465" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_108" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10947_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2466" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_39_fu_10942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2467" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_39_fu_7739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2468" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U967" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2469" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_109" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_109_fu_13619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2470" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_39_fu_7744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2471" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_69" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_10955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2472" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U968" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2473" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_29_fu_13622_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2474" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_39_fu_13628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2475" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_29_fu_13631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2476" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_28_reg_29836" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2477" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_29_fu_15691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2478" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_296" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_296_reg_29841" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2479" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_29_fu_14572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2480" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_29_fu_4613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2481" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_29_fu_15694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2482" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_29_fu_15699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2483" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_85" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_85_fu_15704_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2484" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_13_fu_15711_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2485" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_29_fu_15723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2486" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2535_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2487" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_114" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U888" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2488" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_29" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_29_fu_16817_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2489" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_29" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2349" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2490" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1188" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2491" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i14" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1895" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2492" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_14_fu_18386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2493" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_14_fu_18389_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2494" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_297" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_297_reg_32489" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2495" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_13_fu_18401_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2496" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_14_fu_18411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2497" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_14_fu_18415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2498" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_86" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_86_fu_18419_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2499" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_14_fu_18427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2500" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_14_fu_18431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2501" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_14_fu_18437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2502" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_14_fu_18445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2503" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_14_fu_18451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2504" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_14_fu_18457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2505" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_14_fu_18463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2506" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_14_fu_18469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2507" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_14_fu_18475_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2508" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_28" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_28_fu_23350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2509" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_29_fu_19835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2510" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_14_fu_20172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2511" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_14_fu_18483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2512" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_14_fu_20177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2513" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_14_fu_21803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2514" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2515" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1023" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2516" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_14_fu_21808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2517" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_298" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_298_fu_21811_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2518" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_14_fu_21818_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2519" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_14_fu_23353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2520" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_14_fu_21826_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2521" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_14_fu_19847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2522" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_14_fu_21833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2523" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_14_fu_21838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2524" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_13" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_13_fu_21842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2525" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_14_fu_21849_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2526" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_14_fu_21855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2527" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_14_fu_21859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2528" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_14_fu_21865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2529" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_14_fu_21870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2530" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_14_fu_21875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2531" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_14_fu_21879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2532" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_14_fu_21885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2533" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_14_fu_21890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2534" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_14_fu_21895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2535" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_14_fu_21901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2536" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_42_fu_23358_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2537" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_14_fu_21907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2538" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_43_fu_21913_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2539" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_251" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_251_fu_23364_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2542" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_15_fu_4617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2543" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_299" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_299_reg_23983" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2544" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_30_fu_3307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2545" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_30_fu_4622_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2546" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_14_fu_4627_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2547" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_14_fu_4637_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2548" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_15_fu_4645_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2549" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_15_fu_6109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2550" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_30_fu_6114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2551" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_30_fu_7749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2552" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_300" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_300_reg_27332" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2553" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_60" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_60_fu_10961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2554" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_30_fu_6118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2555" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_30_fu_6122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2556" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_30_fu_7764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2557" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_30_fu_7767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2558" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_80" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_80_fu_7773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2559" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_61" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_61_fu_7778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2560" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_30_fu_10966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2561" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_301" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_301_fu_10971_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2562" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_30_fu_10978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2563" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_30_fu_10984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2564" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_14_fu_10989_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2565" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_30_fu_10996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2566" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_54" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_54_fu_11002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2567" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_15_fu_11008_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2568" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11035_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2569" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_110" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11027_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2570" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_15_fu_11022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2571" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_15_fu_7784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2572" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U969" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2573" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_111" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_111_fu_13655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2574" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_15_fu_7789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2575" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_70" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2576" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U970" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2577" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_30_fu_13658_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2578" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_15_fu_13664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2579" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_30_fu_13667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2580" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_29" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_29_reg_29846" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2581" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_30_fu_15727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2582" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_302" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_302_reg_29851" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2583" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_30_fu_14579_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2584" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_30_fu_4653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2585" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_30_fu_15730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2586" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_30_fu_15735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2587" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_88" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_88_fu_15740_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2588" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_14_fu_15747_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2589" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_30_fu_15759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2590" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2538_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2591" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_117" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U889" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2592" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_30" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_30_fu_16823_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2593" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_30" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2354" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2595" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_40_fu_4657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2596" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_303" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_303_reg_23996" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2597" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_31_fu_3312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2598" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_31_fu_4662_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2599" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_14_fu_4667_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2600" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_14_fu_4677_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2601" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_14_fu_4685_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2602" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_40_fu_6128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2603" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_31_fu_6133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2604" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_31_fu_7794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2605" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_304" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_304_reg_27358" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2606" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_62" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_62_fu_11041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2607" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_31_fu_6137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2608" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_31_fu_6141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2609" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_31_fu_7809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2610" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_31_fu_7812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2611" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_81" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_81_fu_7818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2612" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_63" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_63_fu_7823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2613" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_31_fu_11046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2614" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_305" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_305_fu_11051_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2615" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_31_fu_11058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2616" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_31_fu_11064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2617" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_14_fu_11069_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2618" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_31_fu_11076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2619" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_55" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_55_fu_11082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2620" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_14_fu_11088_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2621" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11115_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2622" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_112" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11107_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2623" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_40_fu_11102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2624" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_40_fu_7829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2625" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U971" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2626" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_113" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_113_fu_13691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2627" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_40_fu_7834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2628" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_72" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2629" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U972" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2630" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_31_fu_13694_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2631" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_40_fu_13700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2632" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_31_fu_13703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2633" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_30_reg_29856" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2634" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_31_fu_15763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2635" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_306" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_306_reg_29861" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2636" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_31_fu_14586_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2637" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_31_fu_4693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2638" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_31_fu_15766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2639" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_31_fu_15771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2640" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_90" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_90_fu_15776_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2641" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_14_fu_15783_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2642" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_31_fu_15795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2643" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2541_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2644" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_119" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U890" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2645" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_31" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_31_fu_16829_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2646" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_31" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2359" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2647" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1218" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2648" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i15" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1924" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2649" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_15_fu_18487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2650" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_15_fu_18490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2651" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_307" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_307_reg_32542" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2652" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_14_fu_18502_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2653" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_15_fu_18512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2654" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_15_fu_18516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2655" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_91" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_91_fu_18520_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2656" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_15_fu_18528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2657" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_15_fu_18532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2658" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_15_fu_18538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2659" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_15_fu_18546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2660" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_15_fu_18552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2661" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_15_fu_18558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2662" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_15_fu_18564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2663" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_15_fu_18570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2664" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_15_fu_18576_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2665" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_30" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_30_fu_23370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2666" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_31_fu_19852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2667" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_15_fu_20182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2668" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_15_fu_18584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2669" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_15_fu_20187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2670" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_15_fu_21920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2671" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2672" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1024" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2673" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_15_fu_21925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2674" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_308" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_308_fu_21928_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2675" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_15_fu_21935_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2676" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_15_fu_23373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2677" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_15_fu_21943_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2678" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_15_fu_19864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2679" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_15_fu_21950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2680" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_15_fu_21955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2681" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_14" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_14_fu_21959_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2682" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_15_fu_21966_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2683" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_15_fu_21972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2684" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_15_fu_21976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2685" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_15_fu_21982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2686" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_15_fu_21987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2687" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_15_fu_21992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2688" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_15_fu_21996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2689" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_15_fu_22002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2690" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_15_fu_22007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2691" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_15_fu_22012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2692" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_15_fu_22018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2693" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_45_fu_23378_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2694" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_15_fu_22024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2695" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_46_fu_22030_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2696" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_254" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_254_fu_23384_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2699" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_16_fu_4697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2700" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_309" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_309_reg_24009" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2701" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_32_fu_3317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2702" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_32_fu_4702_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2703" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_15_fu_4707_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2704" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_15_fu_4717_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2705" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_16_fu_4725_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2706" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_16_fu_6147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2707" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_32_fu_6152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2708" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_32_fu_7839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2709" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_310" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_310_reg_27384" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2710" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_64" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_64_fu_11121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2711" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_32_fu_6156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2712" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_32_fu_6160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2713" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_32_fu_7854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2714" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_32_fu_7857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2715" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_82" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_82_fu_7863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2716" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_65" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_65_fu_7868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2717" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_32_fu_11126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2718" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_311" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_311_fu_11131_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2719" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_32_fu_11138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2720" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_32_fu_11144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2721" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_15_fu_11149_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2722" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_32_fu_11156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2723" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_56" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_56_fu_11162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2724" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_16_fu_11168_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2725" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11195_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2726" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_114" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11187_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2727" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_16_fu_11182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2728" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_16_fu_7874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2729" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U973" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2730" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_115" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_115_fu_13727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2731" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_16_fu_7879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2732" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_73" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2733" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U974" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2734" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_32_fu_13730_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2735" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_16_fu_13736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2736" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_32_fu_13739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2737" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_31" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_31_reg_29866" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2738" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_32_fu_15799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2739" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_312" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_312_reg_29871" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2740" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_32_fu_14593_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2741" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_32_fu_4733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2742" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_32_fu_15802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2743" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_32_fu_15807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2744" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_93" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_93_fu_15812_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2745" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_15_fu_15819_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2746" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_32_fu_15831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2747" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2544_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2748" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_122" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U891" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2749" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_32" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_32_fu_16835_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2750" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_32" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2364" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2752" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_41_fu_4737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2753" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_313" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_313_reg_24022" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2754" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_33_fu_3322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2755" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_33_fu_4742_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2756" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_15_fu_4747_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2757" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_15_fu_4757_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2758" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_15_fu_4765_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2759" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_41_fu_6166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2760" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_33_fu_6171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2761" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_33_fu_7884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2762" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_314" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_314_reg_27410" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2763" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_66" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_66_fu_11201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2764" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_33_fu_6175_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2765" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_33_fu_6179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2766" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_33_fu_7899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2767" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_33_fu_7902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2768" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_83" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_83_fu_7908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2769" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_67" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_67_fu_7913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2770" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_33_fu_11206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2771" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_315" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_315_fu_11211_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2772" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_33_fu_11218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2773" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_33_fu_11224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2774" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_15_fu_11229_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2775" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_33_fu_11236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2776" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_57" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_57_fu_11242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2777" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_15_fu_11248_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2778" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11275_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2779" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_116" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11267_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2780" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_41_fu_11262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2781" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_41_fu_7919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2782" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U975" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2783" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_117" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_117_fu_13763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2784" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_41_fu_7924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2785" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_75" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2786" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U976" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2787" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_33_fu_13766_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2788" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_41_fu_13772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2789" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_33_fu_13775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2790" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_32_reg_29876" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2791" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_33_fu_15835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2792" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_316" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_316_reg_29881" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2793" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_33_fu_14600_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2794" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_33_fu_4773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2795" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_33_fu_15838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2796" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_33_fu_15843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2797" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_95" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_95_fu_15848_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2798" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_15_fu_15855_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2799" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_33_fu_15867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2800" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2547_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2801" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_124" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U892" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2802" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_33" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_33_fu_16841_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2803" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_33" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2369" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2804" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1248" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2805" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i16" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1953" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2806" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_16_fu_18588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2807" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_16_fu_18591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2808" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_317" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_317_reg_32595" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2809" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_15_fu_18603_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2810" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_16_fu_18613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2811" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_16_fu_18617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2812" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_96" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_96_fu_18621_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2813" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_16_fu_18629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2814" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_16_fu_18633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2815" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_16_fu_18639_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2816" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_16_fu_18647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2817" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_16_fu_18653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2818" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_16_fu_18659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2819" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_16_fu_18665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2820" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_16_fu_18671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2821" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_16_fu_18677_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2822" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_32" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_32_fu_23390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2823" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_33_fu_19869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2824" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_16_fu_20192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2825" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_16_fu_18685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2826" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_16_fu_20197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2827" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_16_fu_22037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2828" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2829" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1025" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2830" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_16_fu_22042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2831" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_318" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_318_fu_22045_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2832" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_16_fu_22052_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2833" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_16_fu_23393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2834" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_16_fu_22060_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2835" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_16_fu_19881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2836" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_16_fu_22067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2837" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_16_fu_22072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2838" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_15" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_15_fu_22076_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2839" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_16_fu_22083_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2840" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_16_fu_22089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2841" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_16_fu_22093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2842" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_16_fu_22099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2843" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_16_fu_22104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2844" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_16_fu_22109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2845" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_16_fu_22113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2846" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_16_fu_22119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2847" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_16_fu_22124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2848" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_16_fu_22129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2849" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_16_fu_22135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2850" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_48_fu_23398_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2851" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_16_fu_22141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2852" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_49_fu_22147_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2853" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_257" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_257_fu_23404_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2856" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_17_fu_4777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2857" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_319" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_319_reg_24035" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2858" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_34_fu_3327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2859" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_34_fu_4782_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2860" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_16_fu_4787_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2861" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_16_fu_4797_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2862" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_17_fu_4805_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2863" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_17_fu_6185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2864" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_34_fu_6190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2865" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_34_fu_7929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2866" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_320" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_320_reg_27436" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2867" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_68" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_68_fu_11281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2868" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_34_fu_6194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2869" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_34_fu_6198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2870" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_34_fu_7944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2871" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_34_fu_7947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2872" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_84" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_84_fu_7953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2873" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_69" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_69_fu_7958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2874" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_34_fu_11286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2875" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_321" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_321_fu_11291_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2876" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_34_fu_11298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2877" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_34_fu_11304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2878" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_16_fu_11309_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2879" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_34_fu_11316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2880" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_58" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_58_fu_11322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2881" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_17_fu_11328_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2882" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11355_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2883" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_118" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11347_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2884" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_17_fu_11342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2885" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_17_fu_7964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2886" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U977" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2887" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_119" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_119_fu_13799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2888" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_17_fu_7969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2889" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_76" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2890" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U978" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2891" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_34_fu_13802_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2892" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_17_fu_13808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2893" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_34_fu_13811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2894" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_33" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_33_reg_29886" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2895" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_34_fu_15871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2896" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_322" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_322_reg_29891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2897" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_34_fu_14607_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2898" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_34_fu_4813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2899" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_34_fu_15874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2900" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_34_fu_15879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2901" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_98" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_98_fu_15884_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2902" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_16_fu_15891_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2903" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_34_fu_15903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2904" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2550_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2905" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_127" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U893" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2906" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_34" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_34_fu_16847_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2907" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_34" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2374" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2909" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_42_fu_4817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2910" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_323" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_323_reg_24048" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2911" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_35_fu_3332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2912" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_35_fu_4822_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2913" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_16_fu_4827_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2914" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_16_fu_4837_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2915" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_16_fu_4845_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2916" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_42_fu_6204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2917" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_35_fu_6209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2918" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_35_fu_7974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2919" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_324" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_324_reg_27462" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2920" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_70" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_70_fu_11361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2921" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_35_fu_6213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2922" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_35_fu_6217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2923" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_35_fu_7989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2924" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_35_fu_7992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2925" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_85" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_85_fu_7998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2926" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_71" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_71_fu_8003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2927" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_35_fu_11366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2928" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_325" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_325_fu_11371_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2929" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_35_fu_11378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2930" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_35_fu_11384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2931" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_16_fu_11389_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2932" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_35_fu_11396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2933" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_59" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_59_fu_11402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2934" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_16_fu_11408_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2935" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11435_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2936" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_120" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11427_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2937" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_42_fu_11422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2938" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_42_fu_8009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2939" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U979" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2940" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_121" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_121_fu_13835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2941" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_42_fu_8014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2942" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_78" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2943" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U980" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2944" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_35_fu_13838_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2945" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_42_fu_13844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2946" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_35_fu_13847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2947" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_34_reg_29896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2948" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_35_fu_15907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2949" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_326" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_326_reg_29901" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2950" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_35_fu_14614_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2951" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_35_fu_4853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2952" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_35_fu_15910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2953" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_35_fu_15915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2954" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_100" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_100_fu_15920_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2955" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_16_fu_15927_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2956" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_35_fu_15939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2957" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2553_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2958" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_129" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U894" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2959" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_35" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_35_fu_16853_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2960" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_35" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2379" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2961" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1278" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2962" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i17" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_1982" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2963" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_17_fu_18689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2964" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_17_fu_18692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2965" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_327" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_327_reg_32648" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2966" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_16_fu_18704_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2967" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_17_fu_18714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2968" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_17_fu_18718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2969" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_101" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_101_fu_18722_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2970" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_17_fu_18730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2971" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_17_fu_18734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2972" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_17_fu_18740_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2973" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_17_fu_18748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2974" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_17_fu_18754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2975" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_17_fu_18760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2976" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_17_fu_18766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2977" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_17_fu_18772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2978" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_17_fu_18778_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2979" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_34" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_34_fu_23410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2980" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_35_fu_19886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2981" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_17_fu_20202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2982" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_17_fu_18786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2983" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_17_fu_20207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2984" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_17_fu_22154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2985" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2986" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1026" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2987" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_17_fu_22159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2988" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_328" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_328_fu_22162_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2989" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_17_fu_22169_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2990" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_17_fu_23413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2991" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_17_fu_22177_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2992" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_17_fu_19898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2993" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_17_fu_22184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2994" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_17_fu_22189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2995" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_16" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_16_fu_22193_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2996" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_17_fu_22200_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2997" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_17_fu_22206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2998" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_17_fu_22210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="2999" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_17_fu_22216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3000" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_17_fu_22221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3001" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_17_fu_22226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3002" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_17_fu_22230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3003" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_17_fu_22236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3004" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_17_fu_22241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3005" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_17_fu_22246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3006" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_17_fu_22252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3007" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_51" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_51_fu_23418_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3008" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_17_fu_22258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3009" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_52" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_52_fu_22264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3010" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_260" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_260_fu_23424_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3013" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_18_fu_4857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3014" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_329" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_329_reg_24061" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3015" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_36_fu_3337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3016" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_36_fu_4862_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3017" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_17_fu_4867_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3018" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_17_fu_4877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3019" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_18_fu_4885_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3020" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_18_fu_6223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3021" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_36_fu_6228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3022" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_36_fu_8019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3023" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_330" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_330_reg_27488" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3024" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_72" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_72_fu_11441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3025" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_36_fu_6232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3026" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_36_fu_6236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3027" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_36_fu_8034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3028" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_36_fu_8037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3029" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_86" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_86_fu_8043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3030" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_73" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_73_fu_8048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3031" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_36_fu_11446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3032" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_331" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_331_fu_11451_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3033" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_36_fu_11458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3034" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_36_fu_11464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3035" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_17_fu_11469_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3036" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_36_fu_11476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3037" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_60" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_60_fu_11482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3038" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_18_fu_11488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3039" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11515_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3040" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_122" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11507_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3041" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_18_fu_11502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3042" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_18_fu_8054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3043" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U981" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3044" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_123" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_123_fu_13871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3045" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_18_fu_8059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3046" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_79" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3047" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U982" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3048" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_36_fu_13874_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3049" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_18_fu_13880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3050" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_36_fu_13883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3051" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_35" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_35_reg_29906" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3052" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_36_fu_15943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3053" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_332" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_332_reg_29911" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3054" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_36_fu_14621_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3055" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_36_fu_4893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3056" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_36_fu_15946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3057" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_36_fu_15951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3058" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_103" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_103_fu_15956_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3059" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_17_fu_15963_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3060" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_36_fu_15975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3061" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2556_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3062" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_132" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U895" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3063" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_36" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_36_fu_16859_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3064" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_36" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2384" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3066" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_43_fu_4897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3067" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_333" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_333_reg_24074" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3068" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_37_fu_3342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3069" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_37_fu_4902_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3070" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_17_fu_4907_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3071" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_17_fu_4917_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3072" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_17_fu_4925_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3073" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_43_fu_6242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3074" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_37_fu_6247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3075" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_37_fu_8064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3076" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_334" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_334_reg_27514" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3077" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_74" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_74_fu_11521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3078" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_37_fu_6251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3079" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_37_fu_6255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3080" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_37_fu_8079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3081" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_37_fu_8082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3082" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_87" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_87_fu_8088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3083" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_75" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_75_fu_8093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3084" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_37_fu_11526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3085" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_335" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_335_fu_11531_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3086" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_37_fu_11538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3087" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_37_fu_11544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3088" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_17_fu_11549_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3089" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_37_fu_11556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3090" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_61" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_61_fu_11562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3091" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_17_fu_11568_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3092" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11595_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3093" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_124" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11587_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3094" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_43_fu_11582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3095" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_43_fu_8099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3096" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U983" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3097" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_125" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_125_fu_13907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3098" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_43_fu_8104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3099" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_81" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3100" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U984" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3101" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_37_fu_13910_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3102" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_43_fu_13916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3103" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_37_fu_13919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3104" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_36_reg_29916" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3105" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_37_fu_15979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3106" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_336" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_336_reg_29921" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3107" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_37_fu_14628_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3108" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_37_fu_4933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3109" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_37_fu_15982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3110" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_37_fu_15987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3111" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_105" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_105_fu_15992_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3112" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_17_fu_15999_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3113" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_37_fu_16011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3114" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2559_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3115" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_134" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U896" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3116" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_37" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_37_fu_16865_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3117" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_37" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2389" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3118" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1308" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3119" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i18" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_2011" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3120" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_18_fu_18790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3121" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_18_fu_18793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3122" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_337" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_337_reg_32701" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3123" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_17_fu_18805_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3124" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_18_fu_18815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3125" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_18_fu_18819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3126" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_106" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_106_fu_18823_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3127" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_18_fu_18831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3128" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_18_fu_18835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3129" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_18_fu_18841_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3130" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_18_fu_18849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3131" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_18_fu_18855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3132" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_18_fu_18861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3133" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_18_fu_18867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3134" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_18_fu_18873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3135" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_18_fu_18879_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3136" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_36" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_36_fu_23430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3137" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_37_fu_19903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3138" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_18_fu_20212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3139" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_18_fu_18887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3140" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_18_fu_20217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3141" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_18_fu_22271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3142" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3143" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1027" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3144" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_18_fu_22276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3145" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_338" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_338_fu_22279_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3146" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_18_fu_22286_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3147" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_18_fu_23433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3148" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_18_fu_22294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3149" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_18_fu_19915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3150" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_18_fu_22301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3151" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_18_fu_22306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3152" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_17" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_17_fu_22310_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3153" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_18_fu_22317_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3154" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_18_fu_22323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3155" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_18_fu_22327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3156" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_18_fu_22333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3157" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_18_fu_22338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3158" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_18_fu_22343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3159" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_18_fu_22347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3160" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_18_fu_22353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3161" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_18_fu_22358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3162" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_18_fu_22363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3163" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_18_fu_22369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3164" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_54" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_54_fu_23438_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3165" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_18_fu_22375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3166" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_55" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_55_fu_22381_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3167" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_263" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_263_fu_23444_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3170" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_19_fu_4937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3171" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_339" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_339_reg_24087" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3172" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_38_fu_3347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3173" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_38_fu_4942_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3174" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_18_fu_4947_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3175" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_18_fu_4957_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3176" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_19_fu_4965_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3177" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_19_fu_6261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3178" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_38_fu_6266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3179" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_38_fu_8109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3180" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_340" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_340_reg_27540" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3181" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_76" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_76_fu_11601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3182" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_38_fu_6270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3183" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_38_fu_6274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3184" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_38_fu_8124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3185" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_38_fu_8127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3186" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_88" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_88_fu_8133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3187" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_77" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_77_fu_8138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3188" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_38_fu_11606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3189" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_341" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_341_fu_11611_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3190" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_38_fu_11618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3191" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_38_fu_11624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3192" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_18_fu_11629_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3193" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_38_fu_11636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3194" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_62" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_62_fu_11642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3195" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_19_fu_11648_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3196" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11675_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3197" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_126" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11667_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3198" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_19_fu_11662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3199" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_19_fu_8144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3200" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U985" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3201" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_127" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_127_fu_13943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3202" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_19_fu_8149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3203" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_82" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3204" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U986" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3205" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_38_fu_13946_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3206" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_19_fu_13952_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3207" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_38_fu_13955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3208" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_37" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_37_reg_29926" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3209" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_38_fu_16015_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3210" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_342" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_342_reg_29931" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3211" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_38_fu_14635_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3212" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_38_fu_4973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3213" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_38_fu_16018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3214" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_38_fu_16023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3215" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_108" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_108_fu_16028_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3216" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_18_fu_16035_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3217" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_38_fu_16047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3218" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2562_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3219" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_137" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U897" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3220" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_38" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_38_fu_16871_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3221" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_38" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2394" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3223" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_44_fu_4977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3224" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_343" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_343_reg_24100" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3225" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_39_fu_3352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3226" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_39_fu_4982_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3227" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_18_fu_4987_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3228" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_18_fu_4997_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3229" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_18_fu_5005_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3230" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_44_fu_6280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3231" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_39_fu_6285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3232" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_39_fu_8154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3233" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_344" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_344_reg_27566" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3234" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_78" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_78_fu_11681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3235" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_39_fu_6289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3236" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_39_fu_6293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3237" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_39_fu_8169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3238" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_39_fu_8172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3239" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_89" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_89_fu_8178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3240" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_79" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_79_fu_8183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3241" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_39_fu_11686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3242" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_345" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_345_fu_11691_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3243" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_39_fu_11698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3244" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_39_fu_11704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3245" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_18_fu_11709_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3246" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_39_fu_11716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3247" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_63" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_63_fu_11722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3248" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_18_fu_11728_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3249" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11755_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3250" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_128" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11747_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3251" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_44_fu_11742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3252" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_44_fu_8189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3253" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U987" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3254" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_129" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_129_fu_13979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3255" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_44_fu_8194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3256" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_84" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3257" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U988" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3258" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_39_fu_13982_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3259" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_44_fu_13988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3260" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_39_fu_13991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3261" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_38_reg_29936" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3262" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_39_fu_16051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_346" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_346_reg_29941" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3264" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_39_fu_14642_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3265" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_39_fu_5013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3266" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_39_fu_16054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3267" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_39_fu_16059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3268" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_110" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_110_fu_16064_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3269" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_18_fu_16071_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3270" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_39_fu_16083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3271" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2565_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3272" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_138" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U898" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3273" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_39" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_39_fu_16877_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3274" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_39" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2399" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3275" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1338" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3276" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i19" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_2040" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3277" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_19_fu_18891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3278" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_19_fu_18894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3279" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_347" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_347_reg_32754" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3280" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_18_fu_18906_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3281" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_19_fu_18916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3282" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_19_fu_18920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3283" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_111" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_111_fu_18924_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3284" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_19_fu_18932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3285" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_19_fu_18936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3286" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_19_fu_18942_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3287" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_19_fu_18950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3288" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_19_fu_18956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3289" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_19_fu_18962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3290" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_19_fu_18968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3291" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_19_fu_18974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3292" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_19_fu_18980_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3293" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_38" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_38_fu_23450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3294" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_39_fu_19920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3295" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_19_fu_20222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3296" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_19_fu_18988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3297" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_19_fu_20227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3298" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_19_fu_22388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3299" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19927_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3300" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1028" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3301" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_19_fu_22393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3302" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_348" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_348_fu_22396_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3303" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_19_fu_22403_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3304" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_19_fu_23453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3305" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_19_fu_22411_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3306" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_19_fu_19932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3307" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_19_fu_22418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3308" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_19_fu_22423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3309" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_18" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_18_fu_22427_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3310" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_19_fu_22434_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3311" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_19_fu_22440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3312" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_19_fu_22444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3313" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_19_fu_22450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3314" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_19_fu_22455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3315" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_19_fu_22460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3316" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_19_fu_22464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3317" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_19_fu_22470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3318" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_19_fu_22475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3319" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_19_fu_22480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3320" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_19_fu_22486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3321" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_57" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_57_fu_23458_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3322" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_19_fu_22492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3323" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_58" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_58_fu_22498_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3324" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_266" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_266_fu_23464_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3327" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_20_fu_5017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3328" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_349" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_349_reg_24113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3329" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_40_fu_3357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3330" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_40_fu_5022_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3331" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_19_fu_5027_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3332" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_19_fu_5037_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3333" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_20_fu_5045_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3334" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_20_fu_6299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3335" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_40_fu_6304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3336" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_40_fu_8199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3337" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_350" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_350_reg_27592" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3338" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_80" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_80_fu_11761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3339" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_40_fu_6308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3340" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_40_fu_6312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3341" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_40_fu_8214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3342" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_40_fu_8217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3343" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_90" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_90_fu_8223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3344" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_81" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_81_fu_8228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3345" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_40_fu_11766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3346" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_351" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_351_fu_11771_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3347" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_40_fu_11778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3348" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_40_fu_11784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3349" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_19_fu_11789_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3350" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_40_fu_11796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3351" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_64" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_64_fu_11802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3352" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_20_fu_11808_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3353" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11835_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3354" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_130" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11827_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3355" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_20_fu_11822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3356" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_20_fu_8234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3357" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U989" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3358" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_131" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_131_fu_14015_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3359" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_20_fu_8239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3360" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_85" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3361" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U990" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3362" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_40_fu_14018_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3363" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_20_fu_14024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3364" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_40_fu_14027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3365" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_39" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_39_reg_29946" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3366" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_40_fu_16087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3367" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_352" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_352_reg_29951" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3368" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_40_fu_14649_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3369" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_40_fu_5053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3370" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_40_fu_16090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3371" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_40_fu_16095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3372" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_113" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_113_fu_16100_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3373" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_19_fu_16107_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3374" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_40_fu_16119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3375" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2568_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3376" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_139" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U899" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3377" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_40" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_40_fu_16883_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3378" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_40" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2404" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3380" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_45_fu_5057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3381" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_353" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_353_reg_24126" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3382" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_41_fu_3362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3383" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_41_fu_5062_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3384" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_19_fu_5067_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3385" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_19_fu_5077_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3386" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_19_fu_5085_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3387" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_45_fu_6318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3388" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_41_fu_6323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3389" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_41_fu_8244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3390" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_354" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_354_reg_27618" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3391" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_82" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_82_fu_11841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3392" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_41_fu_6327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3393" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_41_fu_6331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3394" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_41_fu_8259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3395" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_41_fu_8262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3396" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_91" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_91_fu_8268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3397" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_83" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_83_fu_8273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3398" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_41_fu_11846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3399" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_355" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_355_fu_11851_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3400" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_41_fu_11858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3401" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_41_fu_11864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3402" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_19_fu_11869_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3403" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_41_fu_11876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3404" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_65" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_65_fu_11882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3405" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_19_fu_11888_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3406" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11915_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3407" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_132" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11907_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3408" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_45_fu_11902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3409" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_45_fu_8279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3410" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U991" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3411" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_133" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_133_fu_14051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3412" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_45_fu_8284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3413" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_87" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3414" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U992" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3415" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_41_fu_14054_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3416" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_45_fu_14060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3417" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_41_fu_14063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3418" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_40_reg_29956" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3419" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_41_fu_16123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3420" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_356" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_356_reg_29961" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3421" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_41_fu_14656_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3422" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_41_fu_5093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3423" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_41_fu_16126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3424" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_41_fu_16131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3425" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_115" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_115_fu_16136_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3426" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_19_fu_16143_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3427" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_41_fu_16155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3428" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2571_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3429" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_140" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U900" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3430" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_41" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_41_fu_16889_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3431" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_41" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2409" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3432" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1368" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3433" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i20" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_2069" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3434" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_20_fu_18992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3435" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_20_fu_18995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3436" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_357" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_357_reg_32807" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3437" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_19_fu_19007_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3438" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_20_fu_19017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3439" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_20_fu_19021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3440" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_116" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_116_fu_19025_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3441" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_20_fu_19033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3442" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_20_fu_19037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3443" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_20_fu_19043_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3444" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_20_fu_19051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3445" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_20_fu_19057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3446" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_20_fu_19063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3447" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_20_fu_19069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3448" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_20_fu_19075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3449" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_20_fu_19081_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3450" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_40" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_40_fu_23470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3451" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_41_fu_19937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3452" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_20_fu_20232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3453" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_20_fu_19089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3454" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_20_fu_20237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3455" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_20_fu_22505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3456" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3457" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1029" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3458" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_20_fu_22510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3459" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_358" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_358_fu_22513_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3460" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_20_fu_22520_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3461" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_20_fu_23473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3462" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_20_fu_22528_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3463" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_20_fu_19949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3464" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_20_fu_22535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3465" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_20_fu_22540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3466" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_19" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_19_fu_22544_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3467" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_20_fu_22551_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3468" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_20_fu_22557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3469" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_20_fu_22561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3470" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_20_fu_22567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3471" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_20_fu_22572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3472" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_20_fu_22577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3473" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_20_fu_22581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3474" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_20_fu_22587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3475" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_20_fu_22592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3476" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_20_fu_22597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3477" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_20_fu_22603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3478" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_60" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_60_fu_23478_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3479" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_20_fu_22609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3480" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_61" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_61_fu_22615_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3481" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_269" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_269_fu_23484_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3484" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_21_fu_5097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3485" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_359" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_359_reg_24139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3486" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_42_fu_3367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3487" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_42_fu_5102_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3488" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_20_fu_5107_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3489" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_20_fu_5117_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3490" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_21_fu_5125_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3491" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_21_fu_6337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3492" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_42_fu_6342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3493" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_42_fu_8289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3494" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_360" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_360_reg_27644" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3495" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_84" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_84_fu_11921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3496" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_42_fu_6346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3497" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_42_fu_6350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3498" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_42_fu_8304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3499" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_42_fu_8307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3500" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_92" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_92_fu_8313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3501" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_85" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_85_fu_8318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3502" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_42_fu_11926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3503" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_361" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_361_fu_11931_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3504" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_42_fu_11938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3505" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_42_fu_11944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3506" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_20_fu_11949_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3507" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_42_fu_11956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3508" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_66" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_66_fu_11962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3509" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_21_fu_11968_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3510" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11995_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3511" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_134" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11987_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3512" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_21_fu_11982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3513" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_21_fu_8324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3514" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U993" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3515" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_135" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_135_fu_14087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3516" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_21_fu_8329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3517" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_88" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_11995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3518" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U994" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3519" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_42_fu_14090_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3520" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_21_fu_14096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3521" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_42_fu_14099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3522" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_41" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_41_reg_29966" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3523" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_42_fu_16159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3524" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_362" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_362_reg_29971" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3525" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_42_fu_14663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3526" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_42_fu_5133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3527" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_42_fu_16162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3528" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_42_fu_16167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3529" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_118" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_118_fu_16172_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3530" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_20_fu_16179_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3531" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_42_fu_16191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3532" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2574_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3533" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_141" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U901" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3534" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_42" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_42_fu_16895_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3535" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_42" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2414" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3537" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_46_fu_5137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3538" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_363" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_363_reg_24152" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3539" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_43_fu_3372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3540" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_43_fu_5142_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3541" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_20_fu_5147_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3542" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_20_fu_5157_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3543" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_20_fu_5165_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3544" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_46_fu_6356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3545" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_43_fu_6361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3546" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_43_fu_8334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3547" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_364" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_364_reg_27670" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3548" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_86" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_86_fu_12001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3549" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_43_fu_6365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3550" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_43_fu_6369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3551" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_43_fu_8349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3552" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_43_fu_8352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3553" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_93" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_93_fu_8358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3554" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_87" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_87_fu_8363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3555" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_43_fu_12006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3556" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_365" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_365_fu_12011_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3557" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_43_fu_12018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3558" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_43_fu_12024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3559" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_20_fu_12029_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3560" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_43_fu_12036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3561" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_67" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_67_fu_12042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3562" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_20_fu_12048_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3563" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12075_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3564" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_136" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12067_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3565" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_46_fu_12062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3566" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_46_fu_8369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3567" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U995" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3568" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_137" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_137_fu_14123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3569" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_46_fu_8374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3570" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_90" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3571" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U996" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3572" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_43_fu_14126_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3573" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_46_fu_14132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3574" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_43_fu_14135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3575" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_42_reg_29976" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3576" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_43_fu_16195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3577" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_366" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_366_reg_29981" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3578" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_43_fu_14670_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3579" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_43_fu_5173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3580" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_43_fu_16198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3581" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_43_fu_16203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3582" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_120" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_120_fu_16208_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3583" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_20_fu_16215_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3584" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_43_fu_16227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3585" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2577_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3586" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_142" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U902" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3587" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_43" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_43_fu_16901_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3588" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_43" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2419" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3589" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1398" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3590" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i21" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_2098" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3591" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_21_fu_19093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3592" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_21_fu_19096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3593" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_367" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_367_reg_32860" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3594" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_20_fu_19108_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3595" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_21_fu_19118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3596" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_21_fu_19122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3597" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_121" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_121_fu_19126_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3598" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_21_fu_19134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3599" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_21_fu_19138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3600" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_21_fu_19144_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3601" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_21_fu_19152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3602" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_21_fu_19158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3603" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_21_fu_19164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3604" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_21_fu_19170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3605" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_21_fu_19176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3606" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_21_fu_19182_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3607" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_42" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_42_fu_23490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3608" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_43_fu_19954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3609" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_21_fu_20242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3610" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_21_fu_19190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3611" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_21_fu_20247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3612" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_21_fu_22622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3613" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3614" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1030" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3615" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_21_fu_22627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3616" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_368" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_368_fu_22630_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3617" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_21_fu_22637_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3618" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_21_fu_23493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3619" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_21_fu_22645_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3620" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_21_fu_19966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3621" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_21_fu_22652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3622" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_21_fu_22657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3623" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_20" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_20_fu_22661_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3624" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_21_fu_22668_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3625" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_21_fu_22674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3626" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_21_fu_22678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3627" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_21_fu_22684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3628" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_21_fu_22689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3629" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_21_fu_22694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3630" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_21_fu_22698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3631" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_21_fu_22704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3632" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_21_fu_22709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3633" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_21_fu_22714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3634" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_21_fu_22720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3635" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_63" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_63_fu_23498_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3636" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_21_fu_22726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3637" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_64" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_64_fu_22732_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3638" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_272" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_272_fu_23504_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3641" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_22_fu_5177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3642" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_369" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_369_reg_24165" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3643" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_44_fu_3377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3644" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_44_fu_5182_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3645" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_21_fu_5187_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3646" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_21_fu_5197_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3647" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_22_fu_5205_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3648" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_22_fu_6375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3649" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_44_fu_6380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3650" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_44_fu_8379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3651" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_370" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_370_reg_27696" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3652" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_88" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_88_fu_12081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3653" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_44_fu_6384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3654" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_44_fu_6388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3655" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_44_fu_8394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3656" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_44_fu_8397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3657" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_94" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_94_fu_8403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3658" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_89" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_89_fu_8408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3659" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_44_fu_12086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3660" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_371" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_371_fu_12091_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3661" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_44_fu_12098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3662" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_44_fu_12104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3663" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_21_fu_12109_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3664" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_44_fu_12116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3665" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_68" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_68_fu_12122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3666" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_22_fu_12128_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3667" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12155_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3668" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_138" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12147_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3669" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_22_fu_12142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3670" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_22_fu_8414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3671" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U997" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3672" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_139" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_139_fu_14159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3673" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_22_fu_8419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3674" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_91" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3675" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U998" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3676" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_44_fu_14162_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3677" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_22_fu_14168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3678" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_44_fu_14171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3679" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_43" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_43_reg_29986" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3680" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_44_fu_16231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3681" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_372" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_372_reg_29991" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3682" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_44_fu_14677_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3683" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_44_fu_5213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3684" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_44_fu_16234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3685" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_44_fu_16239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3686" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_123" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_123_fu_16244_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3687" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_21_fu_16251_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3688" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_44_fu_16263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3689" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2580_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3690" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_143" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U903" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3691" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_44" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_44_fu_16907_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3692" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_44" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2424" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3694" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_47_fu_5217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3695" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_373" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_373_reg_24178" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3696" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_45_fu_3382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3697" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_45_fu_5222_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3698" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_21_fu_5227_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3699" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_21_fu_5237_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3700" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_21_fu_5245_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3701" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_47_fu_6394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3702" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_45_fu_6399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3703" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_45_fu_8424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3704" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_374" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_374_reg_27722" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3705" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_90" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_90_fu_12161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3706" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_45_fu_6403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3707" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_45_fu_6407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3708" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_45_fu_8439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3709" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_45_fu_8442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3710" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_95" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_95_fu_8448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3711" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_91" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_91_fu_8453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3712" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_45_fu_12166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3713" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_375" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_375_fu_12171_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3714" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_45_fu_12178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3715" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_45_fu_12184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3716" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_21_fu_12189_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3717" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_45_fu_12196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3718" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_69" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_69_fu_12202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3719" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_21_fu_12208_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3720" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12235_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3721" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_140" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12227_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3722" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_47_fu_12222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3723" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_47_fu_8459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3724" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U999" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3725" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_141" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_141_fu_14195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3726" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_47_fu_8464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3727" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_93" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3728" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U1000" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3729" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_45_fu_14198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3730" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_47_fu_14204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3731" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_45_fu_14207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3732" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_44_reg_29996" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3733" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_45_fu_16267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3734" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_376" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_376_reg_30001" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3735" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_45_fu_14684_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3736" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_45_fu_5253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3737" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_45_fu_16270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3738" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_45_fu_16275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3739" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_125" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_125_fu_16280_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3740" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_21_fu_16287_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3741" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_45_fu_16299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3742" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2583_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3743" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_144" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U904" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3744" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_45" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_45_fu_16913_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3745" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_45" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2429" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3746" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1428" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3747" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i22" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_2127" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3748" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_22_fu_19194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3749" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_22_fu_19197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3750" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_377" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_377_reg_32913" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3751" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_21_fu_19209_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3752" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_22_fu_19219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3753" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_22_fu_19223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3754" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_126" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_126_fu_19227_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3755" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_22_fu_19235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3756" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_22_fu_19239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3757" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_22_fu_19245_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3758" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_22_fu_19253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3759" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_22_fu_19259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3760" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_22_fu_19265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3761" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_22_fu_19271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3762" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_22_fu_19277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3763" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_22_fu_19283_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3764" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_44" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_44_fu_23510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3765" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_45_fu_19971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3766" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_22_fu_20252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3767" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_22_fu_19291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3768" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_22_fu_20257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3769" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_22_fu_22739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3770" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3771" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1031" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3772" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_22_fu_22744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3773" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_378" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_378_fu_22747_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3774" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_22_fu_22754_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3775" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_22_fu_23513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3776" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_22_fu_22762_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3777" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_22_fu_19983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3778" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_22_fu_22769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3779" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_22_fu_22774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3780" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_21" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_21_fu_22778_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3781" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_22_fu_22785_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3782" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_22_fu_22791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3783" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_22_fu_22795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3784" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_22_fu_22801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3785" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_22_fu_22806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3786" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_22_fu_22811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3787" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_22_fu_22815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3788" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_22_fu_22821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3789" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_22_fu_22826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3790" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_22_fu_22831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3791" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_22_fu_22837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3792" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_66" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_66_fu_23518_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3793" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_22_fu_22843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3794" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_67" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_67_fu_22849_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3795" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_275" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_275_fu_23524_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3798" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_23_fu_5257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3799" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_379" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_379_reg_24191" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3800" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_46_fu_3387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3801" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_46_fu_5262_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3802" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_22_fu_5267_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3803" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_22_fu_5277_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3804" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_23_fu_5285_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3805" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_23_fu_6413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3806" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_46_fu_6418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3807" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_46_fu_8469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3808" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_380" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_380_reg_27748" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3809" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_92" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_92_fu_12241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3810" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_46_fu_6422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3811" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_46_fu_6426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3812" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_46_fu_8484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3813" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_46_fu_8487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3814" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_96" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_96_fu_8493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3815" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_93" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_93_fu_8498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3816" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_46_fu_12246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3817" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_381" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_381_fu_12251_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3818" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_46_fu_12258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3819" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_46_fu_12264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3820" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_22_fu_12269_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3821" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_46_fu_12276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3822" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_70" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_70_fu_12282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3823" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_23_fu_12288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3824" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12315_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3825" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_142" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12307_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3826" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_23_fu_12302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3827" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_23_fu_8504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3828" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U1001" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3829" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_143" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_143_fu_14231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3830" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_23_fu_8509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3831" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_94" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3832" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U1002" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3833" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_46_fu_14234_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3834" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_23_fu_14240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3835" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_46_fu_14243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3836" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_45" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_45_reg_30006" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3837" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_46_fu_16303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3838" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_382" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_382_reg_30011" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3839" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_46_fu_14691_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3840" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_46_fu_5293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3841" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_46_fu_16306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3842" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_46_fu_16311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3843" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_128" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_128_fu_16316_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3844" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_22_fu_16323_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3845" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_46_fu_16335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3846" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2586_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3847" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_145" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U905" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3848" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_46" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_46_fu_16919_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3849" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_46" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2434" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3851" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_48_fu_5297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3852" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_383" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_383_reg_24204" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3853" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_47_fu_3392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3854" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_47_fu_5302_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3855" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_22_fu_5307_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3856" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_22_fu_5317_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3857" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_22_fu_5325_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3858" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_48_fu_6432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3859" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_47_fu_6437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3860" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_47_fu_8514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3861" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_384" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_384_reg_27774" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3862" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_94" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_94_fu_12321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3863" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_47_fu_6441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3864" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_47_fu_6445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3865" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_47_fu_8529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3866" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_47_fu_8532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3867" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_97" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_97_fu_8538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3868" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_95" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_95_fu_8543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3869" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_47_fu_12326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3870" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_385" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_385_fu_12331_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3871" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_47_fu_12338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3872" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_47_fu_12344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3873" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_22_fu_12349_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3874" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_47_fu_12356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3875" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_71" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_71_fu_12362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3876" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_22_fu_12368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3877" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12395_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3878" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_144" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12387_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3879" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_48_fu_12382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3880" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_48_fu_8549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3881" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U1003" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3882" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_145" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_145_fu_14267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3883" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_48_fu_8554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3884" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_96" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3885" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U1004" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3886" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_47_fu_14270_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3887" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_48_fu_14276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3888" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_47_fu_14279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3889" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_46_reg_30016" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3890" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_47_fu_16339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3891" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_386" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_386_reg_30021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3892" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_47_fu_14698_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3893" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_47_fu_5333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3894" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_47_fu_16342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3895" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_47_fu_16347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3896" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_130" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_130_fu_16352_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3897" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_22_fu_16359_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3898" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_47_fu_16371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3899" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2589_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3900" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_146" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U906" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3901" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_47" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_47_fu_16925_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3902" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_47" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2439" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3903" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1458" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3904" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i23" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_2156" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3905" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_23_fu_19295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3906" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_23_fu_19298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3907" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_387" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_387_reg_32966" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3908" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_22_fu_19310_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3909" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_23_fu_19320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3910" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_23_fu_19324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3911" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_131" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_131_fu_19328_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3912" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_23_fu_19336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3913" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_23_fu_19340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3914" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_23_fu_19346_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3915" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_23_fu_19354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3916" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_23_fu_19360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3917" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_23_fu_19366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3918" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_23_fu_19372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3919" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_23_fu_19378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3920" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_23_fu_19384_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3921" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_46" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_46_fu_23530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3922" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_47_fu_19988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3923" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_23_fu_20262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3924" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_23_fu_19392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3925" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_23_fu_20267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3926" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_23_fu_22856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3927" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_19995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3928" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1032" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3929" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_23_fu_22861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3930" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_388" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_388_fu_22864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3931" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_23_fu_22871_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3932" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_23_fu_23533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3933" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_23_fu_22879_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3934" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_23_fu_20000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3935" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_23_fu_22886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3936" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_23_fu_22891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3937" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_22" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_22_fu_22895_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3938" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_23_fu_22902_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3939" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_23_fu_22908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3940" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_23_fu_22912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3941" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_23_fu_22918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3942" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_23_fu_22923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3943" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_23_fu_22928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3944" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_23_fu_22932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3945" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_23_fu_22938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3946" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_23_fu_22943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3947" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_23_fu_22948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3948" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_23_fu_22954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3949" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_69" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_69_fu_23538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3950" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_23_fu_22960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3951" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_70" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_70_fu_22966_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3952" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_278" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_278_fu_23544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3955" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln935_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_24_fu_5337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3956" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_389" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_389_reg_24217" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3957" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln939_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_48_fu_3397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3958" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln938_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_48_fu_5342_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3959" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_23_fu_5347_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3960" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_118_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_118_23_fu_5357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3961" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="l_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_24_fu_5365_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3962" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln944_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_24_fu_6451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3963" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln944_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_48_fu_6456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3964" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln944_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_48_fu_8559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3965" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_390" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_390_reg_27800" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3966" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_96" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_96_fu_12401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3967" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln947_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_48_fu_6460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3968" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln947_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_48_fu_6464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3969" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln947_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_48_fu_8574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3970" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln947_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_48_fu_8577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3971" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_98" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_98_fu_8583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3972" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln947_97" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_97_fu_8588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3973" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln947_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_48_fu_12406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3974" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_391" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_391_fu_12411_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3975" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="xor_ln949_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_48_fu_12418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3976" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln949_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_48_fu_12424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3977" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_93_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_93_23_fu_12429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3978" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="and_ln949_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_48_fu_12436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3979" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_72" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_72_fu_12442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3980" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="or_ln949_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_24_fu_12448_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3981" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln957_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12475_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3982" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_146" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12467_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3983" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="icmp_ln958_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_24_fu_12462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3984" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln958_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_24_fu_8594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3985" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln958_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U1005" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3986" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_147" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_147_fu_14303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3987" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln958_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_24_fu_8599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3988" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln958_97" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3989" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="shl_ln958_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U1006" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3990" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln958_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_48_fu_14306_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3991" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln961_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_24_fu_14312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3992" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln961_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_48_fu_14315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3993" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="lshr_ln962_47" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_47_reg_30026" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3994" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="zext_ln962_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_48_fu_16375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3995" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_392" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_392_reg_30031" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3996" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="select_ln964_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_48_fu_14705_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3997" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln943_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_48_fu_5373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3998" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="sub_ln964_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_48_fu_16378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="3999" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="add_ln964_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_48_fu_16383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4000" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="tmp_133" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_133_fu_16388_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4001" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="p_Result_120_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_120_23_fu_16395_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4002" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="trunc_ln738_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_48_fu_16407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4003" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="213" name="bitcast_ln739_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2592_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4004" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_147" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U907" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4005" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_48" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_48_fu_16931_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4006" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_48" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2444" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4008" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln935_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln935_49_fu_5377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4009" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_393" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_393_reg_24230" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4010" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln939_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln939_49_fu_3402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4011" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln938_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln938_49_fu_5382_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4012" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_104_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_104_23_fu_5387_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4013" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_122_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_122_23_fu_5397_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4014" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="l_1_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="l_1_23_fu_5405_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4015" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln944_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln944_49_fu_6470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4016" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln944_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln944_49_fu_6475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4017" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln944_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln944_49_fu_8604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4018" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_394" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_394_reg_27826" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4019" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_98" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_98_fu_12481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4020" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln947_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln947_49_fu_6479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4021" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln947_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln947_49_fu_6483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4022" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln947_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln947_49_fu_8619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4023" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln947_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln947_49_fu_8622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4024" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_99" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_99_fu_8628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4025" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln947_99" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln947_99_fu_8633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4026" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln947_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln947_49_fu_12486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4027" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_395" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_395_fu_12491_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4028" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="xor_ln949_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln949_49_fu_12498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4029" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln949_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln949_49_fu_12504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4030" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_107_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_107_23_fu_12509_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4031" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="and_ln949_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln949_49_fu_12516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4032" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_73" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_73_fu_12522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4033" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="or_ln949_1_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln949_1_23_fu_12528_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4034" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln957_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12555_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4035" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_148" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12547_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4036" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="icmp_ln958_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln958_49_fu_12542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4037" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln958_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln958_49_fu_8639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4038" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln958_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_ls9j0_U1007" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4039" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_149" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln958_149_fu_14339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4040" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln958_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln958_49_fu_8644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4041" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln958_99" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_12555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4042" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="shl_ln958_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_shbak_U1008" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4043" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln958_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln958_49_fu_14342_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4044" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln961_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln961_49_fu_14348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4045" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln961_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln961_49_fu_14351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4046" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="lshr_ln962_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="lshr_ln962_48_reg_30036" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4047" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="zext_ln962_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln962_49_fu_16411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4048" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_396" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_396_reg_30041" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4049" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="select_ln964_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln964_49_fu_14712_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4050" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln943_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln943_49_fu_5413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4051" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="sub_ln964_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln964_49_fu_16414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4052" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="add_ln964_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln964_49_fu_16419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4053" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="tmp_135" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_135_fu_16424_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4054" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="p_Result_124_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_124_23_fu_16431_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4055" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="trunc_ln738_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln738_49_fu_16443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4056" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="214" name="bitcast_ln739_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_2595_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4057" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="tmp_148" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="fpgaconvnet_ip_fp8jQ_U908" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4058" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="select_ln36_49" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="select_ln36_49_fu_16937_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4059" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="36" name="p_ui_49" contextFuncName="convertFloatToP16" moduleName="conv_mul" rtlName="grp_double_to_posit16_fu_2449" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4060" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="215" name="p_011_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_posit16_multiply_fu_1488" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4061" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp" linenumber="44" name="tmp_i24" contextFuncName="convertP16ToDouble" moduleName="conv_mul" rtlName="grp_posit16_to_double_fu_2185" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4062" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="bitcast_ln696_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="bitcast_ln696_24_fu_19396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4063" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln557_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln557_24_fu_19399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4064" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_397" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_397_reg_33019" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4065" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_112_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_112_23_fu_19411_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4066" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln461_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln461_24_fu_19421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4067" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln565_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln565_24_fu_19425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4068" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_136" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_136_fu_19429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4069" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln569_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln569_24_fu_19437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4070" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln461_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln461_24_fu_19441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4071" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln570_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln570_24_fu_19447_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4072" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln571_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln571_24_fu_19455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4073" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln575_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln575_24_fu_19461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4074" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln581_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln581_24_fu_19467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4075" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln581_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln581_24_fu_19473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4076" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sub_ln581_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sub_ln581_24_fu_19479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4077" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln581_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln581_24_fu_19485_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4078" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_48" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_48_fu_23550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4079" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="sext_ln581_49" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="sext_ln581_49_fu_20005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4080" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln582_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln582_24_fu_20272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4081" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln583_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln583_24_fu_19493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4082" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln585_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln585_24_fu_20277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4083" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln603_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln603_24_fu_22973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4084" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln586_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="grp_fu_20012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4085" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="ashr_ln586_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="fpgaconvnet_ip_asbbk_U1033" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4086" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="trunc_ln586_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="trunc_ln586_24_fu_22978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4087" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_398" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_398_fu_22981_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4088" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln588_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln588_24_fu_22988_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4089" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="shl_ln604_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="shl_ln604_24_fu_23553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="93" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4090" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln585_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln585_24_fu_22996_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4091" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="icmp_ln591_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="icmp_ln591_24_fu_20017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4092" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln591_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln591_24_fu_23003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4093" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln591_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln591_24_fu_23008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4094" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="p_Result_115_23" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="p_Result_115_23_fu_23012_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4095" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln591_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln591_24_fu_23019_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4096" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="zext_ln415_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="zext_ln415_24_fu_23025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4097" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="add_ln415_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="add_ln415_24_fu_23029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4098" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln571_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln571_24_fu_23035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4099" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln582_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln582_24_fu_23040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4100" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln582_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln582_24_fu_23045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4101" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln582_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln582_24_fu_23049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4102" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln581_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln581_24_fu_23055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4103" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln581_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln581_24_fu_23060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4104" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="xor_ln581_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="xor_ln581_24_fu_23065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4105" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="and_ln603_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="and_ln603_24_fu_23071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4106" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_72" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_72_fu_23558_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4107" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="or_ln603_24" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="or_ln603_24_fu_23077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4108" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="select_ln603_73" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="select_ln603_73_fu_23083_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="4109" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="216" name="tmp_V_281" contextFuncName="conv_mul&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_mul" rtlName="tmp_V_281_fu_23564_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="89" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_fu_297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="90" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_1" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_1_fu_349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="91" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_2" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_2_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="92" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_3" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_3_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="93" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_4" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_4_fu_353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="94" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_5" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_5_fu_310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="95" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_6" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_6_fu_358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="96" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_7" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_7_fu_314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="97" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_8" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_8_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="98" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_9" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_9_fu_362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="99" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_10" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_10_fu_394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="100" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_11" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_11_fu_323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="101" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_12" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_12_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="102" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_13" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_13_fu_332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="103" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_14" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_14_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="104" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_15" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_15_fu_385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="105" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_16" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_16_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="106" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_17" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_17_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="107" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_18" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_18_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="108" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_19" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_19_fu_345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="109" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_20" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_20_fu_371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="110" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_21" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_21_fu_380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="111" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="add_ln703_22" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="add_ln703_22_fu_389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="112" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="277" name="tmp_V_750" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="tmp_V_750_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="115" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="273" name="pixel_index" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="pixel_index_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="116" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="273" name="icmp_ln273" contextFuncName="conv_acc&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv_acc" rtlName="icmp_ln273_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="378" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="326" name="_ln326" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv" rtlName="conv_intr_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="379" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="340" name="_ln340" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv" rtlName="conv_mul_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="380" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="355" name="_ln355" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv" rtlName="conv_acc_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="152" filename="partition_0/src/Conv_0.cpp" linenumber="68" name="_ln68" contextFuncName="Conv_0_conv" moduleName="Conv_0_conv336" rtlName="grp_conv_fu_150" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="128" name="icmp_ln128" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr510" rtlName="icmp_ln128_fu_1400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="264" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="134" name="zext_ln134" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr510" rtlName="zext_ln134_fu_1406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="265" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="113" name="i" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr510" rtlName="i_fu_1448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="565" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="158" name="weight_index" contextFuncName="Increment" moduleName="conv_intr510" rtlName="weight_index_fu_1454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="567" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="113" name="icmp_ln113" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr510" rtlName="icmp_ln113_fu_1460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="378" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="326" name="_ln326" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv509" rtlName="conv_intr510_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="379" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="340" name="_ln340" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv509" rtlName="conv_mul_U1_1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="380" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="355" name="_ln355" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv509" rtlName="conv_acc_U1_1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="152" filename="partition_0/src/Conv_0.cpp" linenumber="68" name="_ln68" contextFuncName="Conv_0_conv" moduleName="Conv_0_conv337" rtlName="grp_conv509_fu_150" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="128" name="icmp_ln128" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr508" rtlName="icmp_ln128_fu_1400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="264" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="134" name="zext_ln134" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr508" rtlName="zext_ln134_fu_1406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="265" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="113" name="i" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr508" rtlName="i_fu_1448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="565" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="158" name="weight_index" contextFuncName="Increment" moduleName="conv_intr508" rtlName="weight_index_fu_1454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="567" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="113" name="icmp_ln113" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr508" rtlName="icmp_ln113_fu_1460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="378" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="326" name="_ln326" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv507" rtlName="conv_intr508_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="379" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="340" name="_ln340" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv507" rtlName="conv_mul_U2_2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="380" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="355" name="_ln355" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv507" rtlName="conv_acc_U2_2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="152" filename="partition_0/src/Conv_0.cpp" linenumber="68" name="_ln68" contextFuncName="Conv_0_conv" moduleName="Conv_0_conv338" rtlName="grp_conv507_fu_150" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="263" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="128" name="icmp_ln128" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr506" rtlName="icmp_ln128_fu_1400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="264" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="134" name="zext_ln134" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr506" rtlName="zext_ln134_fu_1406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="265" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="113" name="i" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr506" rtlName="i_fu_1448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="565" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="158" name="weight_index" contextFuncName="Increment" moduleName="conv_intr506" rtlName="weight_index_fu_1454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="567" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="113" name="icmp_ln113" contextFuncName="conv_intr&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt; &gt;" moduleName="conv_intr506" rtlName="icmp_ln113_fu_1460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="378" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="326" name="_ln326" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv505" rtlName="conv_intr506_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="379" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="340" name="_ln340" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv505" rtlName="conv_mul_U3_3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="380" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp" linenumber="355" name="_ln355" contextFuncName="conv&lt;1, 24, 24, 1, 4, 1, 25, 5, 5, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;16, -1, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="conv505" rtlName="conv_acc_U3_3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="152" filename="partition_0/src/Conv_0.cpp" linenumber="68" name="_ln68" contextFuncName="Conv_0_conv" moduleName="Conv_0_conv339" rtlName="grp_conv505_fu_150" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="30" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="trunc_ln" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="trunc_ln_reg_306" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="31" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="sext_ln415" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="sext_ln415_fu_236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="32" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_51" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="tmp_51_reg_311" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="33" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="zext_ln415" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="zext_ln415_fu_239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="34" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_V_144" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="tmp_V_144_fu_242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="35" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_V_145" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="out_0_V_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="38" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="trunc_ln708_1" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="trunc_ln708_1_reg_316" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="39" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="sext_ln415_2" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="sext_ln415_2_fu_253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="40" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_52" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="tmp_52_reg_321" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="41" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="zext_ln415_1" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="zext_ln415_1_fu_256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="42" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_V_147" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="tmp_V_147_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="43" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_V_148" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="out_1_V_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="46" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="trunc_ln708_2" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="trunc_ln708_2_reg_326" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="47" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="sext_ln415_4" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="sext_ln415_4_fu_270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="48" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_53" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="tmp_53_reg_331" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="49" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="zext_ln415_2" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="zext_ln415_2_fu_273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="50" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_V_150" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="tmp_V_150_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="51" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_V_151" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="out_2_V_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="54" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="trunc_ln708_3" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="trunc_ln708_3_reg_336" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="55" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="sext_ln415_6" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="sext_ln415_6_fu_287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="56" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_54" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="tmp_54_reg_341" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="57" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="zext_ln415_3" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="zext_ln415_3_fu_290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="58" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_V_153" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="tmp_V_153_fu_293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="59" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="76" name="tmp_V_154" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="out_3_V_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="62" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="64" name="pixel_index" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="pixel_index_fu_224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="63" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp" linenumber="64" name="icmp_ln64" contextFuncName="glue&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;30, 5, 0, 3, 0&gt;, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="glue" rtlName="icmp_ln64_fu_230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="17" filename="partition_0/src/Conv_0.cpp" linenumber="114" name="_ln114" contextFuncName="Conv_0_glue" moduleName="Conv_0_glue" rtlName="grp_glue_fu_30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="22" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="zext_ln61" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="zext_ln61_fu_148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="23" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="lhs_V" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="lhs_V_fu_190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="26" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="sext_ln703" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="sext_ln703_fu_197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="27" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="ret_V" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="ret_V_fu_200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="28" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="p_Val2_129" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="p_Val2_129_reg_250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="29" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="tmp_402" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="tmp_402_reg_245" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="30" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="zext_ln415" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="zext_ln415_fu_171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="31" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="p_Val2_s" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="out_V_V_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="34" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="58" name="i" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="i_fu_153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="35" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="158" name="add_ln321" contextFuncName="Increment" moduleName="bias" rtlName="add_ln321_fu_159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="36" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="58" name="icmp_ln58" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias" rtlName="icmp_ln58_fu_165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="8" filename="partition_0/src/Conv_0.cpp" linenumber="136" name="_ln136" contextFuncName="Conv_0_bias" moduleName="Conv_0_bias340" rtlName="grp_bias_fu_28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="22" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="zext_ln61" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="zext_ln61_fu_148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="23" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="lhs_V" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="lhs_V_fu_190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="26" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="sext_ln703" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="sext_ln703_fu_197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="27" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="ret_V" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="ret_V_fu_200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="28" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="p_Val2_117" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="p_Val2_117_reg_250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="29" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="tmp_399" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="tmp_399_reg_245" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="30" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="zext_ln415" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="zext_ln415_fu_171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="31" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="p_Val2_s" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="out_V_V_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="34" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="58" name="i" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="i_fu_153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="35" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="158" name="add_ln321" contextFuncName="Increment" moduleName="bias513" rtlName="add_ln321_fu_159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="36" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="58" name="icmp_ln58" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias513" rtlName="icmp_ln58_fu_165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="8" filename="partition_0/src/Conv_0.cpp" linenumber="136" name="_ln136" contextFuncName="Conv_0_bias" moduleName="Conv_0_bias341" rtlName="grp_bias513_fu_28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="22" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="zext_ln61" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="zext_ln61_fu_148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="23" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="lhs_V" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="lhs_V_fu_190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="26" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="sext_ln703" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="sext_ln703_fu_197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="27" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="ret_V" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="ret_V_fu_200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="28" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="p_Val2_121" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="p_Val2_121_reg_250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="29" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="tmp_400" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="tmp_400_reg_245" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="30" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="zext_ln415" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="zext_ln415_fu_171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="31" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="p_Val2_s" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="out_V_V_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="34" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="58" name="i" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="i_fu_153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="35" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="158" name="add_ln321" contextFuncName="Increment" moduleName="bias512" rtlName="add_ln321_fu_159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="36" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="58" name="icmp_ln58" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias512" rtlName="icmp_ln58_fu_165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="8" filename="partition_0/src/Conv_0.cpp" linenumber="136" name="_ln136" contextFuncName="Conv_0_bias" moduleName="Conv_0_bias342" rtlName="grp_bias512_fu_28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="22" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="zext_ln61" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="zext_ln61_fu_148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="23" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="lhs_V" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="lhs_V_fu_190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="26" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="sext_ln703" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="sext_ln703_fu_197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="27" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="ret_V" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="ret_V_fu_200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="28" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="p_Val2_125" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="p_Val2_125_reg_250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="29" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="tmp_401" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="tmp_401_reg_245" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="30" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="zext_ln415" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="zext_ln415_fu_171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="31" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="61" name="p_Val2_s" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="out_V_V_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="34" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="58" name="i" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="i_fu_153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="35" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="158" name="add_ln321" contextFuncName="Increment" moduleName="bias511" rtlName="add_ln321_fu_159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="36" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp" linenumber="58" name="icmp_ln58" contextFuncName="bias&lt;1, 24, 24, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt;, ap_fixed&lt;30, 5, 0, 3, 0&gt; &gt;" moduleName="bias511" rtlName="icmp_ln58_fu_165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="8" filename="partition_0/src/Conv_0.cpp" linenumber="136" name="_ln136" contextFuncName="Conv_0_bias" moduleName="Conv_0_bias343" rtlName="grp_bias511_fu_28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="719" filename="partition_0/src/Conv_0.cpp" linenumber="183" name="conv_out_0_0_V_V" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="conv_out_0_0_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="722" filename="partition_0/src/Conv_0.cpp" linenumber="183" name="conv_out_0_1_V_V" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="conv_out_0_1_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="725" filename="partition_0/src/Conv_0.cpp" linenumber="183" name="conv_out_0_2_V_V" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="conv_out_0_2_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="728" filename="partition_0/src/Conv_0.cpp" linenumber="183" name="conv_out_0_3_V_V" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="conv_out_0_3_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="731" filename="partition_0/src/Conv_0.cpp" linenumber="194" name="glue_out_0_V_V" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="glue_out_0_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="734" filename="partition_0/src/Conv_0.cpp" linenumber="194" name="glue_out_1_V_V" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="glue_out_1_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="737" filename="partition_0/src/Conv_0.cpp" linenumber="194" name="glue_out_2_V_V" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="glue_out_2_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="740" filename="partition_0/src/Conv_0.cpp" linenumber="194" name="glue_out_3_V_V" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="glue_out_3_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="744" filename="partition_0/src/Conv_0.cpp" linenumber="204" name="_ln204" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_sliding_windo_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="745" filename="partition_0/src/Conv_0.cpp" linenumber="205" name="_ln205" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_fork335_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="746" filename="partition_0/src/Conv_0.cpp" linenumber="209" name="_ln209" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_conv336_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="747" filename="partition_0/src/Conv_0.cpp" linenumber="209" name="_ln209" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_conv337_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="748" filename="partition_0/src/Conv_0.cpp" linenumber="209" name="_ln209" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_conv338_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="749" filename="partition_0/src/Conv_0.cpp" linenumber="209" name="_ln209" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_conv339_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="750" filename="partition_0/src/Conv_0.cpp" linenumber="234" name="_ln234" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_glue_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="751" filename="partition_0/src/Conv_0.cpp" linenumber="238" name="_ln238" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_bias340_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="752" filename="partition_0/src/Conv_0.cpp" linenumber="238" name="_ln238" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_bias341_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="753" filename="partition_0/src/Conv_0.cpp" linenumber="238" name="_ln238" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_bias342_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="754" filename="partition_0/src/Conv_0.cpp" linenumber="238" name="_ln238" contextFuncName="Conv_0" moduleName="Conv_0" rtlName="Conv_0_bias343_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="54" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="64" name="i" contextFuncName="squeeze_in&lt;1, 24, 24, 16, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_in" rtlName="i_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="123" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="75" name="cache_index" contextFuncName="squeeze_in&lt;1, 24, 24, 16, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_in" rtlName="cache_index_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="125" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="64" name="icmp_ln64" contextFuncName="squeeze_in&lt;1, 24, 24, 16, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_in" rtlName="icmp_ln64_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="109" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="122" name="i" contextFuncName="squeeze_out&lt;1, 24, 24, 16, 16, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_out.1" rtlName="i_fu_361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="110" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="122" name="icmp_ln122" contextFuncName="squeeze_out&lt;1, 24, 24, 16, 16, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_out.1" rtlName="icmp_ln122_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="90" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="174" name="_ln174" contextFuncName="squeeze&lt;1, 24, 24, 16, 4, 16, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze" rtlName="squeeze_in_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="91" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="183" name="_ln183" contextFuncName="squeeze&lt;1, 24, 24, 16, 4, 16, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze" rtlName="squeeze_out_1_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="42" filename="partition_0/src/Conv_0_squeeze_Relu_1.cpp" linenumber="21" name="_ln21" contextFuncName="Conv_0_squeeze_Relu_1" moduleName="Conv_0_squeeze_Relu_.16" rtlName="squeeze_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="16" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="icmp_ln885" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="icmp_ln885_fu_169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="17" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="49" name="pixel_index" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="pixel_index_fu_155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="20" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="p_Result_6" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="p_Result_6_reg_503" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="21" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="tmp_V" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="tmp_V_fu_174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="22" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="tmp_V_133" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="tmp_V_133_fu_186_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="23" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="p_Result_s" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="p_Result_s_fu_192_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="24" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="p_Result_7" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="p_Result_7_fu_202_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="25" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="l" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="l_fu_210_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="26" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="sub_ln894" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="sub_ln894_fu_222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="27" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="trunc_ln894" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="trunc_ln894_fu_227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="28" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="lsb_index" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="lsb_index_fu_241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="29" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="tmp_10" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="tmp_10_reg_549" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="30" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="icmp_ln897" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="icmp_ln897_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="31" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="trunc_ln897" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="trunc_ln897_fu_231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="32" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="sub_ln897" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="sub_ln897_fu_235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="33" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="zext_ln897" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="zext_ln897_fu_256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="34" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="lshr_ln897" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="lshr_ln897_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="35" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="p_Result_4" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="p_Result_4_fu_265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="36" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="icmp_ln897_1" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="icmp_ln897_1_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="37" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="a" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="a_fu_291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="38" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="tmp_11" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="tmp_11_fu_296_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="39" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="xor_ln899" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="xor_ln899_fu_303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="40" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="add_ln899" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="add_ln899_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="41" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="p_Result_3" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="p_Result_3_fu_314_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="42" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="and_ln899" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="and_ln899_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="43" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="or_ln899" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="or_ln899_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="44" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="or_ln" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="or_ln_fu_333_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="45" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="m" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="grp_fu_360_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="46" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="zext_ln907_1" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="grp_fu_352_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="47" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="icmp_ln908" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="icmp_ln908_fu_347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="48" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="add_ln908" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="add_ln908_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="49" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="lshr_ln908" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="fpgaconvnet_ip_ls9j0_U2549" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="50" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="zext_ln908" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="zext_ln908_fu_366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="51" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="sub_ln908" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="sub_ln908_fu_281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="52" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="zext_ln908_1" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="grp_fu_360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="53" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="shl_ln908" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="fpgaconvnet_ip_shbak_U2550" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="54" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="m_1" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="m_1_fu_369_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="55" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="zext_ln911" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="zext_ln911_fu_375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="56" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="m_2" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="m_2_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="57" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="m_5" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="m_5_reg_604" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="58" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="m_6" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="m_6_fu_435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="59" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="tmp_12" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="tmp_12_fu_394_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="60" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="select_ln915" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="select_ln915_fu_402_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="61" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="trunc_ln893" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="trunc_ln893_fu_218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="62" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="sub_ln915" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="sub_ln915_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="63" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="add_ln915" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="add_ln915_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="64" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="tmp_2" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="tmp_2_fu_438_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="65" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="p_Result_8" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="p_Result_8_fu_444_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="66" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="bitcast_ln729" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="grp_fu_150_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="67" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="trunc_ln4" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="trunc_ln4_reg_614" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="68" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="icmp_ln924" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="icmp_ln924_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="69" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="icmp_ln924_1" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="icmp_ln924_1_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="70" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="or_ln924" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="or_ln924_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="71" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="tmp_1" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="fpgaconvnet_ip_dcfYi_U2548" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="72" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="52" name="and_ln924" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="and_ln924_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="82" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp" linenumber="49" name="icmp_ln49" contextFuncName="relu&lt;1, 24, 24, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="relu" rtlName="icmp_ln49_fu_161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu344" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu345" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu346" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu347" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu348" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu349" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu350" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu351" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu352" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu353" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu354" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu355" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu356" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu357" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu358" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="5" filename="partition_0/src/Relu_1.cpp" linenumber="10" name="_ln10" contextFuncName="Relu_1_relu" moduleName="Relu_1_relu359" rtlName="grp_relu_fu_18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="66" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu344_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="67" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu345_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="68" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu346_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="69" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu347_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="70" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu348_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="71" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu349_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="72" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu350_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="73" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu351_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="74" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu352_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="75" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu353_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="76" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu354_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="77" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu355_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="78" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu356_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="79" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu357_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="80" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu358_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="81" filename="partition_0/src/Relu_1.cpp" linenumber="41" name="_ln41" contextFuncName="Relu_1" moduleName="Relu_1" rtlName="Relu_1_relu359_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="109" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="64" name="i" contextFuncName="squeeze_in&lt;1, 24, 24, 16, 16, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_in.1" rtlName="i_fu_361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="110" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="64" name="icmp_ln64" contextFuncName="squeeze_in&lt;1, 24, 24, 16, 16, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_in.1" rtlName="icmp_ln64_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="53" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="122" name="i" contextFuncName="squeeze_out&lt;1, 24, 24, 16, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_out" rtlName="i_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="127" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="133" name="cache_index" contextFuncName="squeeze_out&lt;1, 24, 24, 16, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_out" rtlName="cache_index_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="129" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="122" name="icmp_ln122" contextFuncName="squeeze_out&lt;1, 24, 24, 16, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze_out" rtlName="icmp_ln122_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="90" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="174" name="_ln174" contextFuncName="squeeze&lt;1, 24, 24, 16, 16, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze.1" rtlName="squeeze_in_1_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="91" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp" linenumber="183" name="_ln183" contextFuncName="squeeze&lt;1, 24, 24, 16, 16, 4, ap_fixed&lt;16, 8, 0, 3, 0&gt; &gt;" moduleName="squeeze.1" rtlName="squeeze_out_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="42" filename="partition_0/src/squeeze_Relu_1.cpp" linenumber="21" name="_ln21" contextFuncName="squeeze_Relu_1" moduleName="squeeze_Relu_1" rtlName="squeeze_1_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="26" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp" linenumber="37" name="empty" contextFuncName="mem_write&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_write" rtlName="empty_fu_187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="27" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp" linenumber="68" name="zext_ln68" contextFuncName="mem_write&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_write" rtlName="zext_ln68_fu_191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="33" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp" linenumber="68" name="icmp_ln68" contextFuncName="mem_write&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_write" rtlName="icmp_ln68_fu_195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="35" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="161" name="loops_impl_next_i_s" contextFuncName="Increment" moduleName="mem_write" rtlName="loops_impl_next_i_s_fu_201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="45" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp" linenumber="84" name="port_cache_0_V_1" contextFuncName="mem_write&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_write" rtlName="m_axi_out_hw_V_WDATA" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="47" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="157" name="empty_221" contextFuncName="Increment" moduleName="mem_write" rtlName="empty_221_fu_207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="48" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="157" name="tmp4_i_i_i" contextFuncName="Increment" moduleName="mem_write" rtlName="tmp4_i_i_i_fu_211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="49" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp" linenumber="89" name="out_index" contextFuncName="mem_write&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_write" rtlName="out_index_fu_216_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="50" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp" linenumber="87" name="sext_ln87" contextFuncName="mem_write&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_write" rtlName="sext_ln87_fu_264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="52" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp" linenumber="90" name="add_ln332" contextFuncName="mem_write&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_write" rtlName="add_ln332_fu_267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="53" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp" linenumber="90" name="sext_ln332" contextFuncName="mem_write&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_write" rtlName="sext_ln332_fu_272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="59" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp" linenumber="68" name="i" contextFuncName="mem_write&lt;1, 24, 24, 16, 1, 4, 1, ap_fixed&lt;16, 8, 0, 3, 0&gt;, 64, 16, ap_uint&lt;64&gt; &gt;" moduleName="mem_write" rtlName="i_fu_224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="60" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="157" name="icmp_ln891" contextFuncName="Increment" moduleName="mem_write" rtlName="icmp_ln891_fu_230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="61" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="icmp_ln891_4" contextFuncName="Increment" moduleName="mem_write" rtlName="icmp_ln891_4_fu_236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="62" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="210" name="loops_impl_i_V" contextFuncName="Increment" moduleName="mem_write" rtlName="loops_impl_i_V_fu_242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="63" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="206" name="select_ln206" contextFuncName="Increment" moduleName="mem_write" rtlName="select_ln206_fu_248_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="64" filename="/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h" linenumber="157" name="select_ln891" contextFuncName="Increment" moduleName="mem_write" rtlName="select_ln891_fu_256_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="241" filename="partition_0/src/single_layer_top.cpp" linenumber="104" name="out_hw_V_offset_c" contextFuncName="process" moduleName="process" rtlName="out_hw_V_offset_c_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="442" filename="partition_0/src/single_layer_top.cpp" linenumber="58" name="weights_reloading_in_3" contextFuncName="process" moduleName="process" rtlName="weights_reloading_in_3_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="443" filename="partition_0/src/single_layer_top.cpp" linenumber="79" name="in_0_V_V" contextFuncName="process" moduleName="process" rtlName="in_0_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="444" filename="partition_0/src/single_layer_top.cpp" linenumber="84" name="Conv_0_Conv_0_squeez_4" contextFuncName="process" moduleName="process" rtlName="Conv_0_Conv_0_squeez_4_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="445" filename="partition_0/src/single_layer_top.cpp" linenumber="84" name="Conv_0_Conv_0_squeez_5" contextFuncName="process" moduleName="process" rtlName="Conv_0_Conv_0_squeez_5_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="446" filename="partition_0/src/single_layer_top.cpp" linenumber="84" name="Conv_0_Conv_0_squeez_6" contextFuncName="process" moduleName="process" rtlName="Conv_0_Conv_0_squeez_6_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="447" filename="partition_0/src/single_layer_top.cpp" linenumber="84" name="Conv_0_Conv_0_squeez_7" contextFuncName="process" moduleName="process" rtlName="Conv_0_Conv_0_squeez_7_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="480" filename="partition_0/src/single_layer_top.cpp" linenumber="99" name="out_0_V_V" contextFuncName="process" moduleName="process" rtlName="out_0_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="481" filename="partition_0/src/single_layer_top.cpp" linenumber="99" name="out_1_V_V" contextFuncName="process" moduleName="process" rtlName="out_1_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="482" filename="partition_0/src/single_layer_top.cpp" linenumber="99" name="out_2_V_V" contextFuncName="process" moduleName="process" rtlName="out_2_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="483" filename="partition_0/src/single_layer_top.cpp" linenumber="99" name="out_3_V_V" contextFuncName="process" moduleName="process" rtlName="out_3_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="577" filename="partition_0/src/single_layer_top.cpp" linenumber="104" name="_ln104" contextFuncName="process" moduleName="process" rtlName="mem_read50230_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="578" filename="partition_0/src/single_layer_top.cpp" linenumber="118" name="_ln118" contextFuncName="process" moduleName="process" rtlName="Conv_0_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="579" filename="partition_0/src/single_layer_top.cpp" linenumber="119" name="_ln119" contextFuncName="process" moduleName="process" rtlName="Conv_0_squeeze_Relu_16_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="580" filename="partition_0/src/single_layer_top.cpp" linenumber="120" name="_ln120" contextFuncName="process" moduleName="process" rtlName="Relu_1_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="581" filename="partition_0/src/single_layer_top.cpp" linenumber="121" name="_ln121" contextFuncName="process" moduleName="process" rtlName="squeeze_Relu_1_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="582" filename="partition_0/src/single_layer_top.cpp" linenumber="124" name="_ln124" contextFuncName="process" moduleName="process" rtlName="mem_write_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="246" filename="partition_0/src/single_layer_top.cpp" linenumber="179" name="fpgaconvnet_wr_0_V_s" contextFuncName="fpgaconvnet_ip" moduleName="Block__proc" rtlName="fpgaconvnet_wr_0_V_s_reg_829" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="247" filename="partition_0/src/single_layer_top.cpp" linenumber="176" name="fpgaconvnet_out_0_V_1" contextFuncName="fpgaconvnet_ip" moduleName="Block__proc" rtlName="fpgaconvnet_out_0_V_1_reg_834" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="248" filename="partition_0/src/single_layer_top.cpp" linenumber="176" name="fpgaconvnet_in_0_V_s" contextFuncName="fpgaconvnet_ip" moduleName="Block__proc" rtlName="fpgaconvnet_in_0_V_s_reg_839" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="352" filename="partition_0/src/single_layer_top.cpp" linenumber="175" name="icmp_ln175" contextFuncName="fpgaconvnet_ip" moduleName="Block__proc" rtlName="icmp_ln175_fu_812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="355" filename="partition_0/src/single_layer_top.cpp" linenumber="177" name="icmp_ln177" contextFuncName="fpgaconvnet_ip" moduleName="Block__proc" rtlName="icmp_ln177_fu_818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="358" filename="partition_0/src/single_layer_top.cpp" linenumber="179" name="_ln179" contextFuncName="fpgaconvnet_ip" moduleName="Block__proc" rtlName="grp_reload_weights_fu_572" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="363" filename="partition_0/src/single_layer_top.cpp" linenumber="176" name="_ln176" contextFuncName="fpgaconvnet_ip" moduleName="Block__proc" rtlName="grp_process_r_fu_328" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"&gt;&lt;\/item&gt;
<item  id="262" filename="partition_0/src/single_layer_top.cpp" linenumber="140" name="_ln140" contextFuncName="fpgaconvnet_ip" moduleName="fpgaconvnet_ip" rtlName="Block_proc_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/root/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end"><\/item>
</annotationInfo>
