// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FracNet_T_quant_and_pack_Pipeline_LOOP_Quant_Pack_VITIS_LOOP_38_1_VITIS_LOOP_39_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln37,
        bound4,
        bound,
        H_fmap,
        icmp_ln39_1,
        prior_outputs_0_0_address0,
        prior_outputs_0_0_ce0,
        prior_outputs_0_0_q0,
        prior_outputs_0_1_address0,
        prior_outputs_0_1_ce0,
        prior_outputs_0_1_q0,
        prior_outputs_0_2_address0,
        prior_outputs_0_2_ce0,
        prior_outputs_0_2_q0,
        prior_outputs_0_3_address0,
        prior_outputs_0_3_ce0,
        prior_outputs_0_3_q0,
        prior_outputs_0_4_address0,
        prior_outputs_0_4_ce0,
        prior_outputs_0_4_q0,
        prior_outputs_0_5_address0,
        prior_outputs_0_5_ce0,
        prior_outputs_0_5_q0,
        prior_outputs_0_6_address0,
        prior_outputs_0_6_ce0,
        prior_outputs_0_6_q0,
        prior_outputs_0_7_address0,
        prior_outputs_0_7_ce0,
        prior_outputs_0_7_q0,
        prior_outputs_0_8_address0,
        prior_outputs_0_8_ce0,
        prior_outputs_0_8_q0,
        prior_outputs_0_9_address0,
        prior_outputs_0_9_ce0,
        prior_outputs_0_9_q0,
        prior_outputs_0_10_address0,
        prior_outputs_0_10_ce0,
        prior_outputs_0_10_q0,
        prior_outputs_0_11_address0,
        prior_outputs_0_11_ce0,
        prior_outputs_0_11_q0,
        prior_outputs_0_12_address0,
        prior_outputs_0_12_ce0,
        prior_outputs_0_12_q0,
        prior_outputs_0_13_address0,
        prior_outputs_0_13_ce0,
        prior_outputs_0_13_q0,
        prior_outputs_0_14_address0,
        prior_outputs_0_14_ce0,
        prior_outputs_0_14_q0,
        prior_outputs_0_15_address0,
        prior_outputs_0_15_ce0,
        prior_outputs_0_15_q0,
        prior_outputs_1_0_address0,
        prior_outputs_1_0_ce0,
        prior_outputs_1_0_q0,
        prior_outputs_1_1_address0,
        prior_outputs_1_1_ce0,
        prior_outputs_1_1_q0,
        prior_outputs_1_2_address0,
        prior_outputs_1_2_ce0,
        prior_outputs_1_2_q0,
        prior_outputs_1_3_address0,
        prior_outputs_1_3_ce0,
        prior_outputs_1_3_q0,
        prior_outputs_1_4_address0,
        prior_outputs_1_4_ce0,
        prior_outputs_1_4_q0,
        prior_outputs_1_5_address0,
        prior_outputs_1_5_ce0,
        prior_outputs_1_5_q0,
        prior_outputs_1_6_address0,
        prior_outputs_1_6_ce0,
        prior_outputs_1_6_q0,
        prior_outputs_1_7_address0,
        prior_outputs_1_7_ce0,
        prior_outputs_1_7_q0,
        prior_outputs_1_8_address0,
        prior_outputs_1_8_ce0,
        prior_outputs_1_8_q0,
        prior_outputs_1_9_address0,
        prior_outputs_1_9_ce0,
        prior_outputs_1_9_q0,
        prior_outputs_1_10_address0,
        prior_outputs_1_10_ce0,
        prior_outputs_1_10_q0,
        prior_outputs_1_11_address0,
        prior_outputs_1_11_ce0,
        prior_outputs_1_11_q0,
        prior_outputs_1_12_address0,
        prior_outputs_1_12_ce0,
        prior_outputs_1_12_q0,
        prior_outputs_1_13_address0,
        prior_outputs_1_13_ce0,
        prior_outputs_1_13_q0,
        prior_outputs_1_14_address0,
        prior_outputs_1_14_ce0,
        prior_outputs_1_14_q0,
        prior_outputs_1_15_address0,
        prior_outputs_1_15_ce0,
        prior_outputs_1_15_q0,
        prior_outputs_2_0_address0,
        prior_outputs_2_0_ce0,
        prior_outputs_2_0_q0,
        prior_outputs_2_1_address0,
        prior_outputs_2_1_ce0,
        prior_outputs_2_1_q0,
        prior_outputs_2_2_address0,
        prior_outputs_2_2_ce0,
        prior_outputs_2_2_q0,
        prior_outputs_2_3_address0,
        prior_outputs_2_3_ce0,
        prior_outputs_2_3_q0,
        prior_outputs_2_4_address0,
        prior_outputs_2_4_ce0,
        prior_outputs_2_4_q0,
        prior_outputs_2_5_address0,
        prior_outputs_2_5_ce0,
        prior_outputs_2_5_q0,
        prior_outputs_2_6_address0,
        prior_outputs_2_6_ce0,
        prior_outputs_2_6_q0,
        prior_outputs_2_7_address0,
        prior_outputs_2_7_ce0,
        prior_outputs_2_7_q0,
        prior_outputs_2_8_address0,
        prior_outputs_2_8_ce0,
        prior_outputs_2_8_q0,
        prior_outputs_2_9_address0,
        prior_outputs_2_9_ce0,
        prior_outputs_2_9_q0,
        prior_outputs_2_10_address0,
        prior_outputs_2_10_ce0,
        prior_outputs_2_10_q0,
        prior_outputs_2_11_address0,
        prior_outputs_2_11_ce0,
        prior_outputs_2_11_q0,
        prior_outputs_2_12_address0,
        prior_outputs_2_12_ce0,
        prior_outputs_2_12_q0,
        prior_outputs_2_13_address0,
        prior_outputs_2_13_ce0,
        prior_outputs_2_13_q0,
        prior_outputs_2_14_address0,
        prior_outputs_2_14_ce0,
        prior_outputs_2_14_q0,
        prior_outputs_2_15_address0,
        prior_outputs_2_15_ce0,
        prior_outputs_2_15_q0,
        prior_outputs_3_0_address0,
        prior_outputs_3_0_ce0,
        prior_outputs_3_0_q0,
        prior_outputs_3_1_address0,
        prior_outputs_3_1_ce0,
        prior_outputs_3_1_q0,
        prior_outputs_3_2_address0,
        prior_outputs_3_2_ce0,
        prior_outputs_3_2_q0,
        prior_outputs_3_3_address0,
        prior_outputs_3_3_ce0,
        prior_outputs_3_3_q0,
        prior_outputs_3_4_address0,
        prior_outputs_3_4_ce0,
        prior_outputs_3_4_q0,
        prior_outputs_3_5_address0,
        prior_outputs_3_5_ce0,
        prior_outputs_3_5_q0,
        prior_outputs_3_6_address0,
        prior_outputs_3_6_ce0,
        prior_outputs_3_6_q0,
        prior_outputs_3_7_address0,
        prior_outputs_3_7_ce0,
        prior_outputs_3_7_q0,
        prior_outputs_3_8_address0,
        prior_outputs_3_8_ce0,
        prior_outputs_3_8_q0,
        prior_outputs_3_9_address0,
        prior_outputs_3_9_ce0,
        prior_outputs_3_9_q0,
        prior_outputs_3_10_address0,
        prior_outputs_3_10_ce0,
        prior_outputs_3_10_q0,
        prior_outputs_3_11_address0,
        prior_outputs_3_11_ce0,
        prior_outputs_3_11_q0,
        prior_outputs_3_12_address0,
        prior_outputs_3_12_ce0,
        prior_outputs_3_12_q0,
        prior_outputs_3_13_address0,
        prior_outputs_3_13_ce0,
        prior_outputs_3_13_q0,
        prior_outputs_3_14_address0,
        prior_outputs_3_14_ce0,
        prior_outputs_3_14_q0,
        prior_outputs_3_15_address0,
        prior_outputs_3_15_ce0,
        prior_outputs_3_15_q0,
        msb_buffer_0_address0,
        msb_buffer_0_ce0,
        msb_buffer_0_we0,
        msb_buffer_0_d0,
        msb_buffer_0_address1,
        msb_buffer_0_ce1,
        msb_buffer_0_q1,
        msb_buffer_1_address0,
        msb_buffer_1_ce0,
        msb_buffer_1_we0,
        msb_buffer_1_d0,
        msb_buffer_1_address1,
        msb_buffer_1_ce1,
        msb_buffer_1_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [6:0] zext_ln37;
input  [13:0] bound4;
input  [11:0] bound;
input  [5:0] H_fmap;
input  [0:0] icmp_ln39_1;
output  [10:0] prior_outputs_0_0_address0;
output   prior_outputs_0_0_ce0;
input  [15:0] prior_outputs_0_0_q0;
output  [10:0] prior_outputs_0_1_address0;
output   prior_outputs_0_1_ce0;
input  [15:0] prior_outputs_0_1_q0;
output  [10:0] prior_outputs_0_2_address0;
output   prior_outputs_0_2_ce0;
input  [15:0] prior_outputs_0_2_q0;
output  [10:0] prior_outputs_0_3_address0;
output   prior_outputs_0_3_ce0;
input  [15:0] prior_outputs_0_3_q0;
output  [10:0] prior_outputs_0_4_address0;
output   prior_outputs_0_4_ce0;
input  [15:0] prior_outputs_0_4_q0;
output  [10:0] prior_outputs_0_5_address0;
output   prior_outputs_0_5_ce0;
input  [15:0] prior_outputs_0_5_q0;
output  [10:0] prior_outputs_0_6_address0;
output   prior_outputs_0_6_ce0;
input  [15:0] prior_outputs_0_6_q0;
output  [10:0] prior_outputs_0_7_address0;
output   prior_outputs_0_7_ce0;
input  [15:0] prior_outputs_0_7_q0;
output  [10:0] prior_outputs_0_8_address0;
output   prior_outputs_0_8_ce0;
input  [15:0] prior_outputs_0_8_q0;
output  [10:0] prior_outputs_0_9_address0;
output   prior_outputs_0_9_ce0;
input  [15:0] prior_outputs_0_9_q0;
output  [10:0] prior_outputs_0_10_address0;
output   prior_outputs_0_10_ce0;
input  [15:0] prior_outputs_0_10_q0;
output  [10:0] prior_outputs_0_11_address0;
output   prior_outputs_0_11_ce0;
input  [15:0] prior_outputs_0_11_q0;
output  [10:0] prior_outputs_0_12_address0;
output   prior_outputs_0_12_ce0;
input  [15:0] prior_outputs_0_12_q0;
output  [10:0] prior_outputs_0_13_address0;
output   prior_outputs_0_13_ce0;
input  [15:0] prior_outputs_0_13_q0;
output  [10:0] prior_outputs_0_14_address0;
output   prior_outputs_0_14_ce0;
input  [15:0] prior_outputs_0_14_q0;
output  [10:0] prior_outputs_0_15_address0;
output   prior_outputs_0_15_ce0;
input  [15:0] prior_outputs_0_15_q0;
output  [10:0] prior_outputs_1_0_address0;
output   prior_outputs_1_0_ce0;
input  [15:0] prior_outputs_1_0_q0;
output  [10:0] prior_outputs_1_1_address0;
output   prior_outputs_1_1_ce0;
input  [15:0] prior_outputs_1_1_q0;
output  [10:0] prior_outputs_1_2_address0;
output   prior_outputs_1_2_ce0;
input  [15:0] prior_outputs_1_2_q0;
output  [10:0] prior_outputs_1_3_address0;
output   prior_outputs_1_3_ce0;
input  [15:0] prior_outputs_1_3_q0;
output  [10:0] prior_outputs_1_4_address0;
output   prior_outputs_1_4_ce0;
input  [15:0] prior_outputs_1_4_q0;
output  [10:0] prior_outputs_1_5_address0;
output   prior_outputs_1_5_ce0;
input  [15:0] prior_outputs_1_5_q0;
output  [10:0] prior_outputs_1_6_address0;
output   prior_outputs_1_6_ce0;
input  [15:0] prior_outputs_1_6_q0;
output  [10:0] prior_outputs_1_7_address0;
output   prior_outputs_1_7_ce0;
input  [15:0] prior_outputs_1_7_q0;
output  [10:0] prior_outputs_1_8_address0;
output   prior_outputs_1_8_ce0;
input  [15:0] prior_outputs_1_8_q0;
output  [10:0] prior_outputs_1_9_address0;
output   prior_outputs_1_9_ce0;
input  [15:0] prior_outputs_1_9_q0;
output  [10:0] prior_outputs_1_10_address0;
output   prior_outputs_1_10_ce0;
input  [15:0] prior_outputs_1_10_q0;
output  [10:0] prior_outputs_1_11_address0;
output   prior_outputs_1_11_ce0;
input  [15:0] prior_outputs_1_11_q0;
output  [10:0] prior_outputs_1_12_address0;
output   prior_outputs_1_12_ce0;
input  [15:0] prior_outputs_1_12_q0;
output  [10:0] prior_outputs_1_13_address0;
output   prior_outputs_1_13_ce0;
input  [15:0] prior_outputs_1_13_q0;
output  [10:0] prior_outputs_1_14_address0;
output   prior_outputs_1_14_ce0;
input  [15:0] prior_outputs_1_14_q0;
output  [10:0] prior_outputs_1_15_address0;
output   prior_outputs_1_15_ce0;
input  [15:0] prior_outputs_1_15_q0;
output  [10:0] prior_outputs_2_0_address0;
output   prior_outputs_2_0_ce0;
input  [15:0] prior_outputs_2_0_q0;
output  [10:0] prior_outputs_2_1_address0;
output   prior_outputs_2_1_ce0;
input  [15:0] prior_outputs_2_1_q0;
output  [10:0] prior_outputs_2_2_address0;
output   prior_outputs_2_2_ce0;
input  [15:0] prior_outputs_2_2_q0;
output  [10:0] prior_outputs_2_3_address0;
output   prior_outputs_2_3_ce0;
input  [15:0] prior_outputs_2_3_q0;
output  [10:0] prior_outputs_2_4_address0;
output   prior_outputs_2_4_ce0;
input  [15:0] prior_outputs_2_4_q0;
output  [10:0] prior_outputs_2_5_address0;
output   prior_outputs_2_5_ce0;
input  [15:0] prior_outputs_2_5_q0;
output  [10:0] prior_outputs_2_6_address0;
output   prior_outputs_2_6_ce0;
input  [15:0] prior_outputs_2_6_q0;
output  [10:0] prior_outputs_2_7_address0;
output   prior_outputs_2_7_ce0;
input  [15:0] prior_outputs_2_7_q0;
output  [10:0] prior_outputs_2_8_address0;
output   prior_outputs_2_8_ce0;
input  [15:0] prior_outputs_2_8_q0;
output  [10:0] prior_outputs_2_9_address0;
output   prior_outputs_2_9_ce0;
input  [15:0] prior_outputs_2_9_q0;
output  [10:0] prior_outputs_2_10_address0;
output   prior_outputs_2_10_ce0;
input  [15:0] prior_outputs_2_10_q0;
output  [10:0] prior_outputs_2_11_address0;
output   prior_outputs_2_11_ce0;
input  [15:0] prior_outputs_2_11_q0;
output  [10:0] prior_outputs_2_12_address0;
output   prior_outputs_2_12_ce0;
input  [15:0] prior_outputs_2_12_q0;
output  [10:0] prior_outputs_2_13_address0;
output   prior_outputs_2_13_ce0;
input  [15:0] prior_outputs_2_13_q0;
output  [10:0] prior_outputs_2_14_address0;
output   prior_outputs_2_14_ce0;
input  [15:0] prior_outputs_2_14_q0;
output  [10:0] prior_outputs_2_15_address0;
output   prior_outputs_2_15_ce0;
input  [15:0] prior_outputs_2_15_q0;
output  [10:0] prior_outputs_3_0_address0;
output   prior_outputs_3_0_ce0;
input  [15:0] prior_outputs_3_0_q0;
output  [10:0] prior_outputs_3_1_address0;
output   prior_outputs_3_1_ce0;
input  [15:0] prior_outputs_3_1_q0;
output  [10:0] prior_outputs_3_2_address0;
output   prior_outputs_3_2_ce0;
input  [15:0] prior_outputs_3_2_q0;
output  [10:0] prior_outputs_3_3_address0;
output   prior_outputs_3_3_ce0;
input  [15:0] prior_outputs_3_3_q0;
output  [10:0] prior_outputs_3_4_address0;
output   prior_outputs_3_4_ce0;
input  [15:0] prior_outputs_3_4_q0;
output  [10:0] prior_outputs_3_5_address0;
output   prior_outputs_3_5_ce0;
input  [15:0] prior_outputs_3_5_q0;
output  [10:0] prior_outputs_3_6_address0;
output   prior_outputs_3_6_ce0;
input  [15:0] prior_outputs_3_6_q0;
output  [10:0] prior_outputs_3_7_address0;
output   prior_outputs_3_7_ce0;
input  [15:0] prior_outputs_3_7_q0;
output  [10:0] prior_outputs_3_8_address0;
output   prior_outputs_3_8_ce0;
input  [15:0] prior_outputs_3_8_q0;
output  [10:0] prior_outputs_3_9_address0;
output   prior_outputs_3_9_ce0;
input  [15:0] prior_outputs_3_9_q0;
output  [10:0] prior_outputs_3_10_address0;
output   prior_outputs_3_10_ce0;
input  [15:0] prior_outputs_3_10_q0;
output  [10:0] prior_outputs_3_11_address0;
output   prior_outputs_3_11_ce0;
input  [15:0] prior_outputs_3_11_q0;
output  [10:0] prior_outputs_3_12_address0;
output   prior_outputs_3_12_ce0;
input  [15:0] prior_outputs_3_12_q0;
output  [10:0] prior_outputs_3_13_address0;
output   prior_outputs_3_13_ce0;
input  [15:0] prior_outputs_3_13_q0;
output  [10:0] prior_outputs_3_14_address0;
output   prior_outputs_3_14_ce0;
input  [15:0] prior_outputs_3_14_q0;
output  [10:0] prior_outputs_3_15_address0;
output   prior_outputs_3_15_ce0;
input  [15:0] prior_outputs_3_15_q0;
output  [10:0] msb_buffer_0_address0;
output   msb_buffer_0_ce0;
output   msb_buffer_0_we0;
output  [63:0] msb_buffer_0_d0;
output  [10:0] msb_buffer_0_address1;
output   msb_buffer_0_ce1;
input  [63:0] msb_buffer_0_q1;
output  [10:0] msb_buffer_1_address0;
output   msb_buffer_1_ce0;
output   msb_buffer_1_we0;
output  [63:0] msb_buffer_1_d0;
output  [10:0] msb_buffer_1_address1;
output   msb_buffer_1_ce1;
input  [63:0] msb_buffer_1_q1;

reg ap_idle;
reg prior_outputs_0_0_ce0;
reg prior_outputs_0_1_ce0;
reg prior_outputs_0_2_ce0;
reg prior_outputs_0_3_ce0;
reg prior_outputs_0_4_ce0;
reg prior_outputs_0_5_ce0;
reg prior_outputs_0_6_ce0;
reg prior_outputs_0_7_ce0;
reg prior_outputs_0_8_ce0;
reg prior_outputs_0_9_ce0;
reg prior_outputs_0_10_ce0;
reg prior_outputs_0_11_ce0;
reg prior_outputs_0_12_ce0;
reg prior_outputs_0_13_ce0;
reg prior_outputs_0_14_ce0;
reg prior_outputs_0_15_ce0;
reg prior_outputs_1_0_ce0;
reg prior_outputs_1_1_ce0;
reg prior_outputs_1_2_ce0;
reg prior_outputs_1_3_ce0;
reg prior_outputs_1_4_ce0;
reg prior_outputs_1_5_ce0;
reg prior_outputs_1_6_ce0;
reg prior_outputs_1_7_ce0;
reg prior_outputs_1_8_ce0;
reg prior_outputs_1_9_ce0;
reg prior_outputs_1_10_ce0;
reg prior_outputs_1_11_ce0;
reg prior_outputs_1_12_ce0;
reg prior_outputs_1_13_ce0;
reg prior_outputs_1_14_ce0;
reg prior_outputs_1_15_ce0;
reg prior_outputs_2_0_ce0;
reg prior_outputs_2_1_ce0;
reg prior_outputs_2_2_ce0;
reg prior_outputs_2_3_ce0;
reg prior_outputs_2_4_ce0;
reg prior_outputs_2_5_ce0;
reg prior_outputs_2_6_ce0;
reg prior_outputs_2_7_ce0;
reg prior_outputs_2_8_ce0;
reg prior_outputs_2_9_ce0;
reg prior_outputs_2_10_ce0;
reg prior_outputs_2_11_ce0;
reg prior_outputs_2_12_ce0;
reg prior_outputs_2_13_ce0;
reg prior_outputs_2_14_ce0;
reg prior_outputs_2_15_ce0;
reg prior_outputs_3_0_ce0;
reg prior_outputs_3_1_ce0;
reg prior_outputs_3_2_ce0;
reg prior_outputs_3_3_ce0;
reg prior_outputs_3_4_ce0;
reg prior_outputs_3_5_ce0;
reg prior_outputs_3_6_ce0;
reg prior_outputs_3_7_ce0;
reg prior_outputs_3_8_ce0;
reg prior_outputs_3_9_ce0;
reg prior_outputs_3_10_ce0;
reg prior_outputs_3_11_ce0;
reg prior_outputs_3_12_ce0;
reg prior_outputs_3_13_ce0;
reg prior_outputs_3_14_ce0;
reg prior_outputs_3_15_ce0;
reg msb_buffer_0_ce0;
reg msb_buffer_0_we0;
reg[63:0] msb_buffer_0_d0;
reg msb_buffer_0_ce1;
reg msb_buffer_1_ce0;
reg msb_buffer_1_we0;
reg[63:0] msb_buffer_1_d0;
reg msb_buffer_1_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln37_fu_1470_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln37_reg_3303;
reg   [0:0] icmp_ln37_reg_3303_pp0_iter2_reg;
reg   [0:0] icmp_ln37_reg_3303_pp0_iter3_reg;
wire   [0:0] icmp_ln38_fu_1490_p2;
reg   [0:0] icmp_ln38_reg_3307;
reg   [0:0] icmp_ln38_reg_3307_pp0_iter2_reg;
wire   [5:0] select_ln38_fu_1527_p3;
reg   [5:0] select_ln38_reg_3329;
wire   [5:0] select_ln38_1_fu_1535_p3;
reg   [5:0] select_ln38_1_reg_3334;
reg   [10:0] msb_buffer_0_addr_reg_3660;
reg   [10:0] msb_buffer_0_addr_reg_3660_pp0_iter3_reg;
reg   [10:0] msb_buffer_0_addr_reg_3660_pp0_iter4_reg;
reg   [10:0] msb_buffer_1_addr_reg_3666;
reg   [10:0] msb_buffer_1_addr_reg_3666_pp0_iter3_reg;
reg   [10:0] msb_buffer_1_addr_reg_3666_pp0_iter4_reg;
wire   [0:0] select_ln37_1_fu_1957_p3;
reg   [0:0] select_ln37_1_reg_3672;
wire   [0:0] select_ln37_2_fu_1979_p3;
reg   [0:0] select_ln37_2_reg_3676;
wire   [0:0] select_ln37_3_fu_2001_p3;
reg   [0:0] select_ln37_3_reg_3680;
wire   [0:0] select_ln37_4_fu_2023_p3;
reg   [0:0] select_ln37_4_reg_3684;
wire   [0:0] select_ln37_5_fu_2045_p3;
reg   [0:0] select_ln37_5_reg_3688;
wire   [0:0] select_ln37_6_fu_2067_p3;
reg   [0:0] select_ln37_6_reg_3692;
wire   [0:0] select_ln37_7_fu_2089_p3;
reg   [0:0] select_ln37_7_reg_3696;
wire   [0:0] select_ln37_8_fu_2111_p3;
reg   [0:0] select_ln37_8_reg_3700;
wire   [0:0] select_ln37_9_fu_2133_p3;
reg   [0:0] select_ln37_9_reg_3704;
wire   [0:0] select_ln37_10_fu_2155_p3;
reg   [0:0] select_ln37_10_reg_3708;
wire   [0:0] select_ln37_11_fu_2177_p3;
reg   [0:0] select_ln37_11_reg_3712;
wire   [0:0] select_ln37_12_fu_2199_p3;
reg   [0:0] select_ln37_12_reg_3716;
wire   [0:0] select_ln37_13_fu_2221_p3;
reg   [0:0] select_ln37_13_reg_3720;
wire   [0:0] select_ln37_14_fu_2243_p3;
reg   [0:0] select_ln37_14_reg_3724;
wire   [0:0] select_ln37_15_fu_2265_p3;
reg   [0:0] select_ln37_15_reg_3728;
wire   [0:0] select_ln37_16_fu_2287_p3;
reg   [0:0] select_ln37_16_reg_3732;
wire   [5:0] select_ln37_17_fu_2294_p3;
reg   [5:0] select_ln37_17_reg_3736;
reg   [5:0] select_ln37_17_reg_3736_pp0_iter4_reg;
wire   [1:0] grp_to2bit_fu_1362_ap_return;
wire   [1:0] grp_to2bit_fu_1367_ap_return;
wire   [1:0] grp_to2bit_fu_1372_ap_return;
wire   [1:0] grp_to2bit_fu_1377_ap_return;
wire   [1:0] grp_to2bit_fu_1382_ap_return;
wire   [1:0] grp_to2bit_fu_1387_ap_return;
wire   [1:0] grp_to2bit_fu_1392_ap_return;
wire   [1:0] grp_to2bit_fu_1397_ap_return;
wire   [1:0] grp_to2bit_fu_1402_ap_return;
wire   [1:0] grp_to2bit_fu_1407_ap_return;
wire   [1:0] grp_to2bit_fu_1412_ap_return;
wire   [1:0] grp_to2bit_fu_1417_ap_return;
wire   [1:0] grp_to2bit_fu_1422_ap_return;
wire   [1:0] grp_to2bit_fu_1427_ap_return;
wire   [1:0] grp_to2bit_fu_1432_ap_return;
wire   [1:0] grp_to2bit_fu_1437_ap_return;
reg    ap_condition_exit_pp0_iter3_stage0;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_47_reg_1186;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_47_reg_1186;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_47_reg_1186;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_47_reg_1186;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_47_reg_1186;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_47_reg_1186;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_46_reg_1197;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_46_reg_1197;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_46_reg_1197;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_46_reg_1197;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_46_reg_1197;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_46_reg_1197;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_45_reg_1208;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_45_reg_1208;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_45_reg_1208;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_45_reg_1208;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_45_reg_1208;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_45_reg_1208;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_44_reg_1219;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_44_reg_1219;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_44_reg_1219;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_44_reg_1219;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_44_reg_1219;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_44_reg_1219;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_43_reg_1230;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_43_reg_1230;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_43_reg_1230;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_43_reg_1230;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_43_reg_1230;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_43_reg_1230;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_42_reg_1241;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_42_reg_1241;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_42_reg_1241;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_42_reg_1241;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_42_reg_1241;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_42_reg_1241;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_41_reg_1252;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_41_reg_1252;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_41_reg_1252;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_41_reg_1252;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_41_reg_1252;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_41_reg_1252;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_40_reg_1263;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_40_reg_1263;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_40_reg_1263;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_40_reg_1263;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_40_reg_1263;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_40_reg_1263;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_39_reg_1274;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_39_reg_1274;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_39_reg_1274;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_39_reg_1274;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_39_reg_1274;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_39_reg_1274;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_38_reg_1285;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_38_reg_1285;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_38_reg_1285;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_38_reg_1285;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_38_reg_1285;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_38_reg_1285;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_37_reg_1296;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_37_reg_1296;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_37_reg_1296;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_37_reg_1296;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_37_reg_1296;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_37_reg_1296;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_36_reg_1307;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_36_reg_1307;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_36_reg_1307;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_36_reg_1307;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_36_reg_1307;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_36_reg_1307;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_35_reg_1318;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_35_reg_1318;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_35_reg_1318;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_35_reg_1318;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_35_reg_1318;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_35_reg_1318;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_34_reg_1329;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_34_reg_1329;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_34_reg_1329;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_34_reg_1329;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_34_reg_1329;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_34_reg_1329;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_33_reg_1340;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_33_reg_1340;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_33_reg_1340;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_33_reg_1340;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_33_reg_1340;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_33_reg_1340;
wire   [1:0] ap_phi_reg_pp0_iter0_val_V_32_reg_1351;
reg   [1:0] ap_phi_reg_pp0_iter1_val_V_32_reg_1351;
reg   [1:0] ap_phi_reg_pp0_iter2_val_V_32_reg_1351;
reg   [1:0] ap_phi_reg_pp0_iter3_val_V_32_reg_1351;
reg   [1:0] ap_phi_reg_pp0_iter4_val_V_32_reg_1351;
reg   [1:0] ap_phi_reg_pp0_iter5_val_V_32_reg_1351;
wire   [15:0] tmp_fu_2308_p6;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp_4_fu_2323_p6;
wire   [15:0] tmp_7_fu_2338_p6;
wire   [15:0] tmp_s_fu_2353_p6;
wire   [15:0] tmp_1_fu_2368_p6;
wire   [15:0] tmp_2_fu_2383_p6;
wire   [15:0] tmp_3_fu_2398_p6;
wire   [15:0] tmp_5_fu_2413_p6;
wire   [15:0] tmp_6_fu_2428_p6;
wire   [15:0] tmp_8_fu_2443_p6;
wire   [15:0] tmp_9_fu_2458_p6;
wire   [15:0] tmp_10_fu_2473_p6;
wire   [15:0] tmp_11_fu_2488_p6;
wire   [15:0] tmp_12_fu_2503_p6;
wire   [15:0] tmp_13_fu_2518_p6;
wire   [15:0] tmp_14_fu_2533_p6;
wire   [63:0] zext_ln46_2_fu_1611_p1;
reg   [5:0] col_fu_272;
wire   [5:0] add_ln39_fu_1546_p2;
wire    ap_loop_init;
reg   [5:0] row_fu_276;
reg   [11:0] indvar_flatten_fu_280;
wire   [11:0] select_ln38_2_fu_1558_p3;
reg   [2:0] ch_t_fu_284;
wire   [2:0] select_ln37_19_fu_2301_p3;
reg   [13:0] indvar_flatten106_fu_288;
wire   [13:0] add_ln37_1_fu_1475_p2;
wire   [0:0] icmp_ln39_fu_1503_p2;
wire   [5:0] select_ln37_fu_1495_p3;
wire   [0:0] select_ln37_18_fu_1508_p3;
wire   [0:0] or_ln38_fu_1521_p2;
wire   [5:0] add_ln38_fu_1515_p2;
wire   [11:0] add_ln38_1_fu_1552_p2;
wire   [10:0] p_shl_fu_1589_p3;
wire   [10:0] zext_ln46_fu_1586_p1;
wire   [10:0] add_ln46_fu_1596_p2;
wire   [10:0] zext_ln46_1_fu_1602_p1;
wire   [10:0] add_ln46_1_fu_1605_p2;
wire   [1:0] empty_fu_1684_p1;
wire   [5:0] tmp_15_fu_1688_p3;
wire   [6:0] tmp_17_cast_fu_1696_p1;
wire   [5:0] empty_102_fu_1705_p2;
wire   [6:0] p_cast16_fu_1711_p1;
wire   [5:0] empty_103_fu_1720_p2;
wire   [6:0] p_cast17_fu_1726_p1;
wire   [5:0] empty_104_fu_1735_p2;
wire   [6:0] p_cast18_fu_1741_p1;
wire   [5:0] empty_105_fu_1750_p2;
wire   [6:0] p_cast19_fu_1756_p1;
wire   [5:0] empty_106_fu_1765_p2;
wire   [6:0] p_cast20_fu_1771_p1;
wire   [5:0] empty_107_fu_1780_p2;
wire   [6:0] p_cast21_fu_1786_p1;
wire   [5:0] empty_108_fu_1795_p2;
wire   [6:0] p_cast22_fu_1801_p1;
wire   [5:0] empty_109_fu_1810_p2;
wire   [6:0] p_cast23_fu_1816_p1;
wire   [5:0] empty_110_fu_1825_p2;
wire   [6:0] p_cast24_fu_1831_p1;
wire   [5:0] empty_111_fu_1840_p2;
wire   [6:0] p_cast25_fu_1846_p1;
wire   [5:0] empty_112_fu_1855_p2;
wire   [6:0] p_cast26_fu_1861_p1;
wire   [5:0] empty_113_fu_1870_p2;
wire   [6:0] p_cast27_fu_1876_p1;
wire   [5:0] empty_114_fu_1885_p2;
wire   [6:0] p_cast28_fu_1891_p1;
wire   [5:0] empty_115_fu_1900_p2;
wire   [6:0] p_cast29_fu_1906_p1;
wire   [5:0] empty_116_fu_1915_p2;
wire   [6:0] p_cast30_fu_1921_p1;
wire   [2:0] add_ln37_fu_1930_p2;
wire   [1:0] empty_118_fu_1936_p1;
wire   [5:0] p_mid1_fu_1940_p3;
wire   [6:0] p_mid1_cast_fu_1948_p1;
wire   [0:0] cmp19_mid1_fu_1952_p2;
wire   [0:0] cmp19_fu_1700_p2;
wire   [5:0] p_mid140_fu_1964_p2;
wire   [6:0] p_mid140_cast_fu_1970_p1;
wire   [0:0] cmp19_1_mid1_fu_1974_p2;
wire   [0:0] cmp19_1_fu_1715_p2;
wire   [5:0] p_mid142_fu_1986_p2;
wire   [6:0] p_mid142_cast_fu_1992_p1;
wire   [0:0] cmp19_2_mid1_fu_1996_p2;
wire   [0:0] cmp19_2_fu_1730_p2;
wire   [5:0] p_mid144_fu_2008_p2;
wire   [6:0] p_mid144_cast_fu_2014_p1;
wire   [0:0] cmp19_3_mid1_fu_2018_p2;
wire   [0:0] cmp19_3_fu_1745_p2;
wire   [5:0] p_mid146_fu_2030_p2;
wire   [6:0] p_mid146_cast_fu_2036_p1;
wire   [0:0] cmp19_4_mid1_fu_2040_p2;
wire   [0:0] cmp19_4_fu_1760_p2;
wire   [5:0] p_mid148_fu_2052_p2;
wire   [6:0] p_mid148_cast_fu_2058_p1;
wire   [0:0] cmp19_5_mid1_fu_2062_p2;
wire   [0:0] cmp19_5_fu_1775_p2;
wire   [5:0] p_mid150_fu_2074_p2;
wire   [6:0] p_mid150_cast_fu_2080_p1;
wire   [0:0] cmp19_6_mid1_fu_2084_p2;
wire   [0:0] cmp19_6_fu_1790_p2;
wire   [5:0] p_mid152_fu_2096_p2;
wire   [6:0] p_mid152_cast_fu_2102_p1;
wire   [0:0] cmp19_7_mid1_fu_2106_p2;
wire   [0:0] cmp19_7_fu_1805_p2;
wire   [5:0] p_mid154_fu_2118_p2;
wire   [6:0] p_mid154_cast_fu_2124_p1;
wire   [0:0] cmp19_8_mid1_fu_2128_p2;
wire   [0:0] cmp19_8_fu_1820_p2;
wire   [5:0] p_mid156_fu_2140_p2;
wire   [6:0] p_mid156_cast_fu_2146_p1;
wire   [0:0] cmp19_9_mid1_fu_2150_p2;
wire   [0:0] cmp19_9_fu_1835_p2;
wire   [5:0] p_mid158_fu_2162_p2;
wire   [6:0] p_mid158_cast_fu_2168_p1;
wire   [0:0] cmp19_10_mid1_fu_2172_p2;
wire   [0:0] cmp19_10_fu_1850_p2;
wire   [5:0] p_mid160_fu_2184_p2;
wire   [6:0] p_mid160_cast_fu_2190_p1;
wire   [0:0] cmp19_11_mid1_fu_2194_p2;
wire   [0:0] cmp19_11_fu_1865_p2;
wire   [5:0] p_mid162_fu_2206_p2;
wire   [6:0] p_mid162_cast_fu_2212_p1;
wire   [0:0] cmp19_12_mid1_fu_2216_p2;
wire   [0:0] cmp19_12_fu_1880_p2;
wire   [5:0] p_mid164_fu_2228_p2;
wire   [6:0] p_mid164_cast_fu_2234_p1;
wire   [0:0] cmp19_13_mid1_fu_2238_p2;
wire   [0:0] cmp19_13_fu_1895_p2;
wire   [5:0] p_mid166_fu_2250_p2;
wire   [6:0] p_mid166_cast_fu_2256_p1;
wire   [0:0] cmp19_14_mid1_fu_2260_p2;
wire   [0:0] cmp19_14_fu_1910_p2;
wire   [5:0] p_mid168_fu_2272_p2;
wire   [6:0] p_mid168_cast_fu_2278_p1;
wire   [0:0] cmp19_15_mid1_fu_2282_p2;
wire   [0:0] cmp19_15_fu_1925_p2;
wire   [5:0] xor_ln37_fu_2553_p2;
wire   [5:0] sub_ln37_fu_2562_p2;
wire   [5:0] sub_ln37_1_fu_2571_p2;
wire   [5:0] sub_ln37_2_fu_2580_p2;
wire   [5:0] sub_ln37_3_fu_2589_p2;
wire   [5:0] sub_ln37_4_fu_2598_p2;
wire   [5:0] sub_ln37_5_fu_2607_p2;
wire   [5:0] sub_ln37_6_fu_2616_p2;
wire   [5:0] sub_ln37_7_fu_2625_p2;
wire   [5:0] sub_ln37_8_fu_2634_p2;
wire   [5:0] sub_ln37_9_fu_2643_p2;
wire   [5:0] sub_ln37_10_fu_2652_p2;
wire   [5:0] sub_ln37_11_fu_2661_p2;
wire   [5:0] sub_ln37_12_fu_2670_p2;
wire   [5:0] sub_ln37_13_fu_2679_p2;
wire   [5:0] sub_ln37_14_fu_2688_p2;
wire   [31:0] zext_ln37_1_fu_2558_p1;
wire   [0:0] p_Result_s_fu_2701_p3;
wire   [0:0] p_Result_3_fu_2697_p1;
reg   [63:0] p_Val2_7_fu_2709_p4;
wire   [31:0] zext_ln37_2_fu_2567_p1;
wire   [0:0] p_Result_5_fu_2733_p3;
reg   [63:0] p_Val2_8_fu_2719_p4;
wire   [0:0] p_Result_7_fu_2729_p1;
reg   [63:0] p_Val2_10_fu_2741_p4;
wire   [31:0] zext_ln37_3_fu_2576_p1;
wire   [0:0] p_Result_9_fu_2765_p3;
reg   [63:0] p_Val2_11_fu_2751_p4;
wire   [0:0] p_Result_11_fu_2761_p1;
reg   [63:0] p_Val2_13_fu_2773_p4;
wire   [31:0] zext_ln37_4_fu_2585_p1;
wire   [0:0] p_Result_13_fu_2797_p3;
reg   [63:0] p_Val2_14_fu_2783_p4;
wire   [0:0] p_Result_15_fu_2793_p1;
reg   [63:0] p_Val2_16_fu_2805_p4;
wire   [31:0] zext_ln37_5_fu_2594_p1;
wire   [0:0] p_Result_17_fu_2829_p3;
reg   [63:0] p_Val2_17_fu_2815_p4;
wire   [0:0] p_Result_19_fu_2825_p1;
reg   [63:0] p_Val2_19_fu_2837_p4;
wire   [31:0] zext_ln37_6_fu_2603_p1;
wire   [0:0] p_Result_21_fu_2861_p3;
reg   [63:0] p_Val2_20_fu_2847_p4;
wire   [0:0] p_Result_23_fu_2857_p1;
reg   [63:0] p_Val2_22_fu_2869_p4;
wire   [31:0] zext_ln37_7_fu_2612_p1;
wire   [0:0] p_Result_25_fu_2893_p3;
reg   [63:0] p_Val2_23_fu_2879_p4;
wire   [0:0] p_Result_27_fu_2889_p1;
reg   [63:0] p_Val2_25_fu_2901_p4;
wire   [31:0] zext_ln37_8_fu_2621_p1;
wire   [0:0] p_Result_29_fu_2925_p3;
reg   [63:0] p_Val2_26_fu_2911_p4;
wire   [0:0] p_Result_31_fu_2921_p1;
reg   [63:0] p_Val2_28_fu_2933_p4;
wire   [31:0] zext_ln37_9_fu_2630_p1;
wire   [0:0] p_Result_33_fu_2957_p3;
reg   [63:0] p_Val2_29_fu_2943_p4;
wire   [0:0] p_Result_35_fu_2953_p1;
reg   [63:0] p_Val2_31_fu_2965_p4;
wire   [31:0] zext_ln37_10_fu_2639_p1;
wire   [0:0] p_Result_37_fu_2989_p3;
reg   [63:0] p_Val2_32_fu_2975_p4;
wire   [0:0] p_Result_39_fu_2985_p1;
reg   [63:0] p_Val2_34_fu_2997_p4;
wire   [31:0] zext_ln37_11_fu_2648_p1;
wire   [0:0] p_Result_41_fu_3021_p3;
reg   [63:0] p_Val2_35_fu_3007_p4;
wire   [0:0] p_Result_43_fu_3017_p1;
reg   [63:0] p_Val2_37_fu_3029_p4;
wire   [31:0] zext_ln37_12_fu_2657_p1;
wire   [0:0] p_Result_45_fu_3053_p3;
reg   [63:0] p_Val2_38_fu_3039_p4;
wire   [0:0] p_Result_47_fu_3049_p1;
reg   [63:0] p_Val2_40_fu_3061_p4;
wire   [31:0] zext_ln37_13_fu_2666_p1;
wire   [0:0] p_Result_49_fu_3085_p3;
reg   [63:0] p_Val2_41_fu_3071_p4;
wire   [0:0] p_Result_51_fu_3081_p1;
reg   [63:0] p_Val2_43_fu_3093_p4;
wire   [31:0] zext_ln37_14_fu_2675_p1;
wire   [0:0] p_Result_53_fu_3117_p3;
reg   [63:0] p_Val2_44_fu_3103_p4;
wire   [0:0] p_Result_55_fu_3113_p1;
reg   [63:0] p_Val2_46_fu_3125_p4;
wire   [31:0] zext_ln37_15_fu_2684_p1;
wire   [0:0] p_Result_57_fu_3149_p3;
reg   [63:0] p_Val2_47_fu_3135_p4;
wire   [0:0] p_Result_59_fu_3145_p1;
reg   [63:0] p_Val2_49_fu_3157_p4;
wire   [31:0] zext_ln37_16_fu_2693_p1;
wire   [0:0] p_Result_61_fu_3181_p3;
reg   [63:0] p_Val2_50_fu_3167_p4;
wire   [0:0] p_Result_63_fu_3177_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

FracNet_T_to2bit grp_to2bit_fu_1362(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_fu_2308_p6),
    .ap_return(grp_to2bit_fu_1362_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_4_fu_2323_p6),
    .ap_return(grp_to2bit_fu_1367_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_7_fu_2338_p6),
    .ap_return(grp_to2bit_fu_1372_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1377(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_s_fu_2353_p6),
    .ap_return(grp_to2bit_fu_1377_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1382(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_1_fu_2368_p6),
    .ap_return(grp_to2bit_fu_1382_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1387(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_2_fu_2383_p6),
    .ap_return(grp_to2bit_fu_1387_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1392(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_3_fu_2398_p6),
    .ap_return(grp_to2bit_fu_1392_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1397(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_5_fu_2413_p6),
    .ap_return(grp_to2bit_fu_1397_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_6_fu_2428_p6),
    .ap_return(grp_to2bit_fu_1402_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1407(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_8_fu_2443_p6),
    .ap_return(grp_to2bit_fu_1407_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1412(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_9_fu_2458_p6),
    .ap_return(grp_to2bit_fu_1412_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1417(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_10_fu_2473_p6),
    .ap_return(grp_to2bit_fu_1417_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1422(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_11_fu_2488_p6),
    .ap_return(grp_to2bit_fu_1422_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1427(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_12_fu_2503_p6),
    .ap_return(grp_to2bit_fu_1427_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_13_fu_2518_p6),
    .ap_return(grp_to2bit_fu_1432_ap_return)
);

FracNet_T_to2bit grp_to2bit_fu_1437(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(tmp_14_fu_2533_p6),
    .ap_return(grp_to2bit_fu_1437_ap_return)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U358(
    .din0(prior_outputs_0_0_q0),
    .din1(prior_outputs_1_0_q0),
    .din2(prior_outputs_2_0_q0),
    .din3(prior_outputs_3_0_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_fu_2308_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U359(
    .din0(prior_outputs_0_1_q0),
    .din1(prior_outputs_1_1_q0),
    .din2(prior_outputs_2_1_q0),
    .din3(prior_outputs_3_1_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_4_fu_2323_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U360(
    .din0(prior_outputs_0_2_q0),
    .din1(prior_outputs_1_2_q0),
    .din2(prior_outputs_2_2_q0),
    .din3(prior_outputs_3_2_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_7_fu_2338_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U361(
    .din0(prior_outputs_0_3_q0),
    .din1(prior_outputs_1_3_q0),
    .din2(prior_outputs_2_3_q0),
    .din3(prior_outputs_3_3_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_s_fu_2353_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U362(
    .din0(prior_outputs_0_4_q0),
    .din1(prior_outputs_1_4_q0),
    .din2(prior_outputs_2_4_q0),
    .din3(prior_outputs_3_4_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_1_fu_2368_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U363(
    .din0(prior_outputs_0_5_q0),
    .din1(prior_outputs_1_5_q0),
    .din2(prior_outputs_2_5_q0),
    .din3(prior_outputs_3_5_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_2_fu_2383_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U364(
    .din0(prior_outputs_0_6_q0),
    .din1(prior_outputs_1_6_q0),
    .din2(prior_outputs_2_6_q0),
    .din3(prior_outputs_3_6_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_3_fu_2398_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U365(
    .din0(prior_outputs_0_7_q0),
    .din1(prior_outputs_1_7_q0),
    .din2(prior_outputs_2_7_q0),
    .din3(prior_outputs_3_7_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_5_fu_2413_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U366(
    .din0(prior_outputs_0_8_q0),
    .din1(prior_outputs_1_8_q0),
    .din2(prior_outputs_2_8_q0),
    .din3(prior_outputs_3_8_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_6_fu_2428_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U367(
    .din0(prior_outputs_0_9_q0),
    .din1(prior_outputs_1_9_q0),
    .din2(prior_outputs_2_9_q0),
    .din3(prior_outputs_3_9_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_8_fu_2443_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U368(
    .din0(prior_outputs_0_10_q0),
    .din1(prior_outputs_1_10_q0),
    .din2(prior_outputs_2_10_q0),
    .din3(prior_outputs_3_10_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_9_fu_2458_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U369(
    .din0(prior_outputs_0_11_q0),
    .din1(prior_outputs_1_11_q0),
    .din2(prior_outputs_2_11_q0),
    .din3(prior_outputs_3_11_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_10_fu_2473_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U370(
    .din0(prior_outputs_0_12_q0),
    .din1(prior_outputs_1_12_q0),
    .din2(prior_outputs_2_12_q0),
    .din3(prior_outputs_3_12_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_11_fu_2488_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U371(
    .din0(prior_outputs_0_13_q0),
    .din1(prior_outputs_1_13_q0),
    .din2(prior_outputs_2_13_q0),
    .din3(prior_outputs_3_13_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_12_fu_2503_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U372(
    .din0(prior_outputs_0_14_q0),
    .din1(prior_outputs_1_14_q0),
    .din2(prior_outputs_2_14_q0),
    .din3(prior_outputs_3_14_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_13_fu_2518_p6)
);

FracNet_T_mux_43_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_43_16_1_1_U373(
    .din0(prior_outputs_0_15_q0),
    .din1(prior_outputs_1_15_q0),
    .din2(prior_outputs_2_15_q0),
    .din3(prior_outputs_3_15_q0),
    .din4(select_ln37_19_fu_2301_p3),
    .dout(tmp_14_fu_2533_p6)
);

FracNet_T_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter3_stage0)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_16_fu_2287_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_32_reg_1351 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_32_reg_1351 <= ap_phi_reg_pp0_iter3_val_V_32_reg_1351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_15_fu_2265_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_33_reg_1340 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_33_reg_1340 <= ap_phi_reg_pp0_iter3_val_V_33_reg_1340;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_14_fu_2243_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_34_reg_1329 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_34_reg_1329 <= ap_phi_reg_pp0_iter3_val_V_34_reg_1329;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_13_fu_2221_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_35_reg_1318 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_35_reg_1318 <= ap_phi_reg_pp0_iter3_val_V_35_reg_1318;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_12_fu_2199_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_36_reg_1307 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_36_reg_1307 <= ap_phi_reg_pp0_iter3_val_V_36_reg_1307;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_11_fu_2177_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_37_reg_1296 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_37_reg_1296 <= ap_phi_reg_pp0_iter3_val_V_37_reg_1296;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_10_fu_2155_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_38_reg_1285 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_38_reg_1285 <= ap_phi_reg_pp0_iter3_val_V_38_reg_1285;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_9_fu_2133_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_39_reg_1274 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_39_reg_1274 <= ap_phi_reg_pp0_iter3_val_V_39_reg_1274;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_8_fu_2111_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_40_reg_1263 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_40_reg_1263 <= ap_phi_reg_pp0_iter3_val_V_40_reg_1263;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_7_fu_2089_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_41_reg_1252 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_41_reg_1252 <= ap_phi_reg_pp0_iter3_val_V_41_reg_1252;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_6_fu_2067_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_42_reg_1241 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_42_reg_1241 <= ap_phi_reg_pp0_iter3_val_V_42_reg_1241;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_5_fu_2045_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_43_reg_1230 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_43_reg_1230 <= ap_phi_reg_pp0_iter3_val_V_43_reg_1230;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_4_fu_2023_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_44_reg_1219 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_44_reg_1219 <= ap_phi_reg_pp0_iter3_val_V_44_reg_1219;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_3_fu_2001_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_45_reg_1208 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_45_reg_1208 <= ap_phi_reg_pp0_iter3_val_V_45_reg_1208;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_2_fu_1979_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_46_reg_1197 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_46_reg_1197 <= ap_phi_reg_pp0_iter3_val_V_46_reg_1197;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((select_ln37_1_fu_1957_p3 == 1'd0) & (icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_val_V_47_reg_1186 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_val_V_47_reg_1186 <= ap_phi_reg_pp0_iter3_val_V_47_reg_1186;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_16_reg_3732 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_32_reg_1351 <= grp_to2bit_fu_1437_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_32_reg_1351 <= ap_phi_reg_pp0_iter4_val_V_32_reg_1351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_15_reg_3728 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_33_reg_1340 <= grp_to2bit_fu_1432_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_33_reg_1340 <= ap_phi_reg_pp0_iter4_val_V_33_reg_1340;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_14_reg_3724 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_34_reg_1329 <= grp_to2bit_fu_1427_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_34_reg_1329 <= ap_phi_reg_pp0_iter4_val_V_34_reg_1329;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_13_reg_3720 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_35_reg_1318 <= grp_to2bit_fu_1422_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_35_reg_1318 <= ap_phi_reg_pp0_iter4_val_V_35_reg_1318;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_12_reg_3716 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_36_reg_1307 <= grp_to2bit_fu_1417_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_36_reg_1307 <= ap_phi_reg_pp0_iter4_val_V_36_reg_1307;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_11_reg_3712 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_37_reg_1296 <= grp_to2bit_fu_1412_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_37_reg_1296 <= ap_phi_reg_pp0_iter4_val_V_37_reg_1296;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_10_reg_3708 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_38_reg_1285 <= grp_to2bit_fu_1407_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_38_reg_1285 <= ap_phi_reg_pp0_iter4_val_V_38_reg_1285;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_9_reg_3704 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_39_reg_1274 <= grp_to2bit_fu_1402_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_39_reg_1274 <= ap_phi_reg_pp0_iter4_val_V_39_reg_1274;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_8_reg_3700 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_40_reg_1263 <= grp_to2bit_fu_1397_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_40_reg_1263 <= ap_phi_reg_pp0_iter4_val_V_40_reg_1263;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_7_reg_3696 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_41_reg_1252 <= grp_to2bit_fu_1392_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_41_reg_1252 <= ap_phi_reg_pp0_iter4_val_V_41_reg_1252;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_6_reg_3692 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_42_reg_1241 <= grp_to2bit_fu_1387_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_42_reg_1241 <= ap_phi_reg_pp0_iter4_val_V_42_reg_1241;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_5_reg_3688 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_43_reg_1230 <= grp_to2bit_fu_1382_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_43_reg_1230 <= ap_phi_reg_pp0_iter4_val_V_43_reg_1230;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_4_reg_3684 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_44_reg_1219 <= grp_to2bit_fu_1377_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_44_reg_1219 <= ap_phi_reg_pp0_iter4_val_V_44_reg_1219;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_3_reg_3680 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_45_reg_1208 <= grp_to2bit_fu_1372_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_45_reg_1208 <= ap_phi_reg_pp0_iter4_val_V_45_reg_1208;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_2_reg_3676 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_46_reg_1197 <= grp_to2bit_fu_1367_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_46_reg_1197 <= ap_phi_reg_pp0_iter4_val_V_46_reg_1197;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((select_ln37_1_reg_3672 == 1'd1) & (icmp_ln37_reg_3303_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_val_V_47_reg_1186 <= grp_to2bit_fu_1362_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_val_V_47_reg_1186 <= ap_phi_reg_pp0_iter4_val_V_47_reg_1186;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ch_t_fu_284 <= 3'd0;
        end else if (((icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ch_t_fu_284 <= select_ln37_19_fu_2301_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            col_fu_272 <= 6'd0;
        end else if (((icmp_ln37_fu_1470_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            col_fu_272 <= add_ln39_fu_1546_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten106_fu_288 <= 14'd0;
        end else if (((icmp_ln37_fu_1470_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten106_fu_288 <= add_ln37_1_fu_1475_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_280 <= 12'd0;
        end else if (((icmp_ln37_fu_1470_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_280 <= select_ln38_2_fu_1558_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            row_fu_276 <= 6'd0;
        end else if (((icmp_ln37_fu_1470_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            row_fu_276 <= select_ln38_1_fu_1535_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln37_reg_3303 <= icmp_ln37_fu_1470_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln37_reg_3303_pp0_iter2_reg <= icmp_ln37_reg_3303;
        icmp_ln37_reg_3303_pp0_iter3_reg <= icmp_ln37_reg_3303_pp0_iter2_reg;
        icmp_ln38_reg_3307_pp0_iter2_reg <= icmp_ln38_reg_3307;
        msb_buffer_0_addr_reg_3660_pp0_iter3_reg <= msb_buffer_0_addr_reg_3660;
        msb_buffer_0_addr_reg_3660_pp0_iter4_reg <= msb_buffer_0_addr_reg_3660_pp0_iter3_reg;
        msb_buffer_1_addr_reg_3666_pp0_iter3_reg <= msb_buffer_1_addr_reg_3666;
        msb_buffer_1_addr_reg_3666_pp0_iter4_reg <= msb_buffer_1_addr_reg_3666_pp0_iter3_reg;
        select_ln37_17_reg_3736_pp0_iter4_reg[5 : 4] <= select_ln37_17_reg_3736[5 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_val_V_32_reg_1351 <= ap_phi_reg_pp0_iter0_val_V_32_reg_1351;
        ap_phi_reg_pp0_iter1_val_V_33_reg_1340 <= ap_phi_reg_pp0_iter0_val_V_33_reg_1340;
        ap_phi_reg_pp0_iter1_val_V_34_reg_1329 <= ap_phi_reg_pp0_iter0_val_V_34_reg_1329;
        ap_phi_reg_pp0_iter1_val_V_35_reg_1318 <= ap_phi_reg_pp0_iter0_val_V_35_reg_1318;
        ap_phi_reg_pp0_iter1_val_V_36_reg_1307 <= ap_phi_reg_pp0_iter0_val_V_36_reg_1307;
        ap_phi_reg_pp0_iter1_val_V_37_reg_1296 <= ap_phi_reg_pp0_iter0_val_V_37_reg_1296;
        ap_phi_reg_pp0_iter1_val_V_38_reg_1285 <= ap_phi_reg_pp0_iter0_val_V_38_reg_1285;
        ap_phi_reg_pp0_iter1_val_V_39_reg_1274 <= ap_phi_reg_pp0_iter0_val_V_39_reg_1274;
        ap_phi_reg_pp0_iter1_val_V_40_reg_1263 <= ap_phi_reg_pp0_iter0_val_V_40_reg_1263;
        ap_phi_reg_pp0_iter1_val_V_41_reg_1252 <= ap_phi_reg_pp0_iter0_val_V_41_reg_1252;
        ap_phi_reg_pp0_iter1_val_V_42_reg_1241 <= ap_phi_reg_pp0_iter0_val_V_42_reg_1241;
        ap_phi_reg_pp0_iter1_val_V_43_reg_1230 <= ap_phi_reg_pp0_iter0_val_V_43_reg_1230;
        ap_phi_reg_pp0_iter1_val_V_44_reg_1219 <= ap_phi_reg_pp0_iter0_val_V_44_reg_1219;
        ap_phi_reg_pp0_iter1_val_V_45_reg_1208 <= ap_phi_reg_pp0_iter0_val_V_45_reg_1208;
        ap_phi_reg_pp0_iter1_val_V_46_reg_1197 <= ap_phi_reg_pp0_iter0_val_V_46_reg_1197;
        ap_phi_reg_pp0_iter1_val_V_47_reg_1186 <= ap_phi_reg_pp0_iter0_val_V_47_reg_1186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_val_V_32_reg_1351 <= ap_phi_reg_pp0_iter1_val_V_32_reg_1351;
        ap_phi_reg_pp0_iter2_val_V_33_reg_1340 <= ap_phi_reg_pp0_iter1_val_V_33_reg_1340;
        ap_phi_reg_pp0_iter2_val_V_34_reg_1329 <= ap_phi_reg_pp0_iter1_val_V_34_reg_1329;
        ap_phi_reg_pp0_iter2_val_V_35_reg_1318 <= ap_phi_reg_pp0_iter1_val_V_35_reg_1318;
        ap_phi_reg_pp0_iter2_val_V_36_reg_1307 <= ap_phi_reg_pp0_iter1_val_V_36_reg_1307;
        ap_phi_reg_pp0_iter2_val_V_37_reg_1296 <= ap_phi_reg_pp0_iter1_val_V_37_reg_1296;
        ap_phi_reg_pp0_iter2_val_V_38_reg_1285 <= ap_phi_reg_pp0_iter1_val_V_38_reg_1285;
        ap_phi_reg_pp0_iter2_val_V_39_reg_1274 <= ap_phi_reg_pp0_iter1_val_V_39_reg_1274;
        ap_phi_reg_pp0_iter2_val_V_40_reg_1263 <= ap_phi_reg_pp0_iter1_val_V_40_reg_1263;
        ap_phi_reg_pp0_iter2_val_V_41_reg_1252 <= ap_phi_reg_pp0_iter1_val_V_41_reg_1252;
        ap_phi_reg_pp0_iter2_val_V_42_reg_1241 <= ap_phi_reg_pp0_iter1_val_V_42_reg_1241;
        ap_phi_reg_pp0_iter2_val_V_43_reg_1230 <= ap_phi_reg_pp0_iter1_val_V_43_reg_1230;
        ap_phi_reg_pp0_iter2_val_V_44_reg_1219 <= ap_phi_reg_pp0_iter1_val_V_44_reg_1219;
        ap_phi_reg_pp0_iter2_val_V_45_reg_1208 <= ap_phi_reg_pp0_iter1_val_V_45_reg_1208;
        ap_phi_reg_pp0_iter2_val_V_46_reg_1197 <= ap_phi_reg_pp0_iter1_val_V_46_reg_1197;
        ap_phi_reg_pp0_iter2_val_V_47_reg_1186 <= ap_phi_reg_pp0_iter1_val_V_47_reg_1186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_val_V_32_reg_1351 <= ap_phi_reg_pp0_iter2_val_V_32_reg_1351;
        ap_phi_reg_pp0_iter3_val_V_33_reg_1340 <= ap_phi_reg_pp0_iter2_val_V_33_reg_1340;
        ap_phi_reg_pp0_iter3_val_V_34_reg_1329 <= ap_phi_reg_pp0_iter2_val_V_34_reg_1329;
        ap_phi_reg_pp0_iter3_val_V_35_reg_1318 <= ap_phi_reg_pp0_iter2_val_V_35_reg_1318;
        ap_phi_reg_pp0_iter3_val_V_36_reg_1307 <= ap_phi_reg_pp0_iter2_val_V_36_reg_1307;
        ap_phi_reg_pp0_iter3_val_V_37_reg_1296 <= ap_phi_reg_pp0_iter2_val_V_37_reg_1296;
        ap_phi_reg_pp0_iter3_val_V_38_reg_1285 <= ap_phi_reg_pp0_iter2_val_V_38_reg_1285;
        ap_phi_reg_pp0_iter3_val_V_39_reg_1274 <= ap_phi_reg_pp0_iter2_val_V_39_reg_1274;
        ap_phi_reg_pp0_iter3_val_V_40_reg_1263 <= ap_phi_reg_pp0_iter2_val_V_40_reg_1263;
        ap_phi_reg_pp0_iter3_val_V_41_reg_1252 <= ap_phi_reg_pp0_iter2_val_V_41_reg_1252;
        ap_phi_reg_pp0_iter3_val_V_42_reg_1241 <= ap_phi_reg_pp0_iter2_val_V_42_reg_1241;
        ap_phi_reg_pp0_iter3_val_V_43_reg_1230 <= ap_phi_reg_pp0_iter2_val_V_43_reg_1230;
        ap_phi_reg_pp0_iter3_val_V_44_reg_1219 <= ap_phi_reg_pp0_iter2_val_V_44_reg_1219;
        ap_phi_reg_pp0_iter3_val_V_45_reg_1208 <= ap_phi_reg_pp0_iter2_val_V_45_reg_1208;
        ap_phi_reg_pp0_iter3_val_V_46_reg_1197 <= ap_phi_reg_pp0_iter2_val_V_46_reg_1197;
        ap_phi_reg_pp0_iter3_val_V_47_reg_1186 <= ap_phi_reg_pp0_iter2_val_V_47_reg_1186;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_1470_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln38_reg_3307 <= icmp_ln38_fu_1490_p2;
        select_ln38_1_reg_3334 <= select_ln38_1_fu_1535_p3;
        select_ln38_reg_3329 <= select_ln38_fu_1527_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_reg_3303 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        msb_buffer_0_addr_reg_3660 <= zext_ln46_2_fu_1611_p1;
        msb_buffer_1_addr_reg_3666 <= zext_ln46_2_fu_1611_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_reg_3303_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln37_10_reg_3708 <= select_ln37_10_fu_2155_p3;
        select_ln37_11_reg_3712 <= select_ln37_11_fu_2177_p3;
        select_ln37_12_reg_3716 <= select_ln37_12_fu_2199_p3;
        select_ln37_13_reg_3720 <= select_ln37_13_fu_2221_p3;
        select_ln37_14_reg_3724 <= select_ln37_14_fu_2243_p3;
        select_ln37_15_reg_3728 <= select_ln37_15_fu_2265_p3;
        select_ln37_16_reg_3732 <= select_ln37_16_fu_2287_p3;
        select_ln37_17_reg_3736[5 : 4] <= select_ln37_17_fu_2294_p3[5 : 4];
        select_ln37_1_reg_3672 <= select_ln37_1_fu_1957_p3;
        select_ln37_2_reg_3676 <= select_ln37_2_fu_1979_p3;
        select_ln37_3_reg_3680 <= select_ln37_3_fu_2001_p3;
        select_ln37_4_reg_3684 <= select_ln37_4_fu_2023_p3;
        select_ln37_5_reg_3688 <= select_ln37_5_fu_2045_p3;
        select_ln37_6_reg_3692 <= select_ln37_6_fu_2067_p3;
        select_ln37_7_reg_3696 <= select_ln37_7_fu_2089_p3;
        select_ln37_8_reg_3700 <= select_ln37_8_fu_2111_p3;
        select_ln37_9_reg_3704 <= select_ln37_9_fu_2133_p3;
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_1470_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln37_reg_3303_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        msb_buffer_0_ce0 = 1'b1;
    end else begin
        msb_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        msb_buffer_0_ce1 = 1'b1;
    end else begin
        msb_buffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        msb_buffer_0_we0 = 1'b1;
    end else begin
        msb_buffer_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        msb_buffer_1_ce0 = 1'b1;
    end else begin
        msb_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        msb_buffer_1_ce1 = 1'b1;
    end else begin
        msb_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        msb_buffer_1_we0 = 1'b1;
    end else begin
        msb_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_0_ce0 = 1'b1;
    end else begin
        prior_outputs_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_10_ce0 = 1'b1;
    end else begin
        prior_outputs_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_11_ce0 = 1'b1;
    end else begin
        prior_outputs_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_12_ce0 = 1'b1;
    end else begin
        prior_outputs_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_13_ce0 = 1'b1;
    end else begin
        prior_outputs_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_14_ce0 = 1'b1;
    end else begin
        prior_outputs_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_15_ce0 = 1'b1;
    end else begin
        prior_outputs_0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_1_ce0 = 1'b1;
    end else begin
        prior_outputs_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_2_ce0 = 1'b1;
    end else begin
        prior_outputs_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_3_ce0 = 1'b1;
    end else begin
        prior_outputs_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_4_ce0 = 1'b1;
    end else begin
        prior_outputs_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_5_ce0 = 1'b1;
    end else begin
        prior_outputs_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_6_ce0 = 1'b1;
    end else begin
        prior_outputs_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_7_ce0 = 1'b1;
    end else begin
        prior_outputs_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_8_ce0 = 1'b1;
    end else begin
        prior_outputs_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_0_9_ce0 = 1'b1;
    end else begin
        prior_outputs_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_0_ce0 = 1'b1;
    end else begin
        prior_outputs_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_10_ce0 = 1'b1;
    end else begin
        prior_outputs_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_11_ce0 = 1'b1;
    end else begin
        prior_outputs_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_12_ce0 = 1'b1;
    end else begin
        prior_outputs_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_13_ce0 = 1'b1;
    end else begin
        prior_outputs_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_14_ce0 = 1'b1;
    end else begin
        prior_outputs_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_15_ce0 = 1'b1;
    end else begin
        prior_outputs_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_1_ce0 = 1'b1;
    end else begin
        prior_outputs_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_2_ce0 = 1'b1;
    end else begin
        prior_outputs_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_3_ce0 = 1'b1;
    end else begin
        prior_outputs_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_4_ce0 = 1'b1;
    end else begin
        prior_outputs_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_5_ce0 = 1'b1;
    end else begin
        prior_outputs_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_6_ce0 = 1'b1;
    end else begin
        prior_outputs_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_7_ce0 = 1'b1;
    end else begin
        prior_outputs_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_8_ce0 = 1'b1;
    end else begin
        prior_outputs_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_1_9_ce0 = 1'b1;
    end else begin
        prior_outputs_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_0_ce0 = 1'b1;
    end else begin
        prior_outputs_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_10_ce0 = 1'b1;
    end else begin
        prior_outputs_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_11_ce0 = 1'b1;
    end else begin
        prior_outputs_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_12_ce0 = 1'b1;
    end else begin
        prior_outputs_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_13_ce0 = 1'b1;
    end else begin
        prior_outputs_2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_14_ce0 = 1'b1;
    end else begin
        prior_outputs_2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_15_ce0 = 1'b1;
    end else begin
        prior_outputs_2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_1_ce0 = 1'b1;
    end else begin
        prior_outputs_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_2_ce0 = 1'b1;
    end else begin
        prior_outputs_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_3_ce0 = 1'b1;
    end else begin
        prior_outputs_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_4_ce0 = 1'b1;
    end else begin
        prior_outputs_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_5_ce0 = 1'b1;
    end else begin
        prior_outputs_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_6_ce0 = 1'b1;
    end else begin
        prior_outputs_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_7_ce0 = 1'b1;
    end else begin
        prior_outputs_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_8_ce0 = 1'b1;
    end else begin
        prior_outputs_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_2_9_ce0 = 1'b1;
    end else begin
        prior_outputs_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_0_ce0 = 1'b1;
    end else begin
        prior_outputs_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_10_ce0 = 1'b1;
    end else begin
        prior_outputs_3_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_11_ce0 = 1'b1;
    end else begin
        prior_outputs_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_12_ce0 = 1'b1;
    end else begin
        prior_outputs_3_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_13_ce0 = 1'b1;
    end else begin
        prior_outputs_3_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_14_ce0 = 1'b1;
    end else begin
        prior_outputs_3_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_15_ce0 = 1'b1;
    end else begin
        prior_outputs_3_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_1_ce0 = 1'b1;
    end else begin
        prior_outputs_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_2_ce0 = 1'b1;
    end else begin
        prior_outputs_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_3_ce0 = 1'b1;
    end else begin
        prior_outputs_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_4_ce0 = 1'b1;
    end else begin
        prior_outputs_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_5_ce0 = 1'b1;
    end else begin
        prior_outputs_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_6_ce0 = 1'b1;
    end else begin
        prior_outputs_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_7_ce0 = 1'b1;
    end else begin
        prior_outputs_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_8_ce0 = 1'b1;
    end else begin
        prior_outputs_3_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        prior_outputs_3_9_ce0 = 1'b1;
    end else begin
        prior_outputs_3_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln37_1_fu_1475_p2 = (indvar_flatten106_fu_288 + 14'd1);

assign add_ln37_fu_1930_p2 = (ch_t_fu_284 + 3'd1);

assign add_ln38_1_fu_1552_p2 = (indvar_flatten_fu_280 + 12'd1);

assign add_ln38_fu_1515_p2 = (select_ln37_fu_1495_p3 + 6'd1);

assign add_ln39_fu_1546_p2 = (select_ln38_fu_1527_p3 + 6'd1);

assign add_ln46_1_fu_1605_p2 = (add_ln46_fu_1596_p2 + zext_ln46_1_fu_1602_p1);

assign add_ln46_fu_1596_p2 = (p_shl_fu_1589_p3 + zext_ln46_fu_1586_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_val_V_32_reg_1351 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_33_reg_1340 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_34_reg_1329 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_35_reg_1318 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_36_reg_1307 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_37_reg_1296 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_38_reg_1285 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_39_reg_1274 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_40_reg_1263 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_41_reg_1252 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_42_reg_1241 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_43_reg_1230 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_44_reg_1219 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_45_reg_1208 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_46_reg_1197 = 'bx;

assign ap_phi_reg_pp0_iter0_val_V_47_reg_1186 = 'bx;

assign cmp19_10_fu_1850_p2 = ((p_cast25_fu_1846_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_10_mid1_fu_2172_p2 = ((p_mid158_cast_fu_2168_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_11_fu_1865_p2 = ((p_cast26_fu_1861_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_11_mid1_fu_2194_p2 = ((p_mid160_cast_fu_2190_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_12_fu_1880_p2 = ((p_cast27_fu_1876_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_12_mid1_fu_2216_p2 = ((p_mid162_cast_fu_2212_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_13_fu_1895_p2 = ((p_cast28_fu_1891_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_13_mid1_fu_2238_p2 = ((p_mid164_cast_fu_2234_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_14_fu_1910_p2 = ((p_cast29_fu_1906_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_14_mid1_fu_2260_p2 = ((p_mid166_cast_fu_2256_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_15_fu_1925_p2 = ((p_cast30_fu_1921_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_15_mid1_fu_2282_p2 = ((p_mid168_cast_fu_2278_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_1_fu_1715_p2 = ((p_cast16_fu_1711_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_1_mid1_fu_1974_p2 = ((p_mid140_cast_fu_1970_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_2_fu_1730_p2 = ((p_cast17_fu_1726_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_2_mid1_fu_1996_p2 = ((p_mid142_cast_fu_1992_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_3_fu_1745_p2 = ((p_cast18_fu_1741_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_3_mid1_fu_2018_p2 = ((p_mid144_cast_fu_2014_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_4_fu_1760_p2 = ((p_cast19_fu_1756_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_4_mid1_fu_2040_p2 = ((p_mid146_cast_fu_2036_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_5_fu_1775_p2 = ((p_cast20_fu_1771_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_5_mid1_fu_2062_p2 = ((p_mid148_cast_fu_2058_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_6_fu_1790_p2 = ((p_cast21_fu_1786_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_6_mid1_fu_2084_p2 = ((p_mid150_cast_fu_2080_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_7_fu_1805_p2 = ((p_cast22_fu_1801_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_7_mid1_fu_2106_p2 = ((p_mid152_cast_fu_2102_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_8_fu_1820_p2 = ((p_cast23_fu_1816_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_8_mid1_fu_2128_p2 = ((p_mid154_cast_fu_2124_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_9_fu_1835_p2 = ((p_cast24_fu_1831_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_9_mid1_fu_2150_p2 = ((p_mid156_cast_fu_2146_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_fu_1700_p2 = ((tmp_17_cast_fu_1696_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign cmp19_mid1_fu_1952_p2 = ((p_mid1_cast_fu_1948_p1 < zext_ln37) ? 1'b1 : 1'b0);

assign empty_102_fu_1705_p2 = (tmp_15_fu_1688_p3 | 6'd1);

assign empty_103_fu_1720_p2 = (tmp_15_fu_1688_p3 | 6'd2);

assign empty_104_fu_1735_p2 = (tmp_15_fu_1688_p3 | 6'd3);

assign empty_105_fu_1750_p2 = (tmp_15_fu_1688_p3 | 6'd4);

assign empty_106_fu_1765_p2 = (tmp_15_fu_1688_p3 | 6'd5);

assign empty_107_fu_1780_p2 = (tmp_15_fu_1688_p3 | 6'd6);

assign empty_108_fu_1795_p2 = (tmp_15_fu_1688_p3 | 6'd7);

assign empty_109_fu_1810_p2 = (tmp_15_fu_1688_p3 | 6'd8);

assign empty_110_fu_1825_p2 = (tmp_15_fu_1688_p3 | 6'd9);

assign empty_111_fu_1840_p2 = (tmp_15_fu_1688_p3 | 6'd10);

assign empty_112_fu_1855_p2 = (tmp_15_fu_1688_p3 | 6'd11);

assign empty_113_fu_1870_p2 = (tmp_15_fu_1688_p3 | 6'd12);

assign empty_114_fu_1885_p2 = (tmp_15_fu_1688_p3 | 6'd13);

assign empty_115_fu_1900_p2 = (tmp_15_fu_1688_p3 | 6'd14);

assign empty_116_fu_1915_p2 = (tmp_15_fu_1688_p3 | 6'd15);

assign empty_118_fu_1936_p1 = add_ln37_fu_1930_p2[1:0];

assign empty_fu_1684_p1 = ch_t_fu_284[1:0];

assign icmp_ln37_fu_1470_p2 = ((indvar_flatten106_fu_288 == bound4) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_1490_p2 = ((indvar_flatten_fu_280 == bound) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_1503_p2 = ((col_fu_272 == H_fmap) ? 1'b1 : 1'b0);

assign msb_buffer_0_address0 = msb_buffer_0_addr_reg_3660_pp0_iter4_reg;

assign msb_buffer_0_address1 = msb_buffer_0_addr_reg_3660_pp0_iter3_reg;

always @ (*) begin
    msb_buffer_0_d0 = p_Val2_49_fu_3157_p4;
    msb_buffer_0_d0[zext_ln37_16_fu_2693_p1] = |(p_Result_61_fu_3181_p3);
end

assign msb_buffer_1_address0 = msb_buffer_1_addr_reg_3666_pp0_iter4_reg;

assign msb_buffer_1_address1 = msb_buffer_1_addr_reg_3666_pp0_iter3_reg;

always @ (*) begin
    msb_buffer_1_d0 = p_Val2_50_fu_3167_p4;
    msb_buffer_1_d0[zext_ln37_16_fu_2693_p1] = |(p_Result_63_fu_3177_p1);
end

assign or_ln38_fu_1521_p2 = (select_ln37_18_fu_1508_p3 | icmp_ln38_fu_1490_p2);

assign p_Result_11_fu_2761_p1 = ap_phi_reg_pp0_iter5_val_V_45_reg_1208[0:0];

assign p_Result_13_fu_2797_p3 = ap_phi_reg_pp0_iter5_val_V_44_reg_1219[32'd1];

assign p_Result_15_fu_2793_p1 = ap_phi_reg_pp0_iter5_val_V_44_reg_1219[0:0];

assign p_Result_17_fu_2829_p3 = ap_phi_reg_pp0_iter5_val_V_43_reg_1230[32'd1];

assign p_Result_19_fu_2825_p1 = ap_phi_reg_pp0_iter5_val_V_43_reg_1230[0:0];

assign p_Result_21_fu_2861_p3 = ap_phi_reg_pp0_iter5_val_V_42_reg_1241[32'd1];

assign p_Result_23_fu_2857_p1 = ap_phi_reg_pp0_iter5_val_V_42_reg_1241[0:0];

assign p_Result_25_fu_2893_p3 = ap_phi_reg_pp0_iter5_val_V_41_reg_1252[32'd1];

assign p_Result_27_fu_2889_p1 = ap_phi_reg_pp0_iter5_val_V_41_reg_1252[0:0];

assign p_Result_29_fu_2925_p3 = ap_phi_reg_pp0_iter5_val_V_40_reg_1263[32'd1];

assign p_Result_31_fu_2921_p1 = ap_phi_reg_pp0_iter5_val_V_40_reg_1263[0:0];

assign p_Result_33_fu_2957_p3 = ap_phi_reg_pp0_iter5_val_V_39_reg_1274[32'd1];

assign p_Result_35_fu_2953_p1 = ap_phi_reg_pp0_iter5_val_V_39_reg_1274[0:0];

assign p_Result_37_fu_2989_p3 = ap_phi_reg_pp0_iter5_val_V_38_reg_1285[32'd1];

assign p_Result_39_fu_2985_p1 = ap_phi_reg_pp0_iter5_val_V_38_reg_1285[0:0];

assign p_Result_3_fu_2697_p1 = ap_phi_reg_pp0_iter5_val_V_47_reg_1186[0:0];

assign p_Result_41_fu_3021_p3 = ap_phi_reg_pp0_iter5_val_V_37_reg_1296[32'd1];

assign p_Result_43_fu_3017_p1 = ap_phi_reg_pp0_iter5_val_V_37_reg_1296[0:0];

assign p_Result_45_fu_3053_p3 = ap_phi_reg_pp0_iter5_val_V_36_reg_1307[32'd1];

assign p_Result_47_fu_3049_p1 = ap_phi_reg_pp0_iter5_val_V_36_reg_1307[0:0];

assign p_Result_49_fu_3085_p3 = ap_phi_reg_pp0_iter5_val_V_35_reg_1318[32'd1];

assign p_Result_51_fu_3081_p1 = ap_phi_reg_pp0_iter5_val_V_35_reg_1318[0:0];

assign p_Result_53_fu_3117_p3 = ap_phi_reg_pp0_iter5_val_V_34_reg_1329[32'd1];

assign p_Result_55_fu_3113_p1 = ap_phi_reg_pp0_iter5_val_V_34_reg_1329[0:0];

assign p_Result_57_fu_3149_p3 = ap_phi_reg_pp0_iter5_val_V_33_reg_1340[32'd1];

assign p_Result_59_fu_3145_p1 = ap_phi_reg_pp0_iter5_val_V_33_reg_1340[0:0];

assign p_Result_5_fu_2733_p3 = ap_phi_reg_pp0_iter5_val_V_46_reg_1197[32'd1];

assign p_Result_61_fu_3181_p3 = ap_phi_reg_pp0_iter5_val_V_32_reg_1351[32'd1];

assign p_Result_63_fu_3177_p1 = ap_phi_reg_pp0_iter5_val_V_32_reg_1351[0:0];

assign p_Result_7_fu_2729_p1 = ap_phi_reg_pp0_iter5_val_V_46_reg_1197[0:0];

assign p_Result_9_fu_2765_p3 = ap_phi_reg_pp0_iter5_val_V_45_reg_1208[32'd1];

assign p_Result_s_fu_2701_p3 = ap_phi_reg_pp0_iter5_val_V_47_reg_1186[32'd1];

always @ (*) begin
    p_Val2_10_fu_2741_p4 = p_Val2_7_fu_2709_p4;
    p_Val2_10_fu_2741_p4[zext_ln37_2_fu_2567_p1] = |(p_Result_5_fu_2733_p3);
end

always @ (*) begin
    p_Val2_11_fu_2751_p4 = p_Val2_8_fu_2719_p4;
    p_Val2_11_fu_2751_p4[zext_ln37_2_fu_2567_p1] = |(p_Result_7_fu_2729_p1);
end

always @ (*) begin
    p_Val2_13_fu_2773_p4 = p_Val2_10_fu_2741_p4;
    p_Val2_13_fu_2773_p4[zext_ln37_3_fu_2576_p1] = |(p_Result_9_fu_2765_p3);
end

always @ (*) begin
    p_Val2_14_fu_2783_p4 = p_Val2_11_fu_2751_p4;
    p_Val2_14_fu_2783_p4[zext_ln37_3_fu_2576_p1] = |(p_Result_11_fu_2761_p1);
end

always @ (*) begin
    p_Val2_16_fu_2805_p4 = p_Val2_13_fu_2773_p4;
    p_Val2_16_fu_2805_p4[zext_ln37_4_fu_2585_p1] = |(p_Result_13_fu_2797_p3);
end

always @ (*) begin
    p_Val2_17_fu_2815_p4 = p_Val2_14_fu_2783_p4;
    p_Val2_17_fu_2815_p4[zext_ln37_4_fu_2585_p1] = |(p_Result_15_fu_2793_p1);
end

always @ (*) begin
    p_Val2_19_fu_2837_p4 = p_Val2_16_fu_2805_p4;
    p_Val2_19_fu_2837_p4[zext_ln37_5_fu_2594_p1] = |(p_Result_17_fu_2829_p3);
end

always @ (*) begin
    p_Val2_20_fu_2847_p4 = p_Val2_17_fu_2815_p4;
    p_Val2_20_fu_2847_p4[zext_ln37_5_fu_2594_p1] = |(p_Result_19_fu_2825_p1);
end

always @ (*) begin
    p_Val2_22_fu_2869_p4 = p_Val2_19_fu_2837_p4;
    p_Val2_22_fu_2869_p4[zext_ln37_6_fu_2603_p1] = |(p_Result_21_fu_2861_p3);
end

always @ (*) begin
    p_Val2_23_fu_2879_p4 = p_Val2_20_fu_2847_p4;
    p_Val2_23_fu_2879_p4[zext_ln37_6_fu_2603_p1] = |(p_Result_23_fu_2857_p1);
end

always @ (*) begin
    p_Val2_25_fu_2901_p4 = p_Val2_22_fu_2869_p4;
    p_Val2_25_fu_2901_p4[zext_ln37_7_fu_2612_p1] = |(p_Result_25_fu_2893_p3);
end

always @ (*) begin
    p_Val2_26_fu_2911_p4 = p_Val2_23_fu_2879_p4;
    p_Val2_26_fu_2911_p4[zext_ln37_7_fu_2612_p1] = |(p_Result_27_fu_2889_p1);
end

always @ (*) begin
    p_Val2_28_fu_2933_p4 = p_Val2_25_fu_2901_p4;
    p_Val2_28_fu_2933_p4[zext_ln37_8_fu_2621_p1] = |(p_Result_29_fu_2925_p3);
end

always @ (*) begin
    p_Val2_29_fu_2943_p4 = p_Val2_26_fu_2911_p4;
    p_Val2_29_fu_2943_p4[zext_ln37_8_fu_2621_p1] = |(p_Result_31_fu_2921_p1);
end

always @ (*) begin
    p_Val2_31_fu_2965_p4 = p_Val2_28_fu_2933_p4;
    p_Val2_31_fu_2965_p4[zext_ln37_9_fu_2630_p1] = |(p_Result_33_fu_2957_p3);
end

always @ (*) begin
    p_Val2_32_fu_2975_p4 = p_Val2_29_fu_2943_p4;
    p_Val2_32_fu_2975_p4[zext_ln37_9_fu_2630_p1] = |(p_Result_35_fu_2953_p1);
end

always @ (*) begin
    p_Val2_34_fu_2997_p4 = p_Val2_31_fu_2965_p4;
    p_Val2_34_fu_2997_p4[zext_ln37_10_fu_2639_p1] = |(p_Result_37_fu_2989_p3);
end

always @ (*) begin
    p_Val2_35_fu_3007_p4 = p_Val2_32_fu_2975_p4;
    p_Val2_35_fu_3007_p4[zext_ln37_10_fu_2639_p1] = |(p_Result_39_fu_2985_p1);
end

always @ (*) begin
    p_Val2_37_fu_3029_p4 = p_Val2_34_fu_2997_p4;
    p_Val2_37_fu_3029_p4[zext_ln37_11_fu_2648_p1] = |(p_Result_41_fu_3021_p3);
end

always @ (*) begin
    p_Val2_38_fu_3039_p4 = p_Val2_35_fu_3007_p4;
    p_Val2_38_fu_3039_p4[zext_ln37_11_fu_2648_p1] = |(p_Result_43_fu_3017_p1);
end

always @ (*) begin
    p_Val2_40_fu_3061_p4 = p_Val2_37_fu_3029_p4;
    p_Val2_40_fu_3061_p4[zext_ln37_12_fu_2657_p1] = |(p_Result_45_fu_3053_p3);
end

always @ (*) begin
    p_Val2_41_fu_3071_p4 = p_Val2_38_fu_3039_p4;
    p_Val2_41_fu_3071_p4[zext_ln37_12_fu_2657_p1] = |(p_Result_47_fu_3049_p1);
end

always @ (*) begin
    p_Val2_43_fu_3093_p4 = p_Val2_40_fu_3061_p4;
    p_Val2_43_fu_3093_p4[zext_ln37_13_fu_2666_p1] = |(p_Result_49_fu_3085_p3);
end

always @ (*) begin
    p_Val2_44_fu_3103_p4 = p_Val2_41_fu_3071_p4;
    p_Val2_44_fu_3103_p4[zext_ln37_13_fu_2666_p1] = |(p_Result_51_fu_3081_p1);
end

always @ (*) begin
    p_Val2_46_fu_3125_p4 = p_Val2_43_fu_3093_p4;
    p_Val2_46_fu_3125_p4[zext_ln37_14_fu_2675_p1] = |(p_Result_53_fu_3117_p3);
end

always @ (*) begin
    p_Val2_47_fu_3135_p4 = p_Val2_44_fu_3103_p4;
    p_Val2_47_fu_3135_p4[zext_ln37_14_fu_2675_p1] = |(p_Result_55_fu_3113_p1);
end

always @ (*) begin
    p_Val2_49_fu_3157_p4 = p_Val2_46_fu_3125_p4;
    p_Val2_49_fu_3157_p4[zext_ln37_15_fu_2684_p1] = |(p_Result_57_fu_3149_p3);
end

always @ (*) begin
    p_Val2_50_fu_3167_p4 = p_Val2_47_fu_3135_p4;
    p_Val2_50_fu_3167_p4[zext_ln37_15_fu_2684_p1] = |(p_Result_59_fu_3145_p1);
end

always @ (*) begin
    p_Val2_7_fu_2709_p4 = msb_buffer_0_q1;
    p_Val2_7_fu_2709_p4[zext_ln37_1_fu_2558_p1] = |(p_Result_s_fu_2701_p3);
end

always @ (*) begin
    p_Val2_8_fu_2719_p4 = msb_buffer_1_q1;
    p_Val2_8_fu_2719_p4[zext_ln37_1_fu_2558_p1] = |(p_Result_3_fu_2697_p1);
end

assign p_cast16_fu_1711_p1 = empty_102_fu_1705_p2;

assign p_cast17_fu_1726_p1 = empty_103_fu_1720_p2;

assign p_cast18_fu_1741_p1 = empty_104_fu_1735_p2;

assign p_cast19_fu_1756_p1 = empty_105_fu_1750_p2;

assign p_cast20_fu_1771_p1 = empty_106_fu_1765_p2;

assign p_cast21_fu_1786_p1 = empty_107_fu_1780_p2;

assign p_cast22_fu_1801_p1 = empty_108_fu_1795_p2;

assign p_cast23_fu_1816_p1 = empty_109_fu_1810_p2;

assign p_cast24_fu_1831_p1 = empty_110_fu_1825_p2;

assign p_cast25_fu_1846_p1 = empty_111_fu_1840_p2;

assign p_cast26_fu_1861_p1 = empty_112_fu_1855_p2;

assign p_cast27_fu_1876_p1 = empty_113_fu_1870_p2;

assign p_cast28_fu_1891_p1 = empty_114_fu_1885_p2;

assign p_cast29_fu_1906_p1 = empty_115_fu_1900_p2;

assign p_cast30_fu_1921_p1 = empty_116_fu_1915_p2;

assign p_mid140_cast_fu_1970_p1 = p_mid140_fu_1964_p2;

assign p_mid140_fu_1964_p2 = (p_mid1_fu_1940_p3 | 6'd1);

assign p_mid142_cast_fu_1992_p1 = p_mid142_fu_1986_p2;

assign p_mid142_fu_1986_p2 = (p_mid1_fu_1940_p3 | 6'd2);

assign p_mid144_cast_fu_2014_p1 = p_mid144_fu_2008_p2;

assign p_mid144_fu_2008_p2 = (p_mid1_fu_1940_p3 | 6'd3);

assign p_mid146_cast_fu_2036_p1 = p_mid146_fu_2030_p2;

assign p_mid146_fu_2030_p2 = (p_mid1_fu_1940_p3 | 6'd4);

assign p_mid148_cast_fu_2058_p1 = p_mid148_fu_2052_p2;

assign p_mid148_fu_2052_p2 = (p_mid1_fu_1940_p3 | 6'd5);

assign p_mid150_cast_fu_2080_p1 = p_mid150_fu_2074_p2;

assign p_mid150_fu_2074_p2 = (p_mid1_fu_1940_p3 | 6'd6);

assign p_mid152_cast_fu_2102_p1 = p_mid152_fu_2096_p2;

assign p_mid152_fu_2096_p2 = (p_mid1_fu_1940_p3 | 6'd7);

assign p_mid154_cast_fu_2124_p1 = p_mid154_fu_2118_p2;

assign p_mid154_fu_2118_p2 = (p_mid1_fu_1940_p3 | 6'd8);

assign p_mid156_cast_fu_2146_p1 = p_mid156_fu_2140_p2;

assign p_mid156_fu_2140_p2 = (p_mid1_fu_1940_p3 | 6'd9);

assign p_mid158_cast_fu_2168_p1 = p_mid158_fu_2162_p2;

assign p_mid158_fu_2162_p2 = (p_mid1_fu_1940_p3 | 6'd10);

assign p_mid160_cast_fu_2190_p1 = p_mid160_fu_2184_p2;

assign p_mid160_fu_2184_p2 = (p_mid1_fu_1940_p3 | 6'd11);

assign p_mid162_cast_fu_2212_p1 = p_mid162_fu_2206_p2;

assign p_mid162_fu_2206_p2 = (p_mid1_fu_1940_p3 | 6'd12);

assign p_mid164_cast_fu_2234_p1 = p_mid164_fu_2228_p2;

assign p_mid164_fu_2228_p2 = (p_mid1_fu_1940_p3 | 6'd13);

assign p_mid166_cast_fu_2256_p1 = p_mid166_fu_2250_p2;

assign p_mid166_fu_2250_p2 = (p_mid1_fu_1940_p3 | 6'd14);

assign p_mid168_cast_fu_2278_p1 = p_mid168_fu_2272_p2;

assign p_mid168_fu_2272_p2 = (p_mid1_fu_1940_p3 | 6'd15);

assign p_mid1_cast_fu_1948_p1 = p_mid1_fu_1940_p3;

assign p_mid1_fu_1940_p3 = {{empty_118_fu_1936_p1}, {4'd0}};

assign p_shl_fu_1589_p3 = {{select_ln38_1_reg_3334}, {5'd0}};

assign prior_outputs_0_0_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_10_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_11_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_12_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_13_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_14_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_15_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_1_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_2_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_3_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_4_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_5_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_6_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_7_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_8_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_0_9_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_0_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_10_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_11_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_12_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_13_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_14_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_15_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_1_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_2_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_3_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_4_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_5_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_6_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_7_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_8_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_1_9_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_0_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_10_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_11_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_12_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_13_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_14_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_15_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_1_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_2_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_3_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_4_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_5_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_6_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_7_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_8_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_2_9_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_0_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_10_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_11_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_12_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_13_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_14_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_15_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_1_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_2_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_3_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_4_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_5_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_6_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_7_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_8_address0 = zext_ln46_2_fu_1611_p1;

assign prior_outputs_3_9_address0 = zext_ln46_2_fu_1611_p1;

assign select_ln37_10_fu_2155_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_9_mid1_fu_2150_p2 : cmp19_9_fu_1835_p2);

assign select_ln37_11_fu_2177_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_10_mid1_fu_2172_p2 : cmp19_10_fu_1850_p2);

assign select_ln37_12_fu_2199_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_11_mid1_fu_2194_p2 : cmp19_11_fu_1865_p2);

assign select_ln37_13_fu_2221_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_12_mid1_fu_2216_p2 : cmp19_12_fu_1880_p2);

assign select_ln37_14_fu_2243_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_13_mid1_fu_2238_p2 : cmp19_13_fu_1895_p2);

assign select_ln37_15_fu_2265_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_14_mid1_fu_2260_p2 : cmp19_14_fu_1910_p2);

assign select_ln37_16_fu_2287_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_15_mid1_fu_2282_p2 : cmp19_15_fu_1925_p2);

assign select_ln37_17_fu_2294_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? p_mid1_fu_1940_p3 : tmp_15_fu_1688_p3);

assign select_ln37_18_fu_1508_p3 = ((icmp_ln38_fu_1490_p2[0:0] == 1'b1) ? icmp_ln39_1 : icmp_ln39_fu_1503_p2);

assign select_ln37_19_fu_2301_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? add_ln37_fu_1930_p2 : ch_t_fu_284);

assign select_ln37_1_fu_1957_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_mid1_fu_1952_p2 : cmp19_fu_1700_p2);

assign select_ln37_2_fu_1979_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_1_mid1_fu_1974_p2 : cmp19_1_fu_1715_p2);

assign select_ln37_3_fu_2001_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_2_mid1_fu_1996_p2 : cmp19_2_fu_1730_p2);

assign select_ln37_4_fu_2023_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_3_mid1_fu_2018_p2 : cmp19_3_fu_1745_p2);

assign select_ln37_5_fu_2045_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_4_mid1_fu_2040_p2 : cmp19_4_fu_1760_p2);

assign select_ln37_6_fu_2067_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_5_mid1_fu_2062_p2 : cmp19_5_fu_1775_p2);

assign select_ln37_7_fu_2089_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_6_mid1_fu_2084_p2 : cmp19_6_fu_1790_p2);

assign select_ln37_8_fu_2111_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_7_mid1_fu_2106_p2 : cmp19_7_fu_1805_p2);

assign select_ln37_9_fu_2133_p3 = ((icmp_ln38_reg_3307_pp0_iter2_reg[0:0] == 1'b1) ? cmp19_8_mid1_fu_2128_p2 : cmp19_8_fu_1820_p2);

assign select_ln37_fu_1495_p3 = ((icmp_ln38_fu_1490_p2[0:0] == 1'b1) ? 6'd0 : row_fu_276);

assign select_ln38_1_fu_1535_p3 = ((select_ln37_18_fu_1508_p3[0:0] == 1'b1) ? add_ln38_fu_1515_p2 : select_ln37_fu_1495_p3);

assign select_ln38_2_fu_1558_p3 = ((icmp_ln38_fu_1490_p2[0:0] == 1'b1) ? 12'd1 : add_ln38_1_fu_1552_p2);

assign select_ln38_fu_1527_p3 = ((or_ln38_fu_1521_p2[0:0] == 1'b1) ? 6'd0 : col_fu_272);

assign sub_ln37_10_fu_2652_p2 = ($signed(6'd52) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_11_fu_2661_p2 = ($signed(6'd51) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_12_fu_2670_p2 = ($signed(6'd50) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_13_fu_2679_p2 = ($signed(6'd49) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_14_fu_2688_p2 = ($signed(6'd48) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_1_fu_2571_p2 = ($signed(6'd61) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_2_fu_2580_p2 = ($signed(6'd60) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_3_fu_2589_p2 = ($signed(6'd59) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_4_fu_2598_p2 = ($signed(6'd58) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_5_fu_2607_p2 = ($signed(6'd57) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_6_fu_2616_p2 = ($signed(6'd56) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_7_fu_2625_p2 = ($signed(6'd55) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_8_fu_2634_p2 = ($signed(6'd54) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_9_fu_2643_p2 = ($signed(6'd53) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign sub_ln37_fu_2562_p2 = ($signed(6'd62) - $signed(select_ln37_17_reg_3736_pp0_iter4_reg));

assign tmp_15_fu_1688_p3 = {{empty_fu_1684_p1}, {4'd0}};

assign tmp_17_cast_fu_1696_p1 = tmp_15_fu_1688_p3;

assign xor_ln37_fu_2553_p2 = (select_ln37_17_reg_3736_pp0_iter4_reg ^ 6'd63);

assign zext_ln37_10_fu_2639_p1 = sub_ln37_8_fu_2634_p2;

assign zext_ln37_11_fu_2648_p1 = sub_ln37_9_fu_2643_p2;

assign zext_ln37_12_fu_2657_p1 = sub_ln37_10_fu_2652_p2;

assign zext_ln37_13_fu_2666_p1 = sub_ln37_11_fu_2661_p2;

assign zext_ln37_14_fu_2675_p1 = sub_ln37_12_fu_2670_p2;

assign zext_ln37_15_fu_2684_p1 = sub_ln37_13_fu_2679_p2;

assign zext_ln37_16_fu_2693_p1 = sub_ln37_14_fu_2688_p2;

assign zext_ln37_1_fu_2558_p1 = xor_ln37_fu_2553_p2;

assign zext_ln37_2_fu_2567_p1 = sub_ln37_fu_2562_p2;

assign zext_ln37_3_fu_2576_p1 = sub_ln37_1_fu_2571_p2;

assign zext_ln37_4_fu_2585_p1 = sub_ln37_2_fu_2580_p2;

assign zext_ln37_5_fu_2594_p1 = sub_ln37_3_fu_2589_p2;

assign zext_ln37_6_fu_2603_p1 = sub_ln37_4_fu_2598_p2;

assign zext_ln37_7_fu_2612_p1 = sub_ln37_5_fu_2607_p2;

assign zext_ln37_8_fu_2621_p1 = sub_ln37_6_fu_2616_p2;

assign zext_ln37_9_fu_2630_p1 = sub_ln37_7_fu_2625_p2;

assign zext_ln46_1_fu_1602_p1 = select_ln38_reg_3329;

assign zext_ln46_2_fu_1611_p1 = add_ln46_1_fu_1605_p2;

assign zext_ln46_fu_1586_p1 = select_ln38_1_reg_3334;

always @ (posedge ap_clk) begin
    select_ln37_17_reg_3736[3:0] <= 4'b0000;
    select_ln37_17_reg_3736_pp0_iter4_reg[3:0] <= 4'b0000;
end

endmodule //FracNet_T_quant_and_pack_Pipeline_LOOP_Quant_Pack_VITIS_LOOP_38_1_VITIS_LOOP_39_2
