

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12'
================================================================
* Date:           Tue Apr  1 19:50:28 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.996 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12  |        ?|        ?|         9|          1|          1|     ?|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 12 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cx = alloca i32 1"   --->   Operation 13 'alloca' 'cx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cy = alloca i32 1"   --->   Operation 14 'alloca' 'cy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten113 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%iChannel = alloca i32 1"   --->   Operation 16 'alloca' 'iChannel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten143 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %x_cast"   --->   Operation 18 'read' 'x_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%icmp_ln45_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln45_1"   --->   Operation 19 'read' 'icmp_ln45_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 20 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln"   --->   Operation 21 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul_ln17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln17"   --->   Operation 22 'read' 'mul_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mul_ln17_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln17_1"   --->   Operation 23 'read' 'mul_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten143"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten113"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cx"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc112"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%iChannel_1 = load i32 %iChannel"   --->   Operation 31 'load' 'iChannel_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten143_load = load i96 %indvar_flatten143" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 32 'load' 'indvar_flatten143_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %iChannel_1" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 33 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = trunc i32 %iChannel_1"   --->   Operation 34 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.12ns)   --->   "%icmp_ln80 = icmp_eq  i96 %indvar_flatten143_load, i96 %mul_ln17_1_read" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 35 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (4.43ns)   --->   "%add_ln80_1 = add i96 %indvar_flatten143_load, i96 1" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 36 'add' 'add_ln80_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc118.loopexit, void %for.end120.loopexit.exitStub" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 37 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten113_load = load i64 %indvar_flatten113" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 38 'load' 'indvar_flatten113_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln80 = add i32 %iChannel_1, i32 1" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 39 'add' 'add_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i32 %add_ln80" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 40 'trunc' 'trunc_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.77ns)   --->   "%icmp_ln83 = icmp_eq  i64 %indvar_flatten113_load, i64 %mul_ln17_read" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 41 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln80)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_51 = trunc i32 %add_ln80" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 42 'trunc' 'empty_51' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln80_1, i2 0" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 43 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%empty_52 = sub i10 %tmp_3, i10 %empty_51" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 44 'sub' 'empty_52' <Predicate = (!icmp_ln80)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.69ns)   --->   "%select_ln80_1 = select i1 %icmp_ln83, i32 %add_ln80, i32 %iChannel_1" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 45 'select' 'select_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln80_2 = trunc i32 %select_ln80_1" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 46 'trunc' 'trunc_ln80_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_53 = trunc i32 %select_ln80_1" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 47 'trunc' 'empty_53' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln80_3 = trunc i32 %select_ln80_1" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 48 'trunc' 'trunc_ln80_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 49 [3/3] (1.05ns) (grouped into DSP with root node add_ln91_1)   --->   "%mul_ln80 = mul i12 %trunc_ln80_3, i12 %trunc_ln_read" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 49 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (3.52ns)   --->   "%add_ln83_1 = add i64 %indvar_flatten113_load, i64 1" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 50 'add' 'add_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.48ns)   --->   "%select_ln83_4 = select i1 %icmp_ln83, i64 1, i64 %add_ln83_1" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 51 'select' 'select_ln83_4' <Predicate = (!icmp_ln80)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln86 = store i96 %add_ln80_1, i96 %indvar_flatten143" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 52 'store' 'store_ln86' <Predicate = (!icmp_ln80)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln86 = store i32 %select_ln80_1, i32 %iChannel" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 53 'store' 'store_ln86' <Predicate = (!icmp_ln80)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln86 = store i64 %select_ln83_4, i64 %indvar_flatten113" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 54 'store' 'store_ln86' <Predicate = (!icmp_ln80)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 55 [2/3] (1.05ns) (grouped into DSP with root node add_ln91_1)   --->   "%mul_ln80 = mul i12 %trunc_ln80_3, i12 %trunc_ln_read" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 55 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 56 [1/3] (0.00ns) (grouped into DSP with root node add_ln91_1)   --->   "%mul_ln80 = mul i12 %trunc_ln80_3, i12 %trunc_ln_read" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 56 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln91_1 = add i12 %mul_ln80, i12 %x_cast_read" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 57 'add' 'add_ln91_1' <Predicate = (!icmp_ln80)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%cy_1 = load i32 %cy"   --->   Operation 58 'load' 'cy_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln80, i2 0" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 59 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_48 = sub i10 %tmp_2, i10 %empty" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 60 'sub' 'empty_48' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %cy_1"   --->   Operation 61 'trunc' 'empty_49' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%empty_50 = add i10 %empty_48, i10 %empty_49" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 62 'add' 'empty_50' <Predicate = (!icmp_ln83)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%cx_load = load i32 %cx" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 64 'load' 'cx_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.69ns)   --->   "%select_ln80 = select i1 %icmp_ln83, i32 0, i32 %cy_1" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 65 'select' 'select_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln80_2, i2 0" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 66 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_54 = sub i10 %tmp_4, i10 %empty_53" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 67 'sub' 'empty_54' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_2)   --->   "%empty_55 = trunc i32 %cy_1"   --->   Operation 68 'trunc' 'empty_55' <Predicate = (!icmp_ln80 & !icmp_ln83)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_2)   --->   "%select_ln80_3 = select i1 %icmp_ln83, i2 0, i2 %empty_55" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 69 'select' 'select_ln80_3' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_eq  i32 %cx_load, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 70 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln80 & !icmp_ln83)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln80_4 = select i1 %icmp_ln83, i1 %icmp_ln45_1_read, i1 %icmp_ln86" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 71 'select' 'select_ln80_4' <Predicate = (!icmp_ln80)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln83 = add i32 %select_ln80, i32 1" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 72 'add' 'add_ln83' <Predicate = (!icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%or_ln83 = or i1 %select_ln80_4, i1 %icmp_ln83" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 73 'or' 'or_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %or_ln83, i32 0, i32 %cx_load" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 74 'select' 'select_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_56 = trunc i32 %add_ln83" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 75 'trunc' 'empty_56' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%empty_57 = add i10 %empty_54, i10 %empty_56" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 76 'add' 'empty_57' <Predicate = (!icmp_ln80)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_2)   --->   "%empty_58 = trunc i32 %add_ln83" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 77 'trunc' 'empty_58' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln83_2 = select i1 %select_ln80_4, i2 %empty_58, i2 %select_ln80_3" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 78 'select' 'select_ln83_2' <Predicate = (!icmp_ln80)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.69ns)   --->   "%select_ln83_3 = select i1 %select_ln80_4, i32 %add_ln83, i32 %select_ln80" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 79 'select' 'select_ln83_3' <Predicate = (!icmp_ln80)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %select_ln83" [HLS_Optimized/conv2d.cpp:88]   --->   Operation 80 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %select_ln83" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 81 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln91_1 = add i12 %mul_ln80, i12 %x_cast_read" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 82 'add' 'add_ln91_1' <Predicate = (!icmp_ln80)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (1.54ns)   --->   "%add_ln91 = add i12 %add_ln91_1, i12 %trunc_ln91" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 83 'add' 'add_ln91' <Predicate = (!icmp_ln80)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln86 = add i32 %select_ln83, i32 1" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 84 'add' 'add_ln86' <Predicate = (!icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln86 = store i32 %select_ln83_3, i32 %cy" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 85 'store' 'store_ln86' <Predicate = (!icmp_ln80)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.94>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%select_ln80_2 = select i1 %icmp_ln83, i10 %empty_52, i10 %empty_50" [HLS_Optimized/conv2d.cpp:80]   --->   Operation 86 'select' 'select_ln80_2' <Predicate = (!select_ln80_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln83_1 = select i1 %select_ln80_4, i10 %empty_57, i10 %select_ln80_2" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 87 'select' 'select_ln83_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%select_ln83_1_cast = zext i10 %select_ln83_1" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 88 'zext' 'select_ln83_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%coeff_cache_addr = getelementptr i32 %coeff_cache, i64 0, i64 %select_ln83_1_cast" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 89 'getelementptr' 'coeff_cache_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (3.25ns)   --->   "%coeff_cache_load = load i10 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 90 'load' 'coeff_cache_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr = getelementptr i32 %coeff_cache_1, i64 0, i64 %select_ln83_1_cast" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 91 'getelementptr' 'coeff_cache_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (3.25ns)   --->   "%coeff_cache_1_load = load i10 %coeff_cache_1_addr" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 92 'load' 'coeff_cache_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr = getelementptr i32 %coeff_cache_2, i64 0, i64 %select_ln83_1_cast" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 93 'getelementptr' 'coeff_cache_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [2/2] (3.25ns)   --->   "%coeff_cache_2_load = load i10 %coeff_cache_2_addr" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 94 'load' 'coeff_cache_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i12 %add_ln91" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 95 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%row_buffer_addr = getelementptr i32 %row_buffer, i64 0, i64 %zext_ln91" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 96 'getelementptr' 'row_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%row_buffer_1_addr = getelementptr i32 %row_buffer_1, i64 0, i64 %zext_ln91" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 97 'getelementptr' 'row_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%row_buffer_2_addr = getelementptr i32 %row_buffer_2, i64 0, i64 %zext_ln91" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 98 'getelementptr' 'row_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (3.25ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 99 'load' 'row_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_6 : Operation 100 [2/2] (3.25ns)   --->   "%row_buffer_1_load = load i12 %row_buffer_1_addr" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 100 'load' 'row_buffer_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_6 : Operation 101 [2/2] (3.25ns)   --->   "%row_buffer_2_load = load i12 %row_buffer_2_addr" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 101 'load' 'row_buffer_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_6 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln86 = store i32 %add_ln86, i32 %cx" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 102 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.96>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%coeff_cache_load = load i10 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 103 'load' 'coeff_cache_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 104 [1/2] (3.25ns)   --->   "%coeff_cache_1_load = load i10 %coeff_cache_1_addr" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 104 'load' 'coeff_cache_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 105 [1/2] (3.25ns)   --->   "%coeff_cache_2_load = load i10 %coeff_cache_2_addr" [HLS_Optimized/conv2d.cpp:83]   --->   Operation 105 'load' 'coeff_cache_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 106 [1/1] (1.70ns)   --->   "%filterValue = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %coeff_cache_load, i32 %coeff_cache_1_load, i32 %coeff_cache_2_load, i2 %trunc_ln88" [HLS_Optimized/conv2d.cpp:88]   --->   Operation 106 'mux' 'filterValue' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/2] (3.25ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 107 'load' 'row_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_7 : Operation 108 [1/2] (3.25ns)   --->   "%row_buffer_1_load = load i12 %row_buffer_1_addr" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 108 'load' 'row_buffer_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_7 : Operation 109 [1/2] (3.25ns)   --->   "%row_buffer_2_load = load i12 %row_buffer_2_addr" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 109 'load' 'row_buffer_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_7 : Operation 110 [1/1] (1.70ns)   --->   "%pixelValue = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %row_buffer_load, i32 %row_buffer_1_load, i32 %row_buffer_2_load, i2 %select_ln83_2" [HLS_Optimized/conv2d.cpp:91]   --->   Operation 110 'mux' 'pixelValue' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i32 %filterValue" [HLS_Optimized/conv2d.cpp:11]   --->   Operation 111 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i32 %pixelValue" [HLS_Optimized/conv2d.cpp:11]   --->   Operation 112 'sext' 'sext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (6.91ns)   --->   "%res = mul i52 %sext_ln11_1, i52 %sext_ln11" [HLS_Optimized/conv2d.cpp:11]   --->   Operation 113 'mul' 'res' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 114 [1/2] (6.91ns)   --->   "%res = mul i52 %sext_ln11_1, i52 %sext_ln11" [HLS_Optimized/conv2d.cpp:11]   --->   Operation 114 'mul' 'res' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %res, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 115 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc"   --->   Operation 125 'load' 'acc_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_2_out, i32 %acc_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.14>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [HLS_Optimized/conv2d.cpp:92]   --->   Operation 116 'load' 'acc_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_11_VITIS_LOOP_86_12_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [HLS_Optimized/conv2d.cpp:77]   --->   Operation 121 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %trunc_ln7, i32 %acc_load_1" [HLS_Optimized/conv2d.cpp:92]   --->   Operation 122 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln86 = store i32 %acc_1, i32 %acc" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 123 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc112" [HLS_Optimized/conv2d.cpp:86]   --->   Operation 124 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten143') [19]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten143' [26]  (1.59 ns)

 <State 2>: 6.59ns
The critical path consists of the following:
	'load' operation ('indvar_flatten113_load', HLS_Optimized/conv2d.cpp:83) on local variable 'indvar_flatten113' [50]  (0 ns)
	'add' operation ('add_ln83_1', HLS_Optimized/conv2d.cpp:83) [110]  (3.52 ns)
	'select' operation ('select_ln83_4', HLS_Optimized/conv2d.cpp:83) [111]  (1.48 ns)
	'store' operation ('store_ln86', HLS_Optimized/conv2d.cpp:86) of variable 'select_ln83_4', HLS_Optimized/conv2d.cpp:83 on local variable 'indvar_flatten113' [114]  (1.59 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[94] ('mul_ln80', HLS_Optimized/conv2d.cpp:80) [65]  (1.05 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[94] ('mul_ln80', HLS_Optimized/conv2d.cpp:80) [65]  (0 ns)
	'add' operation of DSP[94] ('add_ln91_1', HLS_Optimized/conv2d.cpp:91) [94]  (2.1 ns)

 <State 5>: 7ns
The critical path consists of the following:
	'load' operation ('cx_load', HLS_Optimized/conv2d.cpp:86) on local variable 'cx' [49]  (0 ns)
	'icmp' operation ('icmp_ln86', HLS_Optimized/conv2d.cpp:86) [70]  (2.47 ns)
	'select' operation ('select_ln80_4', HLS_Optimized/conv2d.cpp:80) [71]  (0.993 ns)
	'or' operation ('or_ln83', HLS_Optimized/conv2d.cpp:83) [74]  (0 ns)
	'select' operation ('select_ln83', HLS_Optimized/conv2d.cpp:83) [75]  (0.978 ns)
	'add' operation ('add_ln86', HLS_Optimized/conv2d.cpp:86) [109]  (2.55 ns)

 <State 6>: 3.94ns
The critical path consists of the following:
	'select' operation ('select_ln80_2', HLS_Optimized/conv2d.cpp:80) [66]  (0 ns)
	'select' operation ('select_ln83_1', HLS_Optimized/conv2d.cpp:83) [78]  (0.687 ns)
	'getelementptr' operation ('coeff_cache_addr', HLS_Optimized/conv2d.cpp:83) [80]  (0 ns)
	'load' operation ('coeff_cache_load', HLS_Optimized/conv2d.cpp:83) on array 'coeff_cache' [81]  (3.25 ns)

 <State 7>: 4.96ns
The critical path consists of the following:
	'load' operation ('coeff_cache_load', HLS_Optimized/conv2d.cpp:83) on array 'coeff_cache' [81]  (3.25 ns)
	'mux' operation ('filterValue', HLS_Optimized/conv2d.cpp:88) [92]  (1.71 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('res', HLS_Optimized/conv2d.cpp:11) [106]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('res', HLS_Optimized/conv2d.cpp:11) [106]  (6.91 ns)

 <State 10>: 4.14ns
The critical path consists of the following:
	'load' operation ('acc_load_1', HLS_Optimized/conv2d.cpp:92) on local variable 'acc' [48]  (0 ns)
	'add' operation ('acc', HLS_Optimized/conv2d.cpp:92) [108]  (2.55 ns)
	'store' operation ('store_ln86', HLS_Optimized/conv2d.cpp:86) of variable 'acc', HLS_Optimized/conv2d.cpp:92 on local variable 'acc' [117]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
