LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;
ENTITY adder32 IS
PORT(
		a32 :IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		b32 :IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		cin32 :IN STD_LOGIC;
		sum32 :OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		cout32 :OUT STD_LOGIC);
END adder32;
ARCHITECTURE description OF adder32 IS 
COMPONENT fulladder IS
	PORT(
		a :IN STD_LOGIC;
		b :IN STD_LOGIC;
		cin :IN STD_LOGIC;
		sum :OUT STD_LOGIC;
		cout :OUT STD_LOGIC);
END COMPONENT;
SIGNAL connect:STD_LOGIC_VECTOR(6 DOWNTO 0);
BEGIN
	fa0: fulladder PORT MAP(a32(0),b32(0),cin32,sum32(0),connect(0));
	fa1: fulladder PORT MAP(a32(1),b32(1),connect(0),sum32(1),connect(1));
	fa2: fulladder PORT MAP(a32(2),b32(2),connect(1),sum32(2),connect(2));
	fa3: fulladder PORT MAP(a32(3),b32(3),connect(2),sum32(3),connect(3));
	fa4: fulladder PORT MAP(a32(4),b32(4),connect(3),sum32(4),connect(4));
	fa5: fulladder PORT MAP(a32(5),b32(5),connect(4),sum32(5),connect(5));
	fa6: fulladder PORT MAP(a32(6),b32(6),connect(5),sum32(6),connect(6));
	fa7: fulladder PORT MAP(a32(7),b32(7),connect(6),sum32(7),cout32);	
END description;