// Seed: 3439674194
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    input wand id_4,
    input supply0 id_5,
    input wire id_6,
    output wand id_7
);
  wire id_9, id_10;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    inout  logic id_0,
    input  wor   id_1,
    output wire  id_2
);
  always @(-1 or posedge 1) begin : LABEL_0
    id_0 <= id_1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign id_0 = -1;
  assign id_2 = id_0;
  initial id_0 = (1);
  logic id_4 = -1;
endmodule
