set_min_delay 10 -from [get_ports clk2] -rise_from core_clock -ignore_clock_latency -reset_path
