Project Information              e:\vhdldesigns\research\01rand\randtest08.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 04/05/2002 11:53:50

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


RANDTEST08


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

randtest08
      EPF10K70RC240-4      2      19     0    0         0  %    95       2  %

User Pins:                 2      19     0  



Project Information              e:\vhdldesigns\research\01rand\randtest08.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

randtest08@91                     clk
randtest08@152                    clkdiv_out
randtest08@154                    flippy_out
randtest08@17                     lsb_a
randtest08@18                     lsb_b
randtest08@19                     lsb_c
randtest08@20                     lsb_d
randtest08@25                     lsb_dp
randtest08@21                     lsb_e
randtest08@23                     lsb_f
randtest08@24                     lsb_g
randtest08@6                      msb_a
randtest08@7                      msb_b
randtest08@8                      msb_c
randtest08@9                      msb_d
randtest08@14                     msb_dp
randtest08@11                     msb_e
randtest08@12                     msb_f
randtest08@13                     msb_g
randtest08@28                     pb1
randtest08@149                    rbit


Project Information              e:\vhdldesigns\research\01rand\randtest08.rpt

** FILE HIERARCHY **



|lpm_add_sub:71|
|lpm_add_sub:71|addcore:adder|
|lpm_add_sub:71|altshift:result_ext_latency_ffs|
|lpm_add_sub:71|altshift:carry_ext_latency_ffs|
|lpm_add_sub:71|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:317|
|lpm_add_sub:317|addcore:adder|
|lpm_add_sub:317|altshift:result_ext_latency_ffs|
|lpm_add_sub:317|altshift:carry_ext_latency_ffs|
|lpm_add_sub:317|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:443|
|lpm_add_sub:443|addcore:adder|
|lpm_add_sub:443|altshift:result_ext_latency_ffs|
|lpm_add_sub:443|altshift:carry_ext_latency_ffs|
|lpm_add_sub:443|altshift:oflow_ext_latency_ffs|
|dec_7seg:msd|
|dec_7seg:lsd|


Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

***** Logic for device 'randtest08' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                                                                                         
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R       R R R R   R R R R R R R   R R R R R R R   R R R R R R R R  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E       E E E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S G G G S S S S V S S S S S S S G S S S S S S S V S S S S S S S S  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E N N N E E E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R D D D R R R R C R R R R R R R D R R R R R R R C R R R R R R R R  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V I I I V V V V I V V V V V V V I V V V V V V V I V V V V V V V V  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E N N N E E E E N E E E E E E E N E E E E E E E N E E E E E E E E  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D T T T D D D D T D D D D D D D T D D D D D D D T D D D D D D D D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
     msb_a |  6                                                                                                                         175 | RESERVED 
     msb_b |  7                                                                                                                         174 | RESERVED 
     msb_c |  8                                                                                                                         173 | RESERVED 
     msb_d |  9                                                                                                                         172 | RESERVED 
    GNDINT | 10                                                                                                                         171 | RESERVED 
     msb_e | 11                                                                                                                         170 | VCCINT 
     msb_f | 12                                                                                                                         169 | RESERVED 
     msb_g | 13                                                                                                                         168 | RESERVED 
    msb_dp | 14                                                                                                                         167 | RESERVED 
  RESERVED | 15                                                                                                                         166 | RESERVED 
    VCCINT | 16                                                                                                                         165 | GNDINT 
     lsb_a | 17                                                                                                                         164 | RESERVED 
     lsb_b | 18                                                                                                                         163 | RESERVED 
     lsb_c | 19                                                                                                                         162 | RESERVED 
     lsb_d | 20                                                                                                                         161 | RESERVED 
     lsb_e | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | RESERVED 
     lsb_f | 23                                                                                                                         158 | RESERVED 
     lsb_g | 24                                                                                                                         157 | RESERVED 
    lsb_dp | 25                                                                                                                         156 | RESERVED 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | flippy_out 
       pb1 | 28                                                                                                                         153 | RESERVED 
  RESERVED | 29                                                                                                                         152 | clkdiv_out 
  RESERVED | 30                                                                                                                         151 | RESERVED 
  RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | rbit 
  RESERVED | 33                                                                                                                         148 | RESERVED 
  RESERVED | 34                                                                                                                         147 | RESERVED 
  RESERVED | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
  RESERVED | 38                                                                                                                         143 | RESERVED 
  RESERVED | 39                                                                                                                         142 | RESERVED 
  RESERVED | 40                                                                                                                         141 | RESERVED 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | RESERVED 
  RESERVED | 43                                                                                                                         138 | RESERVED 
  RESERVED | 44                                                                                                                         137 | RESERVED 
  RESERVED | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | RESERVED 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | RESERVED 
  RESERVED | 50                                                                                                                         131 | RESERVED 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
  RESERVED | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | RESERVED 
  RESERVED | 55                                                                                                                         126 | RESERVED 
  RESERVED | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R R R R R R R V R R R R R R R G R R R V G c G G R R V R R R R R R R G R R R R R R R V R R R R R R R R  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E C N l N N E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                S S S S S S S S D S S S S S S S C S S S S S S S D S S S C D k D D S S C S S S S S S S D S S S S S S S C S S S S S S S S  
                E E E E E E E E I E E E E E E E I E E E E E E E I E E E I I   I I E E I E E E E E E E I E E E E E E E I E E E E E E E E  
                R R R R R R R R N R R R R R R R N R R R R R R R N R R R N N   N N R R N R R R R R R R N R R R R R R R N R R R R R R R R  
                V V V V V V V V T V V V V V V V T V V V V V V V T V V V T T   T T V V T V V V V V V V T V V V V V V V T V V V V V V V V  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E           E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                D D D D D D D D   D D D D D D D   D D D D D D D   D D D           D D   D D D D D D D   D D D D D D D   D D D D D D D D  
                                                                                                                                         
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A39      2/ 8( 25%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/26( 15%)   
A42      8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    0/2       4/26( 15%)   
B45      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/26( 15%)   
C27      6/ 8( 75%)   1/ 8( 12%)   5/ 8( 62%)    0/2    0/2       4/26( 15%)   
F27      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    1/2    1/2       9/26( 34%)   
F29      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    0/2    0/2       8/26( 30%)   
F31      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    0/2    0/2       8/26( 30%)   
F33      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       0/26(  0%)   
F34      8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    1/2    1/2      11/26( 42%)   
F36      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    1/2    1/2      12/26( 46%)   
F38      8/ 8(100%)   7/ 8( 87%)   8/ 8(100%)    1/2    1/2      11/26( 42%)   
F39      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    0/2    0/2       9/26( 34%)   
F40      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    1/2       4/26( 15%)   
F41      4/ 8( 50%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2       5/26( 19%)   
F46      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    0/2    0/2       9/26( 34%)   
F51      8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    1/2    0/2       4/26( 15%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 1/6      ( 16%)
Total I/O pins used:                            20/183    ( 10%)
Total logic cells used:                         95/3744   (  2%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 1.97/4    ( 49%)
Total fan-in:                                 188/14976   (  1%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                     19
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     95
Total flipflops required:                       30
Total packed registers required:                 0
Total logic cells in carry chains:              50
Total number of carry chains:                    2
Total number of carry chains of length  1-8 :    0
Total number of carry chains of length  9-16:    0
Total number of carry chains of length 17-24:    0
Total number of carry chains of length 25-32:    2
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:                1

Synthesized logic cells:                         1/3744   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   8   0   0   0   0   0   0   0   0   0   0     10/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0      1/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   6   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      6/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   8   0   8   0   1   8   0   8   0   8   8   1   4   0   0   0   0   8   0   0   0   0   8   0     78/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0  14   0   8   0   8   0   1   8   0   8   0   8  10   1   4   8   0   0   1   8   0   0   0   0   8   0     95/0  



Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
  28      -     -    D    --      INPUT                0    0    0   25  pb1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 152      -     -    E    --     OUTPUT                0    1    0    0  clkdiv_out
 154      -     -    E    --     OUTPUT                0    1    0    0  flippy_out
  17      -     -    B    --     OUTPUT                0    1    0    0  lsb_a
  18      -     -    B    --     OUTPUT                0    1    0    0  lsb_b
  19      -     -    C    --     OUTPUT                0    1    0    0  lsb_c
  20      -     -    C    --     OUTPUT                0    1    0    0  lsb_d
  25      -     -    D    --     OUTPUT                0    0    0    0  lsb_dp
  21      -     -    C    --     OUTPUT                0    1    0    0  lsb_e
  23      -     -    C    --     OUTPUT                0    1    0    0  lsb_f
  24      -     -    C    --     OUTPUT                0    1    0    0  lsb_g
   6      -     -    A    --     OUTPUT                0    1    0    0  msb_a
   7      -     -    A    --     OUTPUT                0    1    0    0  msb_b
   8      -     -    A    --     OUTPUT                0    1    0    0  msb_c
   9      -     -    A    --     OUTPUT                0    1    0    0  msb_d
  14      -     -    B    --     OUTPUT                0    0    0    0  msb_dp
  11      -     -    A    --     OUTPUT                0    1    0    0  msb_e
  12      -     -    B    --     OUTPUT                0    1    0    0  msb_f
  13      -     -    B    --     OUTPUT                0    1    0    0  msb_g
 149      -     -    E    --     OUTPUT                0    1    0    0  rbit


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      7     -    B    45        OR2        !       0    4    1    0  |dec_7seg:lsd|:543
   -      8     -    C    27        OR2        !       0    4    1    0  |dec_7seg:lsd|:591
   -      1     -    C    27        OR2        !       0    4    1    0  |dec_7seg:lsd|:639
   -      3     -    C    27        OR2        !       0    4    1    0  |dec_7seg:lsd|:687
   -      5     -    C    27        OR2        !       0    4    1    0  |dec_7seg:lsd|:735
   -      6     -    C    27        OR2        !       0    4    1    0  |dec_7seg:lsd|:783
   -      7     -    C    27        OR2        !       0    4    1    0  |dec_7seg:lsd|:833
   -      4     -    A    42        OR2        !       0    4    1    0  |dec_7seg:msd|:543
   -      3     -    A    39        OR2        !       0    4    1    0  |dec_7seg:msd|:591
   -      8     -    A    42        OR2        !       0    4    1    0  |dec_7seg:msd|:639
   -      6     -    A    42        OR2        !       0    4    1    0  |dec_7seg:msd|:687
   -      7     -    A    42        OR2        !       0    4    1    0  |dec_7seg:msd|:735
   -      1     -    A    39        OR2        !       0    4    1    0  |dec_7seg:msd|:783
   -      2     -    A    42        OR2        !       0    4    1    0  |dec_7seg:msd|:833
   -      1     -    F    33       SOFT    s           0    0    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_23~1
   -      2     -    F    27        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node1
   -      3     -    F    27        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node2
   -      4     -    F    27        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node3
   -      5     -    F    27        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node4
   -      6     -    F    27        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node5
   -      7     -    F    27        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node6
   -      8     -    F    27        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node7
   -      1     -    F    29        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node8
   -      2     -    F    29        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node9
   -      3     -    F    29        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node10
   -      4     -    F    29        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node11
   -      5     -    F    29        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node12
   -      6     -    F    29        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node13
   -      7     -    F    29        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node14
   -      8     -    F    29        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node15
   -      1     -    F    31        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node16
   -      2     -    F    31        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node17
   -      3     -    F    31        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node18
   -      4     -    F    31        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node19
   -      5     -    F    31        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node20
   -      6     -    F    31        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node21
   -      7     -    F    31        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node22
   -      8     -    F    31        OR2                0    1    0    1  |LPM_ADD_SUB:317|addcore:adder|result_node23
   -      1     -    F    40       DFFE                1    3    0    7  count24 (:22)
   -      8     -    F    38       DFFE                1    3    0    8  count23 (:23)
   -      7     -    F    38       DFFE                1    3    0    8  count22 (:24)
   -      6     -    F    38       DFFE                1    3    0    8  count21 (:25)
   -      5     -    F    38       DFFE                1    3    0    8  count20 (:26)
   -      4     -    F    38       DFFE                1    3    0    8  count19 (:27)
   -      3     -    F    38       DFFE                1    3    0    8  count18 (:28)
   -      2     -    F    38       DFFE                1    3    0    8  count17 (:29)
   -      1     -    F    38       DFFE                1    3    0    1  count16 (:30)
   -      8     -    F    36       DFFE                1    3    0    1  count15 (:31)
   -      7     -    F    36       DFFE                1    3    0    1  count14 (:32)
   -      6     -    F    36       DFFE                1    3    0    1  count13 (:33)
   -      5     -    F    36       DFFE                1    3    0    1  count12 (:34)
   -      4     -    F    36       DFFE                1    3    0    1  count11 (:35)
   -      3     -    F    36       DFFE                1    3    0    1  count10 (:36)
   -      2     -    F    36       DFFE                1    3    0    1  count9 (:37)
   -      1     -    F    36       DFFE                1    3    0    1  count8 (:38)
   -      8     -    F    34       DFFE                1    3    0    1  count7 (:39)
   -      7     -    F    34       DFFE                1    3    0    1  count6 (:40)
   -      6     -    F    34       DFFE                1    3    0    1  count5 (:41)
   -      5     -    F    34       DFFE                1    3    0    1  count4 (:42)
   -      4     -    F    34       DFFE                1    3    0    1  count3 (:43)
   -      3     -    F    34       DFFE                1    3    0    1  count2 (:44)
   -      2     -    F    34       DFFE                1    3    0    1  count1 (:45)
   -      1     -    F    27       DFFE                1    1    0    1  count0 (:46)
   -      5     -    A    42       DFFE   +            0    1    0    1  divcnt1 (:55)
   -      1     -    A    42       DFFE   +            0    0    0    2  divcnt0 (:56)
   -      3     -    A    42       DFFE   +            0    2    1   27  clkdiv (:57)
   -      7     -    F    51       DFFE                0    1    0    2  invbit (:58)
   -      6     -    F    51       DFFE                0    2    0    2  randbit_raw (:60)
   -      1     -    F    39        OR2        !       0    2    0    1  :510
   -      2     -    F    39        OR2        !       0    2    0    1  :516
   -      3     -    F    39        OR2        !       0    2    0    1  :522
   -      4     -    F    51        OR2        !       0    2    0    1  :528
   -      4     -    F    39        OR2        !       0    2    0    1  :534
   -      5     -    F    39        OR2        !       0    2    0    1  :540
   -      6     -    F    39        OR2        !       0    2    0    1  :546
   -      2     -    F    51        OR2        !       0    2    0    1  :552
   -      3     -    F    51        OR2        !       0    2    0    1  :558
   -      7     -    F    39        OR2        !       0    2    0    1  :564
   -      8     -    F    39        OR2        !       0    2    0    1  :570
   -      6     -    F    46        OR2        !       0    2    0    1  :576
   -      8     -    F    41        OR2        !       0    2    0    1  :582
   -      8     -    F    46        OR2        !       0    2    0    1  :588
   -      3     -    F    41        OR2        !       0    2    0    1  :594
   -      1     -    F    46        OR2        !       0    2    0    1  :600
   -      5     -    F    41        OR2        !       0    2    0    1  :606
   -      3     -    F    46        OR2        !       0    2    0    1  :612
   -      2     -    F    46        OR2        !       0    2    0    1  :618
   -      4     -    F    46        OR2        !       0    2    0    1  :624
   -      5     -    F    46        OR2        !       0    2    0    1  :630
   -      7     -    F    46        OR2        !       0    2    0    1  :636
   -      2     -    F    41        OR2        !       0    2    0    1  :642
   -      1     -    F    51       AND2        !       0    0    1    1  :760
   -      5     -    F    51        OR2         r      0    2    0   24  ~763~fit~out1
   -      8     -    F    51        OR2                0    2    1   23  :763
   -      1     -    F    27      CARRY                0    0    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_0
   -      2     -    F    27      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_1
   -      3     -    F    27      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_2
   -      4     -    F    27      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_3
   -      5     -    F    27      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_4
   -      6     -    F    27      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_5
   -      7     -    F    27      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_6
   -      8     -    F    27      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_7
   -      1     -    F    29      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_8
   -      2     -    F    29      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_9
   -      3     -    F    29      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_10
   -      4     -    F    29      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_11
   -      5     -    F    29      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_12
   -      6     -    F    29      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_13
   -      7     -    F    29      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_14
   -      8     -    F    29      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_15
   -      1     -    F    31      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_16
   -      2     -    F    31      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_17
   -      3     -    F    31      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_18
   -      4     -    F    31      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_19
   -      5     -    F    31      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_20
   -      6     -    F    31      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_21
   -      7     -    F    31      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_22
   -      8     -    F    31      CARRY                0    2    0    1  |LPM_ADD_SUB:317|addcore:adder|pcarry0_23
   -      1     -    F    34      CARRY                0    1    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_0
   -      2     -    F    34      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_1
   -      3     -    F    34      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_2
   -      4     -    F    34      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_3
   -      5     -    F    34      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_4
   -      6     -    F    34      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_5
   -      7     -    F    34      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_6
   -      8     -    F    34      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_7
   -      1     -    F    36      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_8
   -      2     -    F    36      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_9
   -      3     -    F    36      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_10
   -      4     -    F    36      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_11
   -      5     -    F    36      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_12
   -      6     -    F    36      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_13
   -      7     -    F    36      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_14
   -      8     -    F    36      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_15
   -      1     -    F    38      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_16
   -      2     -    F    38      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_17
   -      3     -    F    38      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_18
   -      4     -    F    38      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_19
   -      5     -    F    38      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_20
   -      6     -    F    38      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_21
   -      7     -    F    38      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_22
   -      8     -    F    38      CARRY                0    3    0    1  |LPM_ADD_SUB:443|addcore:adder|pcarry0_23


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/208(  0%)     0/104(  0%)     9/104(  8%)    0/16(  0%)      5/16( 31%)     0/16(  0%)
B:       0/208(  0%)     0/104(  0%)     8/104(  7%)    0/16(  0%)      5/16( 31%)     0/16(  0%)
C:       0/208(  0%)     0/104(  0%)     9/104(  8%)    0/16(  0%)      5/16( 31%)     0/16(  0%)
D:       1/208(  0%)     0/104(  0%)     0/104(  0%)    1/16(  6%)      1/16(  6%)     0/16(  0%)
E:       3/208(  1%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
F:       5/208(  2%)     0/104(  0%)    71/104( 68%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
G:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      7/24( 29%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

** CLOCK SIGNALS **

Type     Fan-out       Name
DFF         29         clkdiv
INPUT        3         clk


Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       25         pb1


Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

** CARRY CHAINS **

Type                    Member Length   Member Name: SUM, (CARRY)
UP/DOWN COUNTER               1         count0, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_0)
ARITHMETIC                    2         |LPM_ADD_SUB:317|addcore:adder|result_node1, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_1)
ARITHMETIC                    3         |LPM_ADD_SUB:317|addcore:adder|result_node2, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_2)
ARITHMETIC                    4         |LPM_ADD_SUB:317|addcore:adder|result_node3, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_3)
ARITHMETIC                    5         |LPM_ADD_SUB:317|addcore:adder|result_node4, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_4)
ARITHMETIC                    6         |LPM_ADD_SUB:317|addcore:adder|result_node5, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_5)
ARITHMETIC                    7         |LPM_ADD_SUB:317|addcore:adder|result_node6, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_6)
ARITHMETIC                    8         |LPM_ADD_SUB:317|addcore:adder|result_node7, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_7)
ARITHMETIC                    9         |LPM_ADD_SUB:317|addcore:adder|result_node8, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_8)
ARITHMETIC                   10         |LPM_ADD_SUB:317|addcore:adder|result_node9, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_9)
ARITHMETIC                   11         |LPM_ADD_SUB:317|addcore:adder|result_node10, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_10)
ARITHMETIC                   12         |LPM_ADD_SUB:317|addcore:adder|result_node11, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_11)
ARITHMETIC                   13         |LPM_ADD_SUB:317|addcore:adder|result_node12, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_12)
ARITHMETIC                   14         |LPM_ADD_SUB:317|addcore:adder|result_node13, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_13)
ARITHMETIC                   15         |LPM_ADD_SUB:317|addcore:adder|result_node14, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_14)
ARITHMETIC                   16         |LPM_ADD_SUB:317|addcore:adder|result_node15, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_15)
ARITHMETIC                   17         |LPM_ADD_SUB:317|addcore:adder|result_node16, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_16)
ARITHMETIC                   18         |LPM_ADD_SUB:317|addcore:adder|result_node17, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_17)
ARITHMETIC                   19         |LPM_ADD_SUB:317|addcore:adder|result_node18, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_18)
ARITHMETIC                   20         |LPM_ADD_SUB:317|addcore:adder|result_node19, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_19)
ARITHMETIC                   21         |LPM_ADD_SUB:317|addcore:adder|result_node20, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_20)
ARITHMETIC                   22         |LPM_ADD_SUB:317|addcore:adder|result_node21, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_21)
ARITHMETIC                   23         |LPM_ADD_SUB:317|addcore:adder|result_node22, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_22)
ARITHMETIC                   24         |LPM_ADD_SUB:317|addcore:adder|result_node23, (|LPM_ADD_SUB:317|addcore:adder|pcarry0_23)
NORMAL                       25         |LPM_ADD_SUB:317|addcore:adder|pcarry0_23~1

ARITHMETIC                    1                     (|LPM_ADD_SUB:443|addcore:adder|pcarry0_0)
UP/DOWN COUNTER               2         count1, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_1)
UP/DOWN COUNTER               3         count2, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_2)
UP/DOWN COUNTER               4         count3, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_3)
UP/DOWN COUNTER               5         count4, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_4)
UP/DOWN COUNTER               6         count5, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_5)
UP/DOWN COUNTER               7         count6, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_6)
UP/DOWN COUNTER               8         count7, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_7)
UP/DOWN COUNTER               9         count8, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_8)
UP/DOWN COUNTER              10         count9, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_9)
UP/DOWN COUNTER              11         count10, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_10)
UP/DOWN COUNTER              12         count11, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_11)
UP/DOWN COUNTER              13         count12, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_12)
UP/DOWN COUNTER              14         count13, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_13)
UP/DOWN COUNTER              15         count14, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_14)
UP/DOWN COUNTER              16         count15, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_15)
UP/DOWN COUNTER              17         count16, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_16)
UP/DOWN COUNTER              18         count17, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_17)
UP/DOWN COUNTER              19         count18, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_18)
UP/DOWN COUNTER              20         count19, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_19)
UP/DOWN COUNTER              21         count20, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_20)
UP/DOWN COUNTER              22         count21, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_21)
UP/DOWN COUNTER              23         count22, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_22)
UP/DOWN COUNTER              24         count23, (|LPM_ADD_SUB:443|addcore:adder|pcarry0_23)
NORMAL                       25         count24



Device-Specific Information:     e:\vhdldesigns\research\01rand\randtest08.rpt
randtest08

** EQUATIONS **

clk      : INPUT;
pb1      : INPUT;

-- Node name is ':57' = 'clkdiv' 
-- Equation name is 'clkdiv', location is LC3_A42, type is buried.
clkdiv   = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  clkdiv &  divcnt0
         #  clkdiv &  divcnt1
         # !clkdiv & !divcnt0 & !divcnt1;

-- Node name is 'clkdiv_out' 
-- Equation name is 'clkdiv_out', type is output 
clkdiv_out =  clkdiv;

-- Node name is ':46' = 'count0' 
-- Equation name is 'count0', location is LC1_F27, type is buried.
-- count0 is in Up/Down Counter Mode
count0   = DFFE(!count0,  clkdiv,  pb1,  VCC,  VCC);

-- Node name is ':45' = 'count1' 
-- Equation name is 'count1', location is LC2_F34, type is buried.
-- count1 is in Up/Down Counter Mode
-- synchronous load = !_LC2_F41
count1   = DFFE(( _EQ002 & !_LC2_F41 #  _LC2_F41),  clkdiv,  pb1,  VCC,  VCC);
  _EQ002 = !count1 & !_LC1_F34_CARRY & !_LC8_F51
         #  count1 &  _LC1_F34_CARRY & !_LC8_F51;

-- Node name is ':44' = 'count2' 
-- Equation name is 'count2', location is LC3_F34, type is buried.
-- count2 is in Up/Down Counter Mode
-- synchronous load = !_LC7_F46
count2   = DFFE(( _EQ003 & !_LC7_F46 #  _LC7_F46),  clkdiv,  pb1,  VCC,  VCC);
  _EQ003 = !count2 & !_LC2_F34_CARRY & !_LC8_F51
         #  count2 &  _LC2_F34_CARRY & !_LC8_F51;

-- Node name is ':43' = 'count3' 
-- Equation name is 'count3', location is LC4_F34, type is buried.
-- count3 is in Up/Down Counter Mode
-- synchronous load = !_LC5_F46
count3   = DFFE(( _EQ004 & !_LC5_F46 #  _LC5_F46),  clkdiv,  pb1,  VCC,  VCC);
  _EQ004 = !count3 & !_LC3_F34_CARRY & !_LC8_F51
         #  count3 &  _LC3_F34_CARRY & !_LC8_F51;

-- Node name is ':42' = 'count4' 
-- Equation name is 'count4', location is LC5_F34, type is buried.
-- count4 is in Up/Down Counter Mode
-- synchronous load = !_LC4_F46
count4   = DFFE(( _EQ005 & !_LC4_F46 #  _LC4_F46),  clkdiv,  pb1,  VCC,  VCC);
  _EQ005 = !count4 & !_LC4_F34_CARRY & !_LC8_F51
         #  count4 &  _LC4_F34_CARRY & !_LC8_F51;

-- Node name is ':41' = 'count5' 
-- Equation name is 'count5', location is LC6_F34, type is buried.
-- count5 is in Up/Down Counter Mode
-- synchronous load = !_LC2_F46
count5   = DFFE(( _EQ006 & !_LC2_F46 #  _LC2_F46),  clkdiv,  pb1,  VCC,  VCC);
  _EQ006 = !count5 & !_LC5_F34_CARRY & !_LC8_F51
         #  count5 &  _LC5_F34_CARRY & !_LC8_F51;

-- Node name is ':40' = 'count6' 
-- Equation name is 'count6', location is LC7_F34, type is buried.
-- count6 is in Up/Down Counter Mode
-- synchronous load = !_LC3_F46
count6   = DFFE(( _EQ007 & !_LC3_F46 #  _LC3_F46),  clkdiv,  pb1,  VCC,  VCC);
  _EQ007 = !count6 & !_LC6_F34_CARRY & !_LC8_F51
         #  count6 &  _LC6_F34_CARRY & !_LC8_F51;

-- Node name is ':39' = 'count7' 
-- Equation name is 'count7', location is LC8_F34, type is buried.
-- count7 is in Up/Down Counter Mode
-- synchronous load = !_LC5_F41
count7   = DFFE(( _EQ008 & !_LC5_F41 #  _LC5_F41),  clkdiv,  pb1,  VCC,  VCC);
  _EQ008 = !count7 & !_LC7_F34_CARRY & !_LC8_F51
         #  count7 &  _LC7_F34_CARRY & !_LC8_F51;

-- Node name is ':38' = 'count8' 
-- Equation name is 'count8', location is LC1_F36, type is buried.
-- count8 is in Up/Down Counter Mode
-- synchronous load = !_LC1_F46
count8   = DFFE(( _EQ009 & !_LC1_F46 #  _LC1_F46),  clkdiv,  pb1,  VCC,  VCC);
  _EQ009 = !count8 & !_LC8_F34_CARRY & !_LC8_F51
         #  count8 &  _LC8_F34_CARRY & !_LC8_F51;

-- Node name is ':37' = 'count9' 
-- Equation name is 'count9', location is LC2_F36, type is buried.
-- count9 is in Up/Down Counter Mode
-- synchronous load = !_LC3_F41
count9   = DFFE(( _EQ010 & !_LC3_F41 #  _LC3_F41),  clkdiv,  pb1,  VCC,  VCC);
  _EQ010 = !count9 & !_LC1_F36_CARRY & !_LC8_F51
         #  count9 &  _LC1_F36_CARRY & !_LC8_F51;

-- Node name is ':36' = 'count10' 
-- Equation name is 'count10', location is LC3_F36, type is buried.
-- count10 is in Up/Down Counter Mode
-- synchronous load = !_LC8_F46
count10  = DFFE(( _EQ011 & !_LC8_F46 #  _LC8_F46),  clkdiv,  pb1,  VCC,  VCC);
  _EQ011 = !count10 & !_LC2_F36_CARRY & !_LC8_F51
         #  count10 &  _LC2_F36_CARRY & !_LC8_F51;

-- Node name is ':35' = 'count11' 
-- Equation name is 'count11', location is LC4_F36, type is buried.
-- count11 is in Up/Down Counter Mode
-- synchronous load = !_LC8_F41
count11  = DFFE(( _EQ012 & !_LC8_F41 #  _LC8_F41),  clkdiv,  pb1,  VCC,  VCC);
  _EQ012 = !count11 & !_LC3_F36_CARRY & !_LC8_F51
         #  count11 &  _LC3_F36_CARRY & !_LC8_F51;

-- Node name is ':34' = 'count12' 
-- Equation name is 'count12', location is LC5_F36, type is buried.
-- count12 is in Up/Down Counter Mode
-- synchronous load = !_LC6_F46
count12  = DFFE(( _EQ013 & !_LC6_F46 #  _LC6_F46),  clkdiv,  pb1,  VCC,  VCC);
  _EQ013 = !count12 & !_LC4_F36_CARRY & !_LC5_F51
         #  count12 &  _LC4_F36_CARRY & !_LC5_F51;

-- Node name is ':33' = 'count13' 
-- Equation name is 'count13', location is LC6_F36, type is buried.
-- count13 is in Up/Down Counter Mode
-- synchronous load = !_LC8_F39
count13  = DFFE(( _EQ014 & !_LC8_F39 #  _LC8_F39),  clkdiv,  pb1,  VCC,  VCC);
  _EQ014 = !count13 & !_LC5_F36_CARRY & !_LC5_F51
         #  count13 &  _LC5_F36_CARRY & !_LC5_F51;

-- Node name is ':32' = 'count14' 
-- Equation name is 'count14', location is LC7_F36, type is buried.
-- count14 is in Up/Down Counter Mode
-- synchronous load = !_LC7_F39
count14  = DFFE(( _EQ015 & !_LC7_F39 #  _LC7_F39),  clkdiv,  pb1,  VCC,  VCC);
  _EQ015 = !count14 & !_LC5_F51 & !_LC6_F36_CARRY
         #  count14 & !_LC5_F51 &  _LC6_F36_CARRY;

-- Node name is ':31' = 'count15' 
-- Equation name is 'count15', location is LC8_F36, type is buried.
-- count15 is in Up/Down Counter Mode
-- synchronous load = !_LC3_F51
count15  = DFFE(( _EQ016 & !_LC3_F51 #  _LC3_F51),  clkdiv,  pb1,  VCC,  VCC);
  _EQ016 = !count15 & !_LC5_F51 & !_LC7_F36_CARRY
         #  count15 & !_LC5_F51 &  _LC7_F36_CARRY;

-- Node name is ':30' = 'count16' 
-- Equation name is 'count16', location is LC1_F38, type is buried.
-- count16 is in Up/Down Counter Mode
-- synchronous load = !_LC2_F51
count16  = DFFE(( _EQ017 & !_LC2_F51 #  _LC2_F51),  clkdiv,  pb1,  VCC,  VCC);
  _EQ017 = !count16 & !_LC5_F51 & !_LC8_F36_CARRY
         #  count16 & !_LC5_F51 &  _LC8_F36_CARRY;

-- Node name is ':29' = 'count17' 
-- Equation name is 'count17', location is LC2_F38, type is buried.
-- count17 is in Up/Down Counter Mode
-- synchronous load = !_LC6_F39
count17  = DFFE(( _EQ018 & !_LC6_F39 #  _LC6_F39),  clkdiv,  pb1,  VCC,  VCC);
  _EQ018 = !count17 & !_LC1_F38_CARRY & !_LC5_F51
         #  count17 &  _LC1_F38_CARRY & !_LC5_F51;

-- Node name is ':28' = 'count18' 
-- Equation name is 'count18', location is LC3_F38, type is buried.
-- count18 is in Up/Down Counter Mode
-- synchronous load = !_LC5_F39
count18  = DFFE(( _EQ019 & !_LC5_F39 #  _LC5_F39),  clkdiv,  pb1,  VCC,  VCC);
  _EQ019 = !count18 & !_LC2_F38_CARRY & !_LC5_F51
         #  count18 &  _LC2_F38_CARRY & !_LC5_F51;

-- Node name is ':27' = 'count19' 
-- Equation name is 'count19', location is LC4_F38, type is buried.
-- count19 is in Up/Down Counter Mode
-- synchronous load = !_LC4_F39
count19  = DFFE(( _EQ020 & !_LC4_F39 #  _LC4_F39),  clkdiv,  pb1,  VCC,  VCC);
  _EQ020 = !count19 & !_LC3_F38_CARRY & !_LC5_F51
         #  count19 &  _LC3_F38_CARRY & !_LC5_F51;

-- Node name is ':26' = 'count20' 
-- Equation name is 'count20', location is LC5_F38, type is buried.
-- count20 is in Up/Down Counter Mode
-- synchronous load = !_LC4_F51
count20  = DFFE(( _EQ021 & !_LC4_F51 #  _LC4_F51),  clkdiv,  pb1,  VCC,  VCC);
  _EQ021 = !count20 & !_LC4_F38_CARRY & !_LC5_F51
         #  count20 &  _LC4_F38_CARRY & !_LC5_F51;

-- Node name is ':25' = 'count21' 
-- Equation name is 'count21', location is LC6_F38, type is buried.
-- count21 is in Up/Down Counter Mode
-- synchronous load = !_LC3_F39
count21  = DFFE(( _EQ022 & !_LC3_F39 #  _LC3_F39),  clkdiv,  pb1,  VCC,  VCC);
  _EQ022 = !count21 & !_LC5_F38_CARRY & !_LC5_F51
         #  count21 &  _LC5_F38_CARRY & !_LC5_F51;

-- Node name is ':24' = 'count22' 
-- Equation name is 'count22', location is LC7_F38, type is buried.
-- count22 is in Up/Down Counter Mode
-- synchronous load = !_LC2_F39
count22  = DFFE(( _EQ023 & !_LC2_F39 #  _LC2_F39),  clkdiv,  pb1,  VCC,  VCC);
  _EQ023 = !count22 & !_LC5_F51 & !_LC6_F38_CARRY
         #  count22 & !_LC5_F51 &  _LC6_F38_CARRY;

-- Node name is ':23' = 'count23' 
-- Equation name is 'count23', location is LC8_F38, type is buried.
-- count23 is in Up/Down Counter Mode
-- synchronous load = !_LC1_F39
count23  = DFFE(( _EQ024 & !_LC1_F39 #  _LC1_F39),  clkdiv,  pb1,  VCC,  VCC);
  _EQ024 = !count23 & !_LC5_F51 & !_LC7_F38_CARRY
         #  count23 & !_LC5_F51 &  _LC7_F38_CARRY;

-- Node name is ':22' = 'count24' 
-- Equation name is 'count24', location is LC1_F40, type is buried.
count24  = DFFE( _EQ025,  clkdiv,  pb1,  VCC,  VCC);
  _EQ025 = !count24 & !_LC5_F51 & !_LC8_F38_CARRY
         #  count24 & !_LC5_F51 &  _LC8_F38_CARRY
         #  count24 & !_LC1_F33 &  _LC5_F51
         # !count24 &  _LC1_F33 &  _LC5_F51;

-- Node name is ':56' = 'divcnt0' 
-- Equation name is 'divcnt0', location is LC1_A42, type is buried.
divcnt0  = DFFE(!divcnt0, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is ':55' = 'divcnt1' 
-- Equation name is 'divcnt1', location is LC5_A42, type is buried.
divcnt1  = DFFE( _EQ026, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ026 =  divcnt0 & !divcnt1
         # !divcnt0 &  divcnt1;

-- Node name is 'flippy_out' 
-- Equation name is 'flippy_out', type is output 
flippy_out =  _LC1_F51;

-- Node name is ':58' = 'invbit' 
-- Equation name is 'invbit', location is LC7_F51, type is buried.
invbit   = DFFE(!invbit,  clkdiv,  VCC,  VCC,  VCC);

-- Node name is 'lsb_a' 
-- Equation name is 'lsb_a', type is output 
lsb_a    = !_LC7_B45;

-- Node name is 'lsb_b' 
-- Equation name is 'lsb_b', type is output 
lsb_b    = !_LC8_C27;

-- Node name is 'lsb_c' 
-- Equation name is 'lsb_c', type is output 
lsb_c    = !_LC1_C27;

-- Node name is 'lsb_d' 
-- Equation name is 'lsb_d', type is output 
lsb_d    = !_LC3_C27;

-- Node name is 'lsb_dp' 
-- Equation name is 'lsb_dp', type is output 
lsb_dp   =  GND;

-- Node name is 'lsb_e' 
-- Equation name is 'lsb_e', type is output 
lsb_e    = !_LC5_C27;

-- Node name is 'lsb_f' 
-- Equation name is 'lsb_f', type is output 
lsb_f    = !_LC6_C27;

-- Node name is 'lsb_g' 
-- Equation name is 'lsb_g', type is output 
lsb_g    = !_LC7_C27;

-- Node name is 'msb_a' 
-- Equation name is 'msb_a', type is output 
msb_a    = !_LC4_A42;

-- Node name is 'msb_b' 
-- Equation name is 'msb_b', type is output 
msb_b    = !_LC3_A39;

-- Node name is 'msb_c' 
-- Equation name is 'msb_c', type is output 
msb_c    = !_LC8_A42;

-- Node name is 'msb_d' 
-- Equation name is 'msb_d', type is output 
msb_d    = !_LC6_A42;

-- Node name is 'msb_dp' 
-- Equation name is 'msb_dp', type is output 
msb_dp   =  GND;

-- Node name is 'msb_e' 
-- Equation name is 'msb_e', type is output 
msb_e    = !_LC7_A42;

-- Node name is 'msb_f' 
-- Equation name is 'msb_f', type is output 
msb_f    = !_LC1_A39;

-- Node name is 'msb_g' 
-- Equation name is 'msb_g', type is output 
msb_g    = !_LC2_A42;

-- Node name is ':60' = 'randbit_raw' 
-- Equation name is 'randbit_raw', location is LC6_F51, type is buried.
randbit_raw = DFFE( _LC1_F51,  clkdiv,  VCC,  VCC,  VCC);

-- Node name is 'rbit' 
-- Equation name is 'rbit', type is output 
rbit     =  _LC8_F51;

-- Node name is '|dec_7seg:lsd|:543' 
-- Equation name is '_LC7_B45', type is buried 
!_LC7_B45 = _LC7_B45~NOT;
_LC7_B45~NOT = LCELL( _EQ027);
  _EQ027 =  count17 & !count18 &  count19 &  count20
         #  count17 &  count18 & !count19 &  count20
         # !count17 & !count18 &  count19 & !count20
         #  count17 & !count18 & !count19 & !count20;

-- Node name is '|dec_7seg:lsd|:591' 
-- Equation name is '_LC8_C27', type is buried 
!_LC8_C27 = _LC8_C27~NOT;
_LC8_C27~NOT = LCELL( _EQ028);
  _EQ028 =  count18 &  count19 &  count20
         #  count17 &  count18 &  count20
         # !count17 &  count19 &  count20
         # !count17 &  count18 &  count19
         #  count17 & !count18 &  count19 & !count20;

-- Node name is '|dec_7seg:lsd|:639' 
-- Equation name is '_LC1_C27', type is buried 
!_LC1_C27 = _LC1_C27~NOT;
_LC1_C27~NOT = LCELL( _EQ029);
  _EQ029 =  count18 &  count19 &  count20
         # !count17 &  count19 &  count20
         # !count17 &  count18 & !count19 & !count20;

-- Node name is '|dec_7seg:lsd|:687' 
-- Equation name is '_LC3_C27', type is buried 
!_LC3_C27 = _LC3_C27~NOT;
_LC3_C27~NOT = LCELL( _EQ030);
  _EQ030 =  count17 &  count18 &  count19
         # !count17 &  count18 & !count19 &  count20
         # !count17 & !count18 &  count19 & !count20
         #  count17 & !count18 & !count19 & !count20;

-- Node name is '|dec_7seg:lsd|:735' 
-- Equation name is '_LC5_C27', type is buried 
!_LC5_C27 = _LC5_C27~NOT;
_LC5_C27~NOT = LCELL( _EQ031);
  _EQ031 = !count18 &  count19 & !count20
         #  count17 & !count20
         #  count17 & !count18 & !count19;

-- Node name is '|dec_7seg:lsd|:783' 
-- Equation name is '_LC6_C27', type is buried 
!_LC6_C27 = _LC6_C27~NOT;
_LC6_C27~NOT = LCELL( _EQ032);
  _EQ032 =  count18 & !count19 & !count20
         #  count17 & !count19 & !count20
         #  count17 &  count18 & !count20
         #  count17 & !count18 &  count19 &  count20;

-- Node name is '|dec_7seg:lsd|:833' 
-- Equation name is '_LC7_C27', type is buried 
!_LC7_C27 = _LC7_C27~NOT;
_LC7_C27~NOT = LCELL( _EQ033);
  _EQ033 = !count18 & !count19 & !count20
         #  count17 &  count18 &  count19 & !count20
         # !count17 & !count18 &  count19 &  count20;

-- Node name is '|dec_7seg:msd|:543' 
-- Equation name is '_LC4_A42', type is buried 
!_LC4_A42 = _LC4_A42~NOT;
_LC4_A42~NOT = LCELL( _EQ034);
  _EQ034 =  count21 & !count22 &  count23 &  count24
         #  count21 &  count22 & !count23 &  count24
         # !count21 & !count22 &  count23 & !count24
         #  count21 & !count22 & !count23 & !count24;

-- Node name is '|dec_7seg:msd|:591' 
-- Equation name is '_LC3_A39', type is buried 
!_LC3_A39 = _LC3_A39~NOT;
_LC3_A39~NOT = LCELL( _EQ035);
  _EQ035 =  count22 &  count23 &  count24
         #  count21 &  count22 &  count24
         # !count21 &  count23 &  count24
         # !count21 &  count22 &  count23
         #  count21 & !count22 &  count23 & !count24;

-- Node name is '|dec_7seg:msd|:639' 
-- Equation name is '_LC8_A42', type is buried 
!_LC8_A42 = _LC8_A42~NOT;
_LC8_A42~NOT = LCELL( _EQ036);
  _EQ036 =  count22 &  count23 &  count24
         # !count21 &  count23 &  count24
         # !count21 &  count22 & !count23 & !count24;

-- Node name is '|dec_7seg:msd|:687' 
-- Equation name is '_LC6_A42', type is buried 
!_LC6_A42 = _LC6_A42~NOT;
_LC6_A42~NOT = LCELL( _EQ037);
  _EQ037 =  count21 &  count22 &  count23
         # !count21 &  count22 & !count23 &  count24
         # !count21 & !count22 &  count23 & !count24
         #  count21 & !count22 & !count23 & !count24;

-- Node name is '|dec_7seg:msd|:735' 
-- Equation name is '_LC7_A42', type is buried 
!_LC7_A42 = _LC7_A42~NOT;
_LC7_A42~NOT = LCELL( _EQ038);
  _EQ038 = !count22 &  count23 & !count24
         #  count21 & !count24
         #  count21 & !count22 & !count23;

-- Node name is '|dec_7seg:msd|:783' 
-- Equation name is '_LC1_A39', type is buried 
!_LC1_A39 = _LC1_A39~NOT;
_LC1_A39~NOT = LCELL( _EQ039);
  _EQ039 =  count22 & !count23 & !count24
         #  count21 & !count23 & !count24
         #  count21 &  count22 & !count24
         #  count21 & !count22 &  count23 &  count24;

-- Node name is '|dec_7seg:msd|:833' 
-- Equation name is '_LC2_A42', type is buried 
!_LC2_A42 = _LC2_A42~NOT;
_LC2_A42~NOT = LCELL( _EQ040);
  _EQ040 = !count22 & !count23 & !count24
         #  count21 &  count22 &  count23 & !count24
         # !count21 & !count22 &  count23 &  count24;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_0' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC1_F27_CARRY', type is buried 
-- |LPM_ADD_SUB:317|addcore:adder|pcarry0_0 is in Up/Down Counter Mode
_LC1_F27_CARRY = CARRY( count0);

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_1' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC2_F27_CARRY', type is buried 
_LC2_F27_CARRY = CARRY( _EQ041);
  _EQ041 =  count1 &  _LC1_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_2' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC3_F27_CARRY', type is buried 
_LC3_F27_CARRY = CARRY( _EQ042);
  _EQ042 =  count2 &  _LC2_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_3' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC4_F27_CARRY', type is buried 
_LC4_F27_CARRY = CARRY( _EQ043);
  _EQ043 =  count3 &  _LC3_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_4' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC5_F27_CARRY', type is buried 
_LC5_F27_CARRY = CARRY( _EQ044);
  _EQ044 =  count4 &  _LC4_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_5' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC6_F27_CARRY', type is buried 
_LC6_F27_CARRY = CARRY( _EQ045);
  _EQ045 =  count5 &  _LC5_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_6' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC7_F27_CARRY', type is buried 
_LC7_F27_CARRY = CARRY( _EQ046);
  _EQ046 =  count6 &  _LC6_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_7' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC8_F27_CARRY', type is buried 
_LC8_F27_CARRY = CARRY( _EQ047);
  _EQ047 =  count7 &  _LC7_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_8' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC1_F29_CARRY', type is buried 
_LC1_F29_CARRY = CARRY( _EQ048);
  _EQ048 =  count8 &  _LC8_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_9' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC2_F29_CARRY', type is buried 
_LC2_F29_CARRY = CARRY( _EQ049);
  _EQ049 =  count9 &  _LC1_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_10' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC3_F29_CARRY', type is buried 
_LC3_F29_CARRY = CARRY( _EQ050);
  _EQ050 =  count10 &  _LC2_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_11' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC4_F29_CARRY', type is buried 
_LC4_F29_CARRY = CARRY( _EQ051);
  _EQ051 =  count11 &  _LC3_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_12' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC5_F29_CARRY', type is buried 
_LC5_F29_CARRY = CARRY( _EQ052);
  _EQ052 =  count12 &  _LC4_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_13' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC6_F29_CARRY', type is buried 
_LC6_F29_CARRY = CARRY( _EQ053);
  _EQ053 =  count13 &  _LC5_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_14' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC7_F29_CARRY', type is buried 
_LC7_F29_CARRY = CARRY( _EQ054);
  _EQ054 =  count14 &  _LC6_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_15' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC8_F29_CARRY', type is buried 
_LC8_F29_CARRY = CARRY( _EQ055);
  _EQ055 =  count15 &  _LC7_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_16' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC1_F31_CARRY', type is buried 
_LC1_F31_CARRY = CARRY( _EQ056);
  _EQ056 =  count16 &  _LC8_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_17' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC2_F31_CARRY', type is buried 
_LC2_F31_CARRY = CARRY( _EQ057);
  _EQ057 =  count17 &  _LC1_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_18' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC3_F31_CARRY', type is buried 
_LC3_F31_CARRY = CARRY( _EQ058);
  _EQ058 =  count18 &  _LC2_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_19' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC4_F31_CARRY', type is buried 
_LC4_F31_CARRY = CARRY( _EQ059);
  _EQ059 =  count19 &  _LC3_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_20' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC5_F31_CARRY', type is buried 
_LC5_F31_CARRY = CARRY( _EQ060);
  _EQ060 =  count20 &  _LC4_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_21' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC6_F31_CARRY', type is buried 
_LC6_F31_CARRY = CARRY( _EQ061);
  _EQ061 =  count21 &  _LC5_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_22' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC7_F31_CARRY', type is buried 
_LC7_F31_CARRY = CARRY( _EQ062);
  _EQ062 =  count22 &  _LC6_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_23~1' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC1_F33', type is buried 
-- synthesized logic cell 
_LC1_F33 = LCELL( _LC8_F31_CARRY);

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|pcarry0_23' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC8_F31_CARRY', type is buried 
_LC8_F31_CARRY = CARRY( _EQ063);
  _EQ063 =  count23 &  _LC7_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node1' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC2_F27', type is buried 
_LC2_F27 = LCELL( _EQ064);
  _EQ064 =  count1 & !_LC1_F27_CARRY
         # !count1 &  _LC1_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node2' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC3_F27', type is buried 
_LC3_F27 = LCELL( _EQ065);
  _EQ065 =  count2 & !_LC2_F27_CARRY
         # !count2 &  _LC2_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node3' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC4_F27', type is buried 
_LC4_F27 = LCELL( _EQ066);
  _EQ066 =  count3 & !_LC3_F27_CARRY
         # !count3 &  _LC3_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node4' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC5_F27', type is buried 
_LC5_F27 = LCELL( _EQ067);
  _EQ067 =  count4 & !_LC4_F27_CARRY
         # !count4 &  _LC4_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node5' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC6_F27', type is buried 
_LC6_F27 = LCELL( _EQ068);
  _EQ068 =  count5 & !_LC5_F27_CARRY
         # !count5 &  _LC5_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node6' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC7_F27', type is buried 
_LC7_F27 = LCELL( _EQ069);
  _EQ069 =  count6 & !_LC6_F27_CARRY
         # !count6 &  _LC6_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node7' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC8_F27', type is buried 
_LC8_F27 = LCELL( _EQ070);
  _EQ070 =  count7 & !_LC7_F27_CARRY
         # !count7 &  _LC7_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node8' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC1_F29', type is buried 
_LC1_F29 = LCELL( _EQ071);
  _EQ071 =  count8 & !_LC8_F27_CARRY
         # !count8 &  _LC8_F27_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node9' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC2_F29', type is buried 
_LC2_F29 = LCELL( _EQ072);
  _EQ072 =  count9 & !_LC1_F29_CARRY
         # !count9 &  _LC1_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node10' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC3_F29', type is buried 
_LC3_F29 = LCELL( _EQ073);
  _EQ073 =  count10 & !_LC2_F29_CARRY
         # !count10 &  _LC2_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node11' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC4_F29', type is buried 
_LC4_F29 = LCELL( _EQ074);
  _EQ074 =  count11 & !_LC3_F29_CARRY
         # !count11 &  _LC3_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node12' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC5_F29', type is buried 
_LC5_F29 = LCELL( _EQ075);
  _EQ075 =  count12 & !_LC4_F29_CARRY
         # !count12 &  _LC4_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node13' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC6_F29', type is buried 
_LC6_F29 = LCELL( _EQ076);
  _EQ076 =  count13 & !_LC5_F29_CARRY
         # !count13 &  _LC5_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node14' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC7_F29', type is buried 
_LC7_F29 = LCELL( _EQ077);
  _EQ077 =  count14 & !_LC6_F29_CARRY
         # !count14 &  _LC6_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node15' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC8_F29', type is buried 
_LC8_F29 = LCELL( _EQ078);
  _EQ078 =  count15 & !_LC7_F29_CARRY
         # !count15 &  _LC7_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node16' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC1_F31', type is buried 
_LC1_F31 = LCELL( _EQ079);
  _EQ079 =  count16 & !_LC8_F29_CARRY
         # !count16 &  _LC8_F29_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node17' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC2_F31', type is buried 
_LC2_F31 = LCELL( _EQ080);
  _EQ080 =  count17 & !_LC1_F31_CARRY
         # !count17 &  _LC1_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node18' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC3_F31', type is buried 
_LC3_F31 = LCELL( _EQ081);
  _EQ081 =  count18 & !_LC2_F31_CARRY
         # !count18 &  _LC2_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node19' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC4_F31', type is buried 
_LC4_F31 = LCELL( _EQ082);
  _EQ082 =  count19 & !_LC3_F31_CARRY
         # !count19 &  _LC3_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node20' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC5_F31', type is buried 
_LC5_F31 = LCELL( _EQ083);
  _EQ083 =  count20 & !_LC4_F31_CARRY
         # !count20 &  _LC4_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node21' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC6_F31', type is buried 
_LC6_F31 = LCELL( _EQ084);
  _EQ084 =  count21 & !_LC5_F31_CARRY
         # !count21 &  _LC5_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node22' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC7_F31', type is buried 
_LC7_F31 = LCELL( _EQ085);
  _EQ085 =  count22 & !_LC6_F31_CARRY
         # !count22 &  _LC6_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:317|addcore:adder|result_node23' from file "addcore.tdf" line 231, column 46
-- Equation name is '_LC8_F31', type is buried 
_LC8_F31 = LCELL( _EQ086);
  _EQ086 =  count23 & !_LC7_F31_CARRY
         # !count23 &  _LC7_F31_CARRY;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_0' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC1_F34_CARRY', type is buried 
_LC1_F34_CARRY = CARRY( count0);

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_1' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC2_F34_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_1 is in Up/Down Counter Mode
_LC2_F34_CARRY = CARRY( _EQ087);
  _EQ087 =  _LC1_F34_CARRY
         #  count1;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_2' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC3_F34_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_2 is in Up/Down Counter Mode
_LC3_F34_CARRY = CARRY( _EQ088);
  _EQ088 =  _LC2_F34_CARRY
         #  count2;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_3' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC4_F34_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_3 is in Up/Down Counter Mode
_LC4_F34_CARRY = CARRY( _EQ089);
  _EQ089 =  _LC3_F34_CARRY
         #  count3;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_4' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC5_F34_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_4 is in Up/Down Counter Mode
_LC5_F34_CARRY = CARRY( _EQ090);
  _EQ090 =  _LC4_F34_CARRY
         #  count4;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_5' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC6_F34_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_5 is in Up/Down Counter Mode
_LC6_F34_CARRY = CARRY( _EQ091);
  _EQ091 =  _LC5_F34_CARRY
         #  count5;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_6' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC7_F34_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_6 is in Up/Down Counter Mode
_LC7_F34_CARRY = CARRY( _EQ092);
  _EQ092 =  _LC6_F34_CARRY
         #  count6;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_7' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC8_F34_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_7 is in Up/Down Counter Mode
_LC8_F34_CARRY = CARRY( _EQ093);
  _EQ093 =  _LC7_F34_CARRY
         #  count7;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_8' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC1_F36_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_8 is in Up/Down Counter Mode
_LC1_F36_CARRY = CARRY( _EQ094);
  _EQ094 =  _LC8_F34_CARRY
         #  count8;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_9' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC2_F36_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_9 is in Up/Down Counter Mode
_LC2_F36_CARRY = CARRY( _EQ095);
  _EQ095 =  _LC1_F36_CARRY
         #  count9;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_10' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC3_F36_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_10 is in Up/Down Counter Mode
_LC3_F36_CARRY = CARRY( _EQ096);
  _EQ096 =  _LC2_F36_CARRY
         #  count10;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_11' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC4_F36_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_11 is in Up/Down Counter Mode
_LC4_F36_CARRY = CARRY( _EQ097);
  _EQ097 =  _LC3_F36_CARRY
         #  count11;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_12' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC5_F36_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_12 is in Up/Down Counter Mode
_LC5_F36_CARRY = CARRY( _EQ098);
  _EQ098 =  _LC4_F36_CARRY
         #  count12;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_13' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC6_F36_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_13 is in Up/Down Counter Mode
_LC6_F36_CARRY = CARRY( _EQ099);
  _EQ099 =  _LC5_F36_CARRY
         #  count13;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_14' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC7_F36_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_14 is in Up/Down Counter Mode
_LC7_F36_CARRY = CARRY( _EQ100);
  _EQ100 =  _LC6_F36_CARRY
         #  count14;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_15' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC8_F36_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_15 is in Up/Down Counter Mode
_LC8_F36_CARRY = CARRY( _EQ101);
  _EQ101 =  _LC7_F36_CARRY
         #  count15;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_16' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC1_F38_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_16 is in Up/Down Counter Mode
_LC1_F38_CARRY = CARRY( _EQ102);
  _EQ102 =  _LC8_F36_CARRY
         #  count16;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_17' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC2_F38_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_17 is in Up/Down Counter Mode
_LC2_F38_CARRY = CARRY( _EQ103);
  _EQ103 =  count17
         #  _LC1_F38_CARRY;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_18' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC3_F38_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_18 is in Up/Down Counter Mode
_LC3_F38_CARRY = CARRY( _EQ104);
  _EQ104 =  count18
         #  _LC2_F38_CARRY;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_19' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC4_F38_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_19 is in Up/Down Counter Mode
_LC4_F38_CARRY = CARRY( _EQ105);
  _EQ105 =  count19
         #  _LC3_F38_CARRY;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_20' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC5_F38_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_20 is in Up/Down Counter Mode
_LC5_F38_CARRY = CARRY( _EQ106);
  _EQ106 =  count20
         #  _LC4_F38_CARRY;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_21' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC6_F38_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_21 is in Up/Down Counter Mode
_LC6_F38_CARRY = CARRY( _EQ107);
  _EQ107 =  count21
         #  _LC5_F38_CARRY;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_22' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC7_F38_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_22 is in Up/Down Counter Mode
_LC7_F38_CARRY = CARRY( _EQ108);
  _EQ108 =  count22
         #  _LC6_F38_CARRY;

-- Node name is '|LPM_ADD_SUB:443|addcore:adder|pcarry0_23' from file "addcore.tdf" line 100, column 13
-- Equation name is '_LC8_F38_CARRY', type is buried 
-- |LPM_ADD_SUB:443|addcore:adder|pcarry0_23 is in Up/Down Counter Mode
_LC8_F38_CARRY = CARRY( _EQ109);
  _EQ109 =  count23
         #  _LC7_F38_CARRY;

-- Node name is ':510' 
-- Equation name is '_LC1_F39', type is buried 
!_LC1_F39 = _LC1_F39~NOT;
_LC1_F39~NOT = LCELL( _EQ110);
  _EQ110 = !_LC8_F31
         # !_LC5_F51;

-- Node name is ':516' 
-- Equation name is '_LC2_F39', type is buried 
!_LC2_F39 = _LC2_F39~NOT;
_LC2_F39~NOT = LCELL( _EQ111);
  _EQ111 = !_LC7_F31
         # !_LC5_F51;

-- Node name is ':522' 
-- Equation name is '_LC3_F39', type is buried 
!_LC3_F39 = _LC3_F39~NOT;
_LC3_F39~NOT = LCELL( _EQ112);
  _EQ112 = !_LC6_F31
         # !_LC5_F51;

-- Node name is ':528' 
-- Equation name is '_LC4_F51', type is buried 
!_LC4_F51 = _LC4_F51~NOT;
_LC4_F51~NOT = LCELL( _EQ113);
  _EQ113 = !_LC5_F31
         # !_LC5_F51;

-- Node name is ':534' 
-- Equation name is '_LC4_F39', type is buried 
!_LC4_F39 = _LC4_F39~NOT;
_LC4_F39~NOT = LCELL( _EQ114);
  _EQ114 = !_LC4_F31
         # !_LC5_F51;

-- Node name is ':540' 
-- Equation name is '_LC5_F39', type is buried 
!_LC5_F39 = _LC5_F39~NOT;
_LC5_F39~NOT = LCELL( _EQ115);
  _EQ115 = !_LC3_F31
         # !_LC5_F51;

-- Node name is ':546' 
-- Equation name is '_LC6_F39', type is buried 
!_LC6_F39 = _LC6_F39~NOT;
_LC6_F39~NOT = LCELL( _EQ116);
  _EQ116 = !_LC2_F31
         # !_LC5_F51;

-- Node name is ':552' 
-- Equation name is '_LC2_F51', type is buried 
!_LC2_F51 = _LC2_F51~NOT;
_LC2_F51~NOT = LCELL( _EQ117);
  _EQ117 = !_LC1_F31
         # !_LC5_F51;

-- Node name is ':558' 
-- Equation name is '_LC3_F51', type is buried 
!_LC3_F51 = _LC3_F51~NOT;
_LC3_F51~NOT = LCELL( _EQ118);
  _EQ118 = !_LC8_F29
         # !_LC5_F51;

-- Node name is ':564' 
-- Equation name is '_LC7_F39', type is buried 
!_LC7_F39 = _LC7_F39~NOT;
_LC7_F39~NOT = LCELL( _EQ119);
  _EQ119 = !_LC7_F29
         # !_LC5_F51;

-- Node name is ':570' 
-- Equation name is '_LC8_F39', type is buried 
!_LC8_F39 = _LC8_F39~NOT;
_LC8_F39~NOT = LCELL( _EQ120);
  _EQ120 = !_LC6_F29
         # !_LC5_F51;

-- Node name is ':576' 
-- Equation name is '_LC6_F46', type is buried 
!_LC6_F46 = _LC6_F46~NOT;
_LC6_F46~NOT = LCELL( _EQ121);
  _EQ121 = !_LC5_F29
         # !_LC8_F51;

-- Node name is ':582' 
-- Equation name is '_LC8_F41', type is buried 
!_LC8_F41 = _LC8_F41~NOT;
_LC8_F41~NOT = LCELL( _EQ122);
  _EQ122 = !_LC4_F29
         # !_LC8_F51;

-- Node name is ':588' 
-- Equation name is '_LC8_F46', type is buried 
!_LC8_F46 = _LC8_F46~NOT;
_LC8_F46~NOT = LCELL( _EQ123);
  _EQ123 = !_LC3_F29
         # !_LC8_F51;

-- Node name is ':594' 
-- Equation name is '_LC3_F41', type is buried 
!_LC3_F41 = _LC3_F41~NOT;
_LC3_F41~NOT = LCELL( _EQ124);
  _EQ124 = !_LC2_F29
         # !_LC8_F51;

-- Node name is ':600' 
-- Equation name is '_LC1_F46', type is buried 
!_LC1_F46 = _LC1_F46~NOT;
_LC1_F46~NOT = LCELL( _EQ125);
  _EQ125 = !_LC1_F29
         # !_LC8_F51;

-- Node name is ':606' 
-- Equation name is '_LC5_F41', type is buried 
!_LC5_F41 = _LC5_F41~NOT;
_LC5_F41~NOT = LCELL( _EQ126);
  _EQ126 = !_LC8_F27
         # !_LC8_F51;

-- Node name is ':612' 
-- Equation name is '_LC3_F46', type is buried 
!_LC3_F46 = _LC3_F46~NOT;
_LC3_F46~NOT = LCELL( _EQ127);
  _EQ127 = !_LC7_F27
         # !_LC8_F51;

-- Node name is ':618' 
-- Equation name is '_LC2_F46', type is buried 
!_LC2_F46 = _LC2_F46~NOT;
_LC2_F46~NOT = LCELL( _EQ128);
  _EQ128 = !_LC6_F27
         # !_LC8_F51;

-- Node name is ':624' 
-- Equation name is '_LC4_F46', type is buried 
!_LC4_F46 = _LC4_F46~NOT;
_LC4_F46~NOT = LCELL( _EQ129);
  _EQ129 = !_LC5_F27
         # !_LC8_F51;

-- Node name is ':630' 
-- Equation name is '_LC5_F46', type is buried 
!_LC5_F46 = _LC5_F46~NOT;
_LC5_F46~NOT = LCELL( _EQ130);
  _EQ130 = !_LC4_F27
         # !_LC8_F51;

-- Node name is ':636' 
-- Equation name is '_LC7_F46', type is buried 
!_LC7_F46 = _LC7_F46~NOT;
_LC7_F46~NOT = LCELL( _EQ131);
  _EQ131 = !_LC3_F27
         # !_LC8_F51;

-- Node name is ':642' 
-- Equation name is '_LC2_F41', type is buried 
!_LC2_F41 = _LC2_F41~NOT;
_LC2_F41~NOT = LCELL( _EQ132);
  _EQ132 = !_LC2_F27
         # !_LC8_F51;

-- Node name is ':760' 
-- Equation name is '_LC1_F51', type is buried 
!_LC1_F51 = _LC1_F51~NOT;
_LC1_F51~NOT = LCELL( _LC1_F51);

-- Node name is '~763~fit~out1' 
-- Equation name is '~763~fit~out1', location is LC5_F51, type is buried.
_LC5_F51 = LCELL( _EQ133);
  _EQ133 =  invbit & !randbit_raw
         # !invbit &  randbit_raw;

-- Node name is ':763' 
-- Equation name is '_LC8_F51', type is buried 
_LC8_F51 = LCELL( _EQ133);



Project Information              e:\vhdldesigns\research\01rand\randtest08.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = WYSIWYG

      Logic option settings in 'WYSIWYG' style for 'FLEX10K' family

      CARRY_CHAIN                         = manual
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = manual
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = off
      DUPLICATE_LOGIC_EXTRACTION          = off
      MINIMIZATION                        = part
      MULTI_LEVEL_FACTORING               = off
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = off
      REFACTORIZATION                     = off
      REGISTER_OPTIMIZATION               = off
      RESYNTHESIZE_NETWORK                = off
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = off
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:12
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:16


Memory Allocated
-----------------

Peak memory allocated during compilation  = 39,819K
