Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/53-openroad-rcx/nom/tiny_tonegen.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000447    0.545360 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.019355    0.236171    0.786549    1.331908 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.236171    0.000407    1.332315 v _144_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007944    0.376406    0.277200    1.609515 ^ _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.376406    0.000190    1.609706 ^ _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011138    0.240095    0.227457    1.837162 v _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.240095    0.000329    1.837492 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.837492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000447    0.545360 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645360   clock uncertainty
                                  0.000000    0.645360   clock reconvergence pessimism
                                  0.106683    0.752043   library hold time
                                              0.752043   data required time
---------------------------------------------------------------------------------------------
                                              0.752043   data required time
                                             -1.837492   data arrival time
---------------------------------------------------------------------------------------------
                                              1.085449   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000159    0.545072 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.024338    0.279695    0.816869    1.361941 v _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.279696    0.000433    1.362374 v _142_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.008593    0.340438    0.342608    1.704982 ^ _142_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.340438    0.000202    1.705184 ^ _143_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003924    0.158764    0.150372    1.855556 v _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.158764    0.000074    1.855631 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.855631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000159    0.545072 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645072   clock uncertainty
                                  0.000000    0.645072   clock reconvergence pessimism
                                  0.123467    0.768539   library hold time
                                              0.768539   data required time
---------------------------------------------------------------------------------------------
                                              0.768539   data required time
                                             -1.855631   data arrival time
---------------------------------------------------------------------------------------------
                                              1.087092   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000256    0.545169 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.032877    0.355449    0.868710    1.413879 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.355452    0.000800    1.414679 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007240    0.318241    0.269373    1.684052 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _075_ (net)
                      0.318241    0.000098    1.684150 ^ _140_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005870    0.205512    0.214377    1.898527 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.205512    0.000080    1.898607 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.898607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000256    0.545169 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645169   clock uncertainty
                                  0.000000    0.645169   clock reconvergence pessimism
                                  0.113820    0.758989   library hold time
                                              0.758989   data required time
---------------------------------------------------------------------------------------------
                                              0.758989   data required time
                                             -1.898607   data arrival time
---------------------------------------------------------------------------------------------
                                              1.139618   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000392    0.545304 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.043382    0.451471    0.931578    1.476882 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.451472    0.000540    1.477422 v _136_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005564    0.285559    0.327102    1.804524 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _073_ (net)
                      0.285559    0.000061    1.804585 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005297    0.175783    0.157635    1.962219 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.175783    0.000111    1.962331 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.962331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000392    0.545304 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645304   clock uncertainty
                                  0.000000    0.645304   clock reconvergence pessimism
                                  0.119955    0.765259   library hold time
                                              0.765259   data required time
---------------------------------------------------------------------------------------------
                                              0.765259   data required time
                                             -1.962331   data arrival time
---------------------------------------------------------------------------------------------
                                              1.197071   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000425    0.545337 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.046823    0.807789    1.278391    1.823728 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.807789    0.000680    1.824408 ^ _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004624    0.198549    0.136932    1.961340 v _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.198549    0.000097    1.961437 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.961437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000425    0.545337 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645337   clock uncertainty
                                  0.000000    0.645337   clock reconvergence pessimism
                                  0.115257    0.760594   library hold time
                                              0.760594   data required time
---------------------------------------------------------------------------------------------
                                              0.760594   data required time
                                             -1.961437   data arrival time
---------------------------------------------------------------------------------------------
                                              1.200843   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000734    0.312903 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230329    0.543233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000381    0.543613 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.009923    0.247272    0.929505    1.473118 ^ _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.247272    0.000216    1.473334 ^ _132_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.030079    0.307487    0.255152    1.728487 v _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _070_ (net)
                      0.307488    0.000553    1.729039 v _133_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.011677    0.361990    0.306123    2.035162 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.361990    0.000282    2.035444 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004879    0.172720    0.131091    2.166534 v _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.172720    0.000060    2.166594 v _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004206    0.114448    0.275502    2.442096 v _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.114448    0.000048    2.442144 v _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.442144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000734    0.312903 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230329    0.543233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000312    0.543544 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643544   clock uncertainty
                                  0.000000    0.643544   clock reconvergence pessimism
                                  0.132152    0.775697   library hold time
                                              0.775697   data required time
---------------------------------------------------------------------------------------------
                                              0.775697   data required time
                                             -2.442144   data arrival time
---------------------------------------------------------------------------------------------
                                              1.666448   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389590    0.001521    5.113747 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000447    0.545360 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645360   clock uncertainty
                                  0.000000    0.645360   clock reconvergence pessimism
                                  0.366575    1.011935   library removal time
                                              1.011935   data required time
---------------------------------------------------------------------------------------------
                                              1.011935   data required time
                                             -5.113747   data arrival time
---------------------------------------------------------------------------------------------
                                              4.101812   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389587    0.001250    5.113476 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000734    0.312903 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230329    0.543233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000312    0.543544 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643544   clock uncertainty
                                  0.000000    0.643544   clock reconvergence pessimism
                                  0.366174    1.009719   library removal time
                                              1.009719   data required time
---------------------------------------------------------------------------------------------
                                              1.009719   data required time
                                             -5.113476   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103756   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389590    0.001567    5.113792 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113792   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000734    0.312903 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230329    0.543233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000381    0.543613 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643614   clock uncertainty
                                  0.000000    0.643614   clock reconvergence pessimism
                                  0.366175    1.009788   library removal time
                                              1.009788   data required time
---------------------------------------------------------------------------------------------
                                              1.009788   data required time
                                             -5.113792   data arrival time
---------------------------------------------------------------------------------------------
                                              4.104004   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389597    0.002035    5.114261 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.114261   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000734    0.312903 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230329    0.543233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000529    0.543762 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643762   clock uncertainty
                                  0.000000    0.643762   clock reconvergence pessimism
                                  0.366175    1.009937   library removal time
                                              1.009937   data required time
---------------------------------------------------------------------------------------------
                                              1.009937   data required time
                                             -5.114261   data arrival time
---------------------------------------------------------------------------------------------
                                              4.104323   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389601    0.002216    5.114442 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.114442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000734    0.312903 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230329    0.543233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000525    0.543758 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.643758   clock uncertainty
                                  0.000000    0.643758   clock reconvergence pessimism
                                  0.366176    1.009933   library removal time
                                              1.009933   data required time
---------------------------------------------------------------------------------------------
                                              1.009933   data required time
                                             -5.114442   data arrival time
---------------------------------------------------------------------------------------------
                                              4.104509   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385028    0.001220    5.605423 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.605423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000159    0.545072 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645072   clock uncertainty
                                  0.000000    0.645072   clock reconvergence pessimism
                                  0.366201    1.011273   library removal time
                                              1.011273   data required time
---------------------------------------------------------------------------------------------
                                              1.011273   data required time
                                             -5.605423   data arrival time
---------------------------------------------------------------------------------------------
                                              4.594150   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385045    0.001827    5.606030 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000425    0.545337 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645337   clock uncertainty
                                  0.000000    0.645337   clock reconvergence pessimism
                                  0.366203    1.011540   library removal time
                                              1.011540   data required time
---------------------------------------------------------------------------------------------
                                              1.011540   data required time
                                             -5.606030   data arrival time
---------------------------------------------------------------------------------------------
                                              4.594490   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385067    0.002515    5.606718 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000392    0.545304 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645304   clock uncertainty
                                  0.000000    0.645304   clock reconvergence pessimism
                                  0.366204    1.011509   library removal time
                                              1.011509   data required time
---------------------------------------------------------------------------------------------
                                              1.011509   data required time
                                             -5.606718   data arrival time
---------------------------------------------------------------------------------------------
                                              4.595209   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385064    0.002432    5.606635 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024816    0.134942    0.062052    0.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000    0.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250117    0.312169 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373    0.312541 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232371    0.544913 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000256    0.545169 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645169   clock uncertainty
                                  0.000000    0.645169   clock reconvergence pessimism
                                  0.366204    1.011373   library removal time
                                              1.011373   data required time
---------------------------------------------------------------------------------------------
                                              1.011373   data required time
                                             -5.606635   data arrival time
---------------------------------------------------------------------------------------------
                                              4.595262   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000592    4.739546 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011138    0.456125    0.374093    5.113638 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.456125    0.000330    5.113968 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113968   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000446   20.545361 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445360   clock uncertainty
                                  0.000000   20.445360   clock reconvergence pessimism
                                 -0.362340   20.083021   library setup time
                                             20.083021   data required time
---------------------------------------------------------------------------------------------
                                             20.083021   data required time
                                             -5.113968   data arrival time
---------------------------------------------------------------------------------------------
                                             14.969052   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000639    4.739594 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005870    0.478243    0.360334    5.099928 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.478243    0.000080    5.100008 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.100008   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000256   20.545170 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445169   clock uncertainty
                                  0.000000   20.445169   clock reconvergence pessimism
                                 -0.365770   20.079399   library setup time
                                             20.079399   data required time
---------------------------------------------------------------------------------------------
                                             20.079399   data required time
                                             -5.100008   data arrival time
---------------------------------------------------------------------------------------------
                                             14.979392   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385064    0.002432    5.606635 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606635   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000256   20.545170 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445169   clock uncertainty
                                  0.000000   20.445169   clock reconvergence pessimism
                                  0.201176   20.646345   library recovery time
                                             20.646345   data required time
---------------------------------------------------------------------------------------------
                                             20.646345   data required time
                                             -5.606635   data arrival time
---------------------------------------------------------------------------------------------
                                             15.039710   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385067    0.002515    5.606718 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606718   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000391   20.545305 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445305   clock uncertainty
                                  0.000000   20.445305   clock reconvergence pessimism
                                  0.201176   20.646481   library recovery time
                                             20.646481   data required time
---------------------------------------------------------------------------------------------
                                             20.646481   data required time
                                             -5.606718   data arrival time
---------------------------------------------------------------------------------------------
                                             15.039763   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385045    0.001827    5.606030 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606030   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000425   20.545338 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445339   clock uncertainty
                                  0.000000   20.445339   clock reconvergence pessimism
                                  0.201179   20.646519   library recovery time
                                             20.646519   data required time
---------------------------------------------------------------------------------------------
                                             20.646519   data required time
                                             -5.606030   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040488   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385028    0.001220    5.605423 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.605423   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000158   20.545073 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445072   clock uncertainty
                                  0.000000   20.445072   clock reconvergence pessimism
                                  0.201182   20.646254   library recovery time
                                             20.646254   data required time
---------------------------------------------------------------------------------------------
                                             20.646254   data required time
                                             -5.605423   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040830   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000344    4.739298 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005297    0.303920    0.276839    5.016138 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.303920    0.000111    5.016249 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.016249   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000391   20.545305 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445305   clock uncertainty
                                  0.000000   20.445305   clock reconvergence pessimism
                                 -0.337958   20.107346   library setup time
                                             20.107346   data required time
---------------------------------------------------------------------------------------------
                                             20.107346   data required time
                                             -5.016249   data arrival time
---------------------------------------------------------------------------------------------
                                             15.091097   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000543    4.739497 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004624    0.293554    0.249211    4.988708 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.293554    0.000097    4.988805 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.988805   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000425   20.545338 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445339   clock uncertainty
                                  0.000000   20.445339   clock reconvergence pessimism
                                 -0.336014   20.109325   library setup time
                                             20.109325   data required time
---------------------------------------------------------------------------------------------
                                             20.109325   data required time
                                             -4.988805   data arrival time
---------------------------------------------------------------------------------------------
                                             15.120519   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000764    4.739718 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003924    0.268747    0.252223    4.991941 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.268747    0.000074    4.992015 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.992015   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000158   20.545073 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445072   clock uncertainty
                                  0.000000   20.445072   clock reconvergence pessimism
                                 -0.331363   20.113708   library setup time
                                             20.113708   data required time
---------------------------------------------------------------------------------------------
                                             20.113708   data required time
                                             -4.992015   data arrival time
---------------------------------------------------------------------------------------------
                                             15.121693   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462113    0.000423    4.459998 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004206    0.147712    0.328092    4.788090 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.147712    0.000048    4.788137 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.788137   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000311   20.543545 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443544   clock uncertainty
                                  0.000000   20.443544   clock reconvergence pessimism
                                 -0.309309   20.134233   library setup time
                                             20.134233   data required time
---------------------------------------------------------------------------------------------
                                             20.134233   data required time
                                             -4.788137   data arrival time
---------------------------------------------------------------------------------------------
                                             15.346096   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389601    0.002216    5.114442 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.114442   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000524   20.543758 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443758   clock uncertainty
                                  0.000000   20.443758   clock reconvergence pessimism
                                  0.200111   20.643869   library recovery time
                                             20.643869   data required time
---------------------------------------------------------------------------------------------
                                             20.643869   data required time
                                             -5.114442   data arrival time
---------------------------------------------------------------------------------------------
                                             15.529428   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389597    0.002035    5.114261 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.114261   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000529   20.543762 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443764   clock uncertainty
                                  0.000000   20.443764   clock reconvergence pessimism
                                  0.200112   20.643875   library recovery time
                                             20.643875   data required time
---------------------------------------------------------------------------------------------
                                             20.643875   data required time
                                             -5.114261   data arrival time
---------------------------------------------------------------------------------------------
                                             15.529613   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389590    0.001567    5.113792 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113792   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000380   20.543613 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443613   clock uncertainty
                                  0.000000   20.443613   clock reconvergence pessimism
                                  0.200113   20.643726   library recovery time
                                             20.643726   data required time
---------------------------------------------------------------------------------------------
                                             20.643726   data required time
                                             -5.113792   data arrival time
---------------------------------------------------------------------------------------------
                                             15.529933   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389587    0.001250    5.113476 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113476   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000311   20.543545 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443544   clock uncertainty
                                  0.000000   20.443544   clock reconvergence pessimism
                                  0.200113   20.643658   library recovery time
                                             20.643658   data required time
---------------------------------------------------------------------------------------------
                                             20.643658   data required time
                                             -5.113476   data arrival time
---------------------------------------------------------------------------------------------
                                             15.530182   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389590    0.001521    5.113747 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113747   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000446   20.545361 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445360   clock uncertainty
                                  0.000000   20.445360   clock reconvergence pessimism
                                  0.200474   20.645834   library recovery time
                                             20.645834   data required time
---------------------------------------------------------------------------------------------
                                             20.645834   data required time
                                             -5.113747   data arrival time
---------------------------------------------------------------------------------------------
                                             15.532088   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385064    0.002432    5.606635 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606635   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000256   20.545170 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445169   clock uncertainty
                                  0.000000   20.445169   clock reconvergence pessimism
                                  0.201176   20.646345   library recovery time
                                             20.646345   data required time
---------------------------------------------------------------------------------------------
                                             20.646345   data required time
                                             -5.606635   data arrival time
---------------------------------------------------------------------------------------------
                                             15.039710   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000592    4.739546 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011138    0.456125    0.374093    5.113638 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.456125    0.000330    5.113968 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113968   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000446   20.545361 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445360   clock uncertainty
                                  0.000000   20.445360   clock reconvergence pessimism
                                 -0.362340   20.083021   library setup time
                                             20.083021   data required time
---------------------------------------------------------------------------------------------
                                             20.083021   data required time
                                             -5.113968   data arrival time
---------------------------------------------------------------------------------------------
                                             14.969052   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 data_in[4]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 42 unclocked register/latch pins.
  _227_/CLK
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
  _253_/CLK
  _254_/CLK
  _255_/CLK
  _256_/CLK
  _257_/CLK
  _258_/CLK
  _259_/CLK
  _260_/CLK
  _261_/CLK
  _262_/CLK
  _263_/CLK
  _264_/CLK
  _266_/CLK
  _267_/CLK
  _268_/CLK
  _269_/CLK
Warning: There are 46 unconstrained endpoints.
  signal_bit_out
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
  _253_/D
  _254_/D
  _255_/D
  _256_/D
  _257_/D
  _258_/D
  _259_/D
  _260_/D
  _261_/D
  _262_/D
  _263_/D
  _264_/D
  _266_/D
  _267_/D
  _268_/D
  _269_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.721897e-04 1.828582e-04 2.101642e-08 9.550689e-04  53.3%
Combinational        1.145911e-04 7.661505e-05 1.739752e-08 1.912235e-04  10.7%
Clock                5.208264e-04 1.263818e-04 2.688312e-08 6.472351e-04  36.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.407607e-03 3.858550e-04 6.529703e-08 1.793528e-03 100.0%
                            78.5%        21.5%         0.0%
%OL_METRIC_F power__internal__total 0.0014076073421165347
%OL_METRIC_F power__switching__total 0.0003858549753203988
%OL_METRIC_F power__leakage__total 6.529703000524023e-8
%OL_METRIC_F power__total 0.0017935276264324784

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.10174626706926315
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.543613 source latency _225_/CLK ^
-0.545360 target latency _223_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101746 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.10181548947680627
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.545360 source latency _223_/CLK ^
-0.543544 target latency _265_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101815 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 1.085448761596141
nom_tt_025C_5v00: 1.085448761596141
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 14.969052199246402
nom_tt_025C_5v00: 14.969052199246402
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 1.085449
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.543544         network latency _265_/CLK
        2.654088 network latency _261_/CLK
---------------
0.543544 2.654088 latency
        2.110543 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.740018         network latency _233_/CLK
        2.349507 network latency _261_/CLK
---------------
1.740018 2.349507 latency
        0.609489 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.502022         network latency _265_/CLK
        0.504007 network latency _223_/CLK
---------------
0.502022 0.504007 latency
        0.001984 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.39 fmax = 295.04
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/54-openroad-stapostpnr/nom_tt_025C_5v00/tiny_tonegen__nom_tt_025C_5v00.lib…
