   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "uart.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_USIC_CH_TXFIFO_Flush,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	XMC_USIC_CH_TXFIFO_Flush:
  25              	.LFB230:
  26              	 .file 1 "C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2020-12-05
   4:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *****************************************************************************
   7:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.
  11:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  12:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  14:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Permission is hereby granted, free of charge, to any person or organization
  15:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * obtaining a copy of the software and accompanying documentation covered by
  16:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * do so, all subject to the following:
  20:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  21:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The copyright notices in the Software and this entire statement, including
  22:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * the above license grant, this restriction and the following disclaimer,
  23:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * must be included in all copies of the Software, in whole or in part, and
  24:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * all derivative works of the Software, unless such copies or derivative
  25:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * works are solely in the form of machine-executable object code generated by
  26:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * a source language processor.
  27:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  28:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * DEALINGS IN THE SOFTWARE.
  35:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share
  37:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * at XMCSupport@infineon.com.
  39:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *****************************************************************************
  40:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  41:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  42:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  43:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  44:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  45:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  46:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  47:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  48:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  49:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  50:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  51:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  52:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  53:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  54:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  55:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  56:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  57:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  58:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  59:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  60:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  62:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  63:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  64:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  65:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  67:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  68:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  69:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  70:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  71:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  72:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  73:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  74:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  75:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  76:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  77:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  78:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  79:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  80:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  81:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-02-10:
  82:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetShiftDirection() to allow selection of shift direction of the data wo
  83:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetCaptureTimerValue() and XMC_USIC_CH_SetFractionalDivider()
  84:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  85:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-09-08:
  86:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed value of macro XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST used in XMC_USIC_CH_SetShiftDir
  87:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  88:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2018-09-29:
  89:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetBaudrateEx which uses the integer divider instead of the fractional d
  90:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  91:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-05-07:
  92:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetBaudrate(), XMC_USIC_CH_GetSCLKFrequency() and XMC_USIC_CH_GetMCLKFre
  93:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  94:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-07-01:
  95:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Changed XMC_USIC_CH_SetBaudrateEx() input parameter types
  96:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
  97:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-09-30:
  98:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_InvalidateReadData(), XMC_USIC_CH_EnableWordLengthControl() and XMC_USIC
  99:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 100:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-12-05:
 101:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_TXFIFO_PutDataEx()
 102:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 103:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2020-04-30:
 104:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_TXFIFO_SetTriggerLimit() and XMC_USIC_CH_RXFIFO_SetTriggerLimit()
 105:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 106:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2020-12-05:
 107:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1S to XMC_USIC_CH_BRG_CLOCK_SOURCE_t
 108:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_BRG_CTQSEL_t
 109:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetBaudrateDivider()
 110:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 111:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
 112:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 113:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 114:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 115:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
 116:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
 117:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 118:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
 119:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 120:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
 122:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 123:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 124:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
 125:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 126:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 127:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 128:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 129:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
 130:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
 131:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 132:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
 133:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
 134:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 135:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 136:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 137:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 138:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 139:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 140:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 141:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 142:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 143:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 144:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 145:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 146:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 147:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 148:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 149:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 150:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 151:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 152:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 153:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 154:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 155:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 156:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 157:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 158:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 159:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 160:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 161:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 162:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 163:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 164:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 165:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 166:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 167:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 168:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 169:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 170:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 171:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 172:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 173:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 174:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 175:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 176:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 177:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 178:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 179:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 180:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 181:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 182:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 183:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 184:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 185:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc1_usic_map.h"
 186:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 187:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 188:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 189:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc4_usic_map.h"
 190:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 191:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 192:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 193:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 194:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 195:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 196:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 197:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 198:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 199:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 200:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 201:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 202:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 203:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 204:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 205:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 206:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 207:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 208:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 209:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 210:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 211:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 212:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 213:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 214:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 215:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 216:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 217:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 218:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 219:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 220:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 221:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 222:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 223:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 224:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 225:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 226:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 227:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 228:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 229:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 230:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 231:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 232:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 233:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 234:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 235:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 236:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 237:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 238:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 239:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 240:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 241:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 242:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 243:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 244:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 245:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 246:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 247:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 248:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 249:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 250:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 251:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 252:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 253:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 254:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 255:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 256:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 257:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 258:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 259:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 260:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 261:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 262:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 263:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 264:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 265:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 266:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 267:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 268:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 269:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 270:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 271:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 272:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 273:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 274:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 275:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 276:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 277:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 278:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 279:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 280:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 281:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 282:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 283:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 284:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 285:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 286:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 287:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 288:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 289:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 290:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 291:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 292:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 293:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 294:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 295:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 296:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 297:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 298:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 299:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 300:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 301:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 302:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 303:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 304:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 305:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 306:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 307:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 308:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 309:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 310:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 311:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 312:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 313:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 314:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 315:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 316:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 317:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 318:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 319:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 320:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 321:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 322:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 323:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 324:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 325:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 326:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 327:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 328:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 329:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 330:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 331:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 332:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 333:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 334:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 335:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 336:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 337:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 338:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 339:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 340:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 341:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 342:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 343:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 344:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 345:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 346:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 347:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 348:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 349:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 350:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 351:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 352:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 353:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 354:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 355:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 356:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 357:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 358:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 359:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 360:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 361:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 362:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 363:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 364:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 365:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 366:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 367:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 368:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 369:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 370:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 371:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 372:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 373:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 374:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 375:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 376:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 377:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 378:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 379:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 380:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 381:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 382:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 383:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 384:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 385:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 386:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 387:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 388:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 389:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 390:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 391:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 392:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 393:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 394:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 395:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 396:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 397:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 398:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 399:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 400:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 401:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 402:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 403:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 404:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 405:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 406:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 407:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 408:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 409:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 410:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 411:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 412:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 413:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 414:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 415:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 416:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 417:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 418:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 419:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 420:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 421:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 422:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 423:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 424:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 425:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 426:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 427:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 428:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 429:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 430:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 431:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 432:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 433:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 434:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 435:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos,  /**< Baudrate generator 
 436:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1S    = 0x3UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 437:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 438:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 439:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 440:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel input selection for CTQ
 441:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 442:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CTQSEL
 443:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 444:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_PDIV = 0x0UL, /**< fCTQIN = fPDIV */
 445:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_PPP  = 0x1UL << USIC_CH_BRG_CTQSEL_Pos,  /**< fCTQIN = fPPP */
 446:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_SCLK = 0x2UL << USIC_CH_BRG_CTQSEL_Pos,  /**< fCTQIN = fSCLK */
 447:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_MCLK = 0x3UL << USIC_CH_BRG_CTQSEL_Pos  /**< fCTQIN = fMCLK */
 448:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CTQSEL_t;
 449:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 450:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 451:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 452:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 453:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 454:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 455:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 456:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 457:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 458:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 459:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 460:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 461:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 462:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 463:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 464:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 465:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 466:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 467:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 468:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 469:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 470:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 471:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 472:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 473:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 474:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 475:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 476:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 477:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 478:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 479:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 480:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 481:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 482:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 483:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 484:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 485:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 486:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 487:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 488:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 489:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 490:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 491:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel shift direction.
 492:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** * Defines the shift direction of the data words for transmission and reception
 493:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
 494:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_SHIFT_DIRECTION
 495:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 496:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, /**< Shift LSB first. The first data bit of a data
 497:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Pos /**< Shift MSB first. The 
 498:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_SHIFT_DIRECTION_t;
 499:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 500:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 501:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 502:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 503:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 504:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 505:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 506:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 507:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #pragma push
 508:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #pragma anon_unions
 509:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 510:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #pragma warning 586
 511:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 512:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 513:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 514:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 515:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 516:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 517:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 518:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 519:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file,
 520:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 521:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 522:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 523:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 524:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 525:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 526:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 527:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 528:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 529:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 530:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 531:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 532:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 533:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 534:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 535:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 536:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 537:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 538:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   union
 539:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   {
 540:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 541:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 542:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 543:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 544:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 545:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   };
 546:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 547:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 548:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 549:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   union
 550:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   {
 551:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 552:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 553:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 554:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 555:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 556:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   };
 557:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 558:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 559:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 560:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 561:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 562:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 563:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 564:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 565:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 566:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 567:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 568:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 569:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 570:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 571:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 572:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 573:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 574:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 575:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 576:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 577:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 578:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 579:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 580:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 581:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 582:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 583:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #pragma pop
 584:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 585:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #pragma warning restore
 586:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 587:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 588:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 589:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 590:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 591:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 592:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 593:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 594:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 595:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 596:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 597:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 598:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 599:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 600:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 601:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)
 602:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 603:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 604:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)
 605:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 606:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 607:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 608:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 609:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 610:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 611:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 612:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 613:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 614:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 615:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 616:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)
 617:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 618:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 619:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)
 620:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 621:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 622:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 623:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 624:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 625:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 626:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 627:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 628:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 629:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 630:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 631:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 632:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 633:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 634:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 635:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 636:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 637:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 638:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 639:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 640:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 641:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 642:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 643:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 644:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 645:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 646:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 647:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 648:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 649:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 650:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 651:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 652:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 653:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 654:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 655:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 656:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 657:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 658:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 659:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 660:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 661:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 662:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 663:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 664:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 665:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 666:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 667:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 668:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 669:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 670:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 671:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 672:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 673:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 674:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 675:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 676:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 677:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 678:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 679:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 680:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 681:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 682:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 683:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 684:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 685:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 686:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 687:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 688:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 689:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 690:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 691:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 692:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 693:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 694:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 695:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 696:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 697:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 698:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 699:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 700:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 701:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 702:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 703:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 704:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 705:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 706:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 707:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 708:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 709:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 710:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. Only integer dividers of peripheral clock are achievable
 711:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 712:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *            This can be related to the number of samples for each logic state of the data signal.
 713:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *            \b Range: 1 to 32. Value should be chosen based on the protocol used.
 714:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 715:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *      \b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 716:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *            @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 717:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 718:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 719:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel using the integer divider which restrics the achieva
 720:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 721:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 722:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 723:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 724:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 725:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 726:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 727:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t 
 728:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 729:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 730:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 731:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 732:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clksel Baudrate generator clock source.
 733:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pppen Enable 2:1 Divider for fPPP.
 734:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Divider Factor to generate fPDIV = fPPP / (pDIV + 1)
 735:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  ctqsel Input selection for CTQ.
 736:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pctq Pre-Divider for Time Quanta Counter. fCTQIN / (PCQT + 1)
 737:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  dctq Denominator for Time Quanta Counter. fTQ / (DCTQ + 1)
 738:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 739:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 740:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 741:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate generator of the USIC channel.
 742:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 744:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFractionalDivider() \n\n\n
 745:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 746:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetBaudrateDivider(XMC_USIC_CH_t *const channel, 
 747:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                     XMC_USIC_CH_BRG_CLOCK_SOURCE_t clksel,
 748:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                     bool pppen,
 749:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t pdiv,
 750:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                     XMC_USIC_CH_BRG_CTQSEL_t ctqsel,
 751:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t pctq,
 752:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t dctq);
 753:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 754:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 755:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 756:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 757:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel for .\n
 758:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 759:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 760:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used baudrate (fCTQIN) of a USIC channel. \n\n
 761:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 762:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 763:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 764:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 765:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 766:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 767:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetBaudrate(XMC_USIC_CH_t *const channel);
 768:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 769:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 770:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 771:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 772:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel.\n
 773:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 774:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 775:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used SCLK frequency of a USIC channel. \n\n
 776:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 777:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 778:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 779:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 780:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 781:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 782:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetSCLKFrequency(XMC_USIC_CH_t *const channel);
 783:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 784:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 785:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 786:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 787:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel.\n
 788:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 789:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 790:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used MCLK frequency of a USIC channel. \n\n
 791:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 792:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 793:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 794:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 795:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 796:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 797:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetMCLKFrequency(XMC_USIC_CH_t *const channel);
 798:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 799:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 800:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 801:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 802:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 803:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 804:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 805:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 806:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 807:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 808:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 809:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 810:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 811:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 812:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 813:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 814:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 815:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 816:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 817:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 818:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 819:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t pdiv,
 820:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t oversampling,
 821:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 822:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 823:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 824:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 825:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 826:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 827:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 828:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 829:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 830:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 831:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 832:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 833:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 834:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 835:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 836:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 837:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc.
 838:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 839:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 840:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 841:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 842:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 843:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 844:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 845:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 846:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                     ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 847:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 848:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 849:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 850:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 851:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 852:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 853:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 854:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 855:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 856:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 857:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 858:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 859:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 860:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 861:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 862:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 863:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 864:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_INSW_Msk;
 865:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 866:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 867:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 868:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 869:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 870:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 871:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 872:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 873:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 874:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 875:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 876:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 877:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 878:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 879:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 880:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 881:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 882:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 883:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 884:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 885:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 886:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 887:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 888:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 889:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 890:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 891:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 892:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 893:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 894:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 895:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 896:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 897:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 898:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 899:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 900:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 901:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 902:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 903:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 904:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 905:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 906:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 907:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 908:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 909:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 910:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 911:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 912:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 913:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 914:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 915:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 916:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 917:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 918:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 919:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 920:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 921:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 922:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 923:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 924:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 925:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 926:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 927:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 928:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 929:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 930:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 931:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 932:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 933:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 934:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 935:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 936:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 937:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 938:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 939:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 940:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 941:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 942:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 943:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 944:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 945:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 946:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 947:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 948:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 949:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 950:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 951:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 952:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 953:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 954:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 955:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 956:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 957:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &= (uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 958:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 959:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
 960:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 961:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 962:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 963:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 964:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 965:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 966:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 967:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 968:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 969:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 970:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 971:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 972:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 973:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 974:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 975:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 976:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 977:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 978:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 979:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 980:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 981:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 982:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 983:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 984:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 985:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 986:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 987:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 988:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
 989:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 990:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 991:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
 992:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 993:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 994:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 995:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 996:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
 997:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 998:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 999:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1000:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1001:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1002:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1003:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1004:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
1005:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
1006:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
1007:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1008:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1009:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
1010:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1011:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
1012:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1013:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DSEN_Msk;
1014:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1015:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1016:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1017:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1018:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1019:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1020:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1021:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1022:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1023:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
1024:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
1025:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1026:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1027:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
1028:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1029:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
1030:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1031:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DSEN_Msk;
1032:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1033:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1034:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1035:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1036:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1037:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1038:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
1039:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1040:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1041:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1042:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
1043:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1044:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1045:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
1046:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1047:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
1048:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_t input,
1049:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_freq)
1050:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1051:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
1052:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
1053:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1054:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1055:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1056:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1057:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1058:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1059:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1060:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
1061:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1062:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1063:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1064:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
1065:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1066:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1067:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
1068:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1069:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
1070:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_t input,
1071:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode)
1072:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1073:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
1074:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
1075:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1076:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1077:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1078:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1079:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1080:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
1081:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1082:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1083:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1084:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
1085:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1086:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1087:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
1088:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1089:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
1090:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1091:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
1092:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1093:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1094:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1095:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1096:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1097:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1098:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1099:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1100:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1101:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1102:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
1103:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
1104:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1105:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1106:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1107:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
1108:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1109:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
1110:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1111:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
1112:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1113:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1114:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1115:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1116:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1117:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1118:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
1119:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
1120:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1121:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1122:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1123:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
1124:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
1125:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1126:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1127:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1128:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
1129:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1130:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
1131:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1132:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t transmit_control_information)
1133:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1134:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
1135:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1136:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1137:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1138:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1139:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1140:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1141:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
1142:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
1143:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1144:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1145:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1146:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1147:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1148:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1149:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1150:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1151:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1152:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1153:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1154:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1155:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1156:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1157:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1158:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1159:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1160:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1161:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1162:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b Range: minimum= 1, maximum= 16. \n
1163:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *             e.g: For word length of 8, \a word_length should be provided as 8.
1164:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1165:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1166:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1167:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1168:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1169:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1170:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1171:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1172:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1173:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetShiftDirection(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_
1174:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1175:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_SDIR_Msk)) | (uint32_t)shift_direction;
1176:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1177:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1178:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1179:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1180:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1181:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1182:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Captured counter value
1183:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1184:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1185:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1186:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The value of the counter is captured if one of the trigger signals DX0T or DX1T are activated by
1187:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1188:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetCaptureTimerValue(const XMC_USIC_CH_t *const channel)
1189:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1190:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return channel->CMTR;
1191:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1192:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1193:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1194:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1195:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1196:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  mode divider mode ::XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t \n
1197:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  step divider \n
1198:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL resulting divider = 1023 - step \n
1199:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL resulting divider = 1023 / step \n
1200:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1201:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1202:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1203:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1204:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The fractional divider generates its output frequency fFD by either dividing the input frequency
1205:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1206:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1207:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFractionalDivider(XMC_USIC_CH_t *const channel, const XMC_USIC_
1208:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1209:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FDR = mode | step;
1210:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1211:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1212:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1213:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1214:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1215:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1216:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1217:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1218:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1219:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1220:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1221:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1222:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1223:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1224:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly.
1225:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1226:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1227:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1228:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1229:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1230:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1231:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
1232:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
1233:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1234:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1235:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1236:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1237:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1238:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be enabled. Use @ref XMC_USIC_CH_EVENT_t for the 
1239:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1240:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1241:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1242:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1243:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1244:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enable the channel interrupt events.\n\n
1245:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Common channel events related to serial communication can be configured using this API.
1246:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1247:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1248:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1249:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1250:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1251:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1252:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1253:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1254:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR |= event;
1255:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1256:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1257:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1258:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1259:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1260:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be disabled. Use @ref XMC_USIC_CH_EVENT_t for the
1261:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1262:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1263:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1264:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1265:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1266:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disable the channel interrupt events. \n\n
1267:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1268:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1269:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1270:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1271:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1272:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
1273:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1274:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1275:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR &= (uint32_t)~event;
1276:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1277:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1278:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1279:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1280:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1281:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
1282:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
1283:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
1284:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request Service request number.\n
1285:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1286:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1287:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1288:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1289:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the interrupt node for USIC channel events. \n\n
1290:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
1291:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
1292:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
1293:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1294:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1295:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent() \n\n\n
1296:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1297:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1298:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
1299:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
1300:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1301:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1302:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1303:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1304:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Stataus @ref XMC_USIC_CH_TBUF_STATUS_IDLE if transmit buffer is free,
1305:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *                 @ref XMC_USIC_CH_TBUF_STATUS_BUSY if transmit buffer is busy.
1306:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1307:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1308:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets transmit buffer status. \n\n
1309:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Status indicates whether the transmit buffer is free, or busy transmitting data.
1310:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The status depends on the value of TDV flag in TCSR register.
1311:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * This status can be used while transmitting data. Transmit data when the transmit buffer
1312:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * status is @ref XMC_USIC_CH_TBUF_STATUS_IDLE.
1313:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1314:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1315:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetDataOutputMode() \n\n\n
1316:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1317:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const 
1318:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1319:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
1320:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1321:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1322:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1323:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief API to get receive buffer status
1324:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1325:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1326:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of data validity check for RBUF0 and RBUF1. \n
1327:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   Returned value should be masked with RDV0 and RDV1 bits to know the status. \n
1328:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   \b Range: @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID0, @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID
1329:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1330:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1331:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if RBUF0 and RBUF1 have valid unread data. \n\n
1332:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * It checks the bits RDV0 and RDV1 of the RBUFSR register.
1333:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Returns the value of RBUFSR masked with bitmasks of RDV0 and RDV1.
1334:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * It can be used to decide whether 2bytes has to be read from RBUF or 1 byte.
1335:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * If both bitmasks XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 and XMC_USIC_CH_RBUF_STATUS_DATA_VALID1
1336:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * are set, then 2 bytes can be read from RBUF. If only either of them is set, then only one byte
1337:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * can be read from RBUF.
1338:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1339:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1340:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1341:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
1342:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1343:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
1344:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1345:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1346:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1347:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1348:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1349:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1350:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  start_transmision_mode Transmission mode to be enabled. \n
1351:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 								\b Range: @ref XMC_USIC_CH_START_TRANSMISION_DISABLED,
1352:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV, @ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2
1353:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1
1354:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1355:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1356:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1357:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1358:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures data transmission. \n\n
1359:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The configuration affects the data shifted on the DOUT0 pin.
1360:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1361:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1362:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetDataOutputMode() \n\n\n
1363:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1364:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,
1365:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_START_TRANSMISION_MODE_t start_transmision_mode)
1366:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1367:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~USIC_CH_TCSR_TDEN_Msk)) | (uint32_t)start_transmisio
1368:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1369:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1370:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1371:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1372:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1373:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1374:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  data_output_mode  Data output mode. \n
1375:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL, @ref XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTE
1376:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1377:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1378:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1379:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the mode for data output. \n\n
1380:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel can be configured to shift inverted data or direct data based on the input to the A
1381:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1382:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1383:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1384:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1385:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,
1386:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_DATA_OUTPUT_MODE_t data_output_mode)
1387:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1388:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_DOCFG_Msk)) | (uint32_t)data_output_mod
1389:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1390:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1391:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1392:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1393:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1394:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1395:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1396:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1397:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of frame length. \n\n
1398:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of frame length is enabled, frame length is configured based on the
1399:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], frame length is co
1400:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1401:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1402:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1403:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1404:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1405:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1406:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)
1407:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1408:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1409:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_SELMD_Msk |
1410:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_WAMD_Msk |
1411:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_HPCMD_Msk))) |
1412:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)USIC_CH_TCSR_FLEMD_Msk;
1413:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1414:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1415:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1416:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1417:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1418:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1419:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1420:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1421:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of word length. \n\n
1422:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of word length is enabled, word length is configured based on the
1423:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], word length is con
1424:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1425:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1426:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1427:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1428:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1429:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1430:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableWordLengthControl(XMC_USIC_CH_t *const channel)
1431:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1432:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1433:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_SELMD_Msk |
1434:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_WAMD_Msk |
1435:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_HPCMD_Msk))) |
1436:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)USIC_CH_TCSR_WLEMD_Msk;
1437:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1438:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1439:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1440:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1441:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1442:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1443:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1444:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1445:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of frame length. \n\n
1446:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of frame length is disabled, frame length has to configured explicitly.
1447:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Frame length remains fixed until it is changed again.
1448:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1449:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1450:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl(), XMC_USIC_CH_SetFrameLength() \n\n\n
1451:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1452:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)
1453:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1454:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_FLEMD_Msk;
1455:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1456:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1457:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1458:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1459:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1460:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1461:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1462:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1463:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of word length. \n\n
1464:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of word length is disabled, word length has to configured explicitly.
1465:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Word length remains fixed until it is changed again.
1466:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1467:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1468:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl(), XMC_USIC_CH_SetWordLength() \n\n\n
1469:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1470:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableWordLengthControl(XMC_USIC_CH_t *const channel)
1471:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1472:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_WLEMD_Msk;
1473:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1474:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1475:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1476:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1477:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1478:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1479:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1480:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1481:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is set if DX2T becomes active while TDV = 1. \n\n
1482:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the transfer trigger unit to set bit TCSR.TE if the trigger signal DX2T becomes active
1483:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * for event driven transfer starts.
1484:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1485:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1486:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTBUFDataValidTrigger()\n\n\n
1487:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1488:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1489:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1490:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_TDVTR_Msk;
1491:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1492:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1493:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1494:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1495:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1496:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1497:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1498:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1499:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the trigger of TDV depending on DX2T signal. \n\n
1500:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is permanently set.
1501:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1502:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1503:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTBUFDataValidTrigger() \n\n\n
1504:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1505:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1506:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1507:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_TDVTR_Msk;
1508:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1509:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1510:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1511:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1512:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1513:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  service_request_line service request number of the event to be triggered. \n
1514:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 0 to 5.
1515:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1516:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1517:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1518:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Trigger a USIC interrupt service request.\n\n
1519:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC service request is triggered, the NVIC interrupt associated with it will be
1520:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * generated if enabled.
1521:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1522:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1523:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1524:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1525:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
1526:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1527:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
1528:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1529:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1530:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1531:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1532:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1533:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  transmit_buffer_status clearing or setting the TDV flag. \n
1534:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1535:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1536:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1537:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1538:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1539:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1540:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1541:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1542:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1543:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,
1544:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_TBUF_STATUS_SET_t transmit_buffer_status)
1545:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1546:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)transmit_buffer_status;
1547:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1548:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1549:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1550:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1551:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1552:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1553:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1554:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1555:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1556:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1557:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1558:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1559:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1560:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1561:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_InvalidateReadData(XMC_USIC_CH_t *const channel)
1562:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1563:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = USIC_CH_FMR_CRDV0_Msk | USIC_CH_FMR_CRDV1_Msk;
1564:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1565:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1566:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1567:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1568:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1569:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1570:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  passive_level Value of passive level for the channel. \n
1571:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL0, @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL1
1572:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1573:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1574:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1575:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the passive data level of the output signal. \n\n
1576:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC channel transmit stage is idle, the output signal level stays at the
1577:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * configured passive level.
1578:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1579:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1580:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1581:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1582:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,
1583:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_PASSIVE_DATA_LEVEL_t passive_level)
1584:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1585:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR &= (~USIC_CH_SCTR_PDL_Msk);
1586:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR |= (uint32_t)passive_level;
1587:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1588:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1589:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /* TX FIFO APIs */
1590:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1591:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1592:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1593:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1594:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1595:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1596:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1597:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of transmit FIFO filling level to be considered for generating events. \n
1598:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1599:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1600:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1601:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1602:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Initializes the transmit FIFO. \n\n
1603:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO is a subset of a common FIFO sized 64 words. This FIFO is shared between 2 channel
1604:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1605:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * from where transmit data can be put, for the selected USIC channel. \a size represents the size 
1606:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 2. Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A F
1607:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * event is generated when the FIFO filling level falls below the \a limit value.
1608:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1609:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1610:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent(), XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1611:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1612:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
1613:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1614:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1615:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1616:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1617:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1618:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1619:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1620:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1621:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1622:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1623:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1624:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1625:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1626:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \deprecated { Use XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit() }
1627:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1628:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1629:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the transmit FIFO. \n\n
1630:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the transmit FIFO. The API shall be used for the
1631:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of transmit FIFO trigger limit. FIFO start position will not be affected on execu
1632:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1633:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1634:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1635:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1636:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1637:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_FIFO_SIZE_t size,
1638:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit);
1639:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1640:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1641:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1642:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1643:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1644:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1645:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a fifo size -1.
1646:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1647:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1648:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1649:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the trigger limit for the TX FIFO. \n\n
1650:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1651:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1652:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1653:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1654:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_SetTriggerLimit(XMC_USIC_CH_t *const channel,
1655:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit)
1656:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1657:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR = (channel->TBCTR & (uint32_t)~USIC_CH_TBCTR_LIMIT_Msk) | ((limit << USIC_CH_TBCTR
1658:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1659:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1660:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1661:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1662:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1663:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1664:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1665:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1666:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1667:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1668:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1669:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1670:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t.
1671:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing
1672:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation. Events are configured in the TBC
1673:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1674:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1675:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1676:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1677:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1678:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1679:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1680:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1681:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1682:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR |= event;
1683:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1684:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1685:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1686:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1687:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1688:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1689:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t \n
1690:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1691:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1692:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1693:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the interrupt events related to transmit FIFO. \n\n
1694:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event
1695:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_TXFIFO_GetEvent().
1696:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t. Fo
1697:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1698:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1699:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1700:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1701:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1702:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1703:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1704:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR &= (uint32_t)~event;
1705:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1706:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1707:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1708:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1709:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				      \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1710:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the transmit FIFO events. \n
1711:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1712:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1713:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation. \n
1714:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1715:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1716:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1717:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1718:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the transmit FIFO events.\n\n
1719:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1720:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1721:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1722:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * A transmit FIFO event can generate an interrupt only if the interrupt node is configured for the
1723:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1724:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1725:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1726:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1727:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1728:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1729:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1730:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1731:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1732:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
1733:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
1734:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1735:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1736:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1737:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1738:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1739:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1740:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1741:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1742:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1743:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit FIFO. \n\n
1744:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in the transmit FIFO.
1745:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The transmit FIFO should be configured before calling this API.
1746:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1747:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1748:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1749:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1750:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)
1751:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1752:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[0] = data;
1753:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1754:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1755:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1756:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1757:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1758:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1759:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1760:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param loc Input location. \n
1761:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1762:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1763:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1764:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit data can be loaded to TBUF by software by writing to the transmit buffer input
1765:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * locations TBUFx (x = 00-31), consisting of 32 consecutive addresses. The data written
1766:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * to one of these input locations is stored in the transmit buffer TBUF. Additionally, the
1767:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * address of the written location is evaluated and can be used for additional control
1768:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * purposes. This 5-bit wide information (named Transmit Control Information TCI) can be
1769:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * used for different purposes in different protocols.
1770:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1771:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1772:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableWordLengthControl() \n
1773:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1774:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1775:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataEx(XMC_USIC_CH_t *const channel, const uint16_t data
1776:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1777:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[loc] = data;
1778:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1779:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1780:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1781:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1782:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1783:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1784:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1785:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1786:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1787:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1788:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1789:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in frame length control mode. \n\n
1790:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When frame length control is enabled for dynamic update of frame length, this API can be used.
1791:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral.
1792:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1793:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1794:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1795:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_PutDataEx() \n
1796:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1797:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1798:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,
1799:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1800:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t frame_length)
1801:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1802:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1803:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1804:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1805:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1806:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1807:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1808:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1809:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1810:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1811:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1812:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1813:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1814:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in hardware port control mode. \n\n
1815:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When hardware port control is enabled for dynamic update of frame length, this API can be used.
1816:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral.
1817:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1818:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1819:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1820:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1821:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1822:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
1823:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1824:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t frame_length)
1825:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1826:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1827:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1828:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1829:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1830:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1831:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1832:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1833:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1834:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1835:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of transmit FIFO. \n\n
1836:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO contents will be cleared and the filling level will be reset to 0.
1837:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1838:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1839:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
1840:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1841:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
1842:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
  27              	 .loc 1 1842 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 7860     	 str r0,[r7,#4]
1843:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
  43              	 .loc 1 1843 0
  44 0008 7B68     	 ldr r3,[r7,#4]
  45 000a 4FF40042 	 mov r2,#32768
  46 000e C3F81821 	 str r2,[r3,#280]
1844:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
  47              	 .loc 1 1844 0
  48 0012 0C37     	 adds r7,r7,#12
  49              	.LCFI3:
  50              	 .cfi_def_cfa_offset 4
  51 0014 BD46     	 mov sp,r7
  52              	.LCFI4:
  53              	 .cfi_def_cfa_register 13
  54              	 
  55 0016 5DF8047B 	 ldr r7,[sp],#4
  56              	.LCFI5:
  57              	 .cfi_restore 7
  58              	 .cfi_def_cfa_offset 0
  59 001a 7047     	 bx lr
  60              	 .cfi_endproc
  61              	.LFE230:
  63              	 .section .text.XMC_USIC_CH_TXFIFO_IsFull,"ax",%progbits
  64              	 .align 2
  65              	 .thumb
  66              	 .thumb_func
  68              	XMC_USIC_CH_TXFIFO_IsFull:
  69              	.LFB231:
1845:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1846:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1847:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1848:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1849:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is full
1850:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO is not full.
1851:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1852:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1853:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is full. \n\n
1854:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO filling level reaches the configured size, FIFO full flag is set.
1855:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * User should not write to the FIFO when the transmit FIFO is full.
1856:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1857:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1858:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
1859:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1860:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1861:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
  70              	 .loc 1 1861 0
  71              	 .cfi_startproc
  72              	 
  73              	 
  74              	 
  75 0000 80B4     	 push {r7}
  76              	.LCFI6:
  77              	 .cfi_def_cfa_offset 4
  78              	 .cfi_offset 7,-4
  79 0002 83B0     	 sub sp,sp,#12
  80              	.LCFI7:
  81              	 .cfi_def_cfa_offset 16
  82 0004 00AF     	 add r7,sp,#0
  83              	.LCFI8:
  84              	 .cfi_def_cfa_register 7
  85 0006 7860     	 str r0,[r7,#4]
1862:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
  86              	 .loc 1 1862 0
  87 0008 7B68     	 ldr r3,[r7,#4]
  88 000a D3F81431 	 ldr r3,[r3,#276]
  89 000e 03F48053 	 and r3,r3,#4096
  90 0012 002B     	 cmp r3,#0
  91 0014 14BF     	 ite ne
  92 0016 0123     	 movne r3,#1
  93 0018 0023     	 moveq r3,#0
  94 001a DBB2     	 uxtb r3,r3
1863:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
  95              	 .loc 1 1863 0
  96 001c 1846     	 mov r0,r3
  97 001e 0C37     	 adds r7,r7,#12
  98              	.LCFI9:
  99              	 .cfi_def_cfa_offset 4
 100 0020 BD46     	 mov sp,r7
 101              	.LCFI10:
 102              	 .cfi_def_cfa_register 13
 103              	 
 104 0022 5DF8047B 	 ldr r7,[sp],#4
 105              	.LCFI11:
 106              	 .cfi_restore 7
 107              	 .cfi_def_cfa_offset 0
 108 0026 7047     	 bx lr
 109              	 .cfi_endproc
 110              	.LFE231:
 112              	 .section .text.XMC_USIC_CH_TXFIFO_IsEmpty,"ax",%progbits
 113              	 .align 2
 114              	 .thumb
 115              	 .thumb_func
 117              	XMC_USIC_CH_TXFIFO_IsEmpty:
 118              	.LFB232:
1864:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1865:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1866:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1867:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1868:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is empty
1869:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO has some data.
1870:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1871:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1872:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is empty. \n\n
1873:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO is empty, data can be written to FIFO.
1874:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last written word to the transmit FIFO is transmitted out of the FIFO,
1875:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * FIFO empty flag is set.
1876:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1877:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1878:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1879:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1880:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1881:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 119              	 .loc 1 1881 0
 120              	 .cfi_startproc
 121              	 
 122              	 
 123              	 
 124 0000 80B4     	 push {r7}
 125              	.LCFI12:
 126              	 .cfi_def_cfa_offset 4
 127              	 .cfi_offset 7,-4
 128 0002 83B0     	 sub sp,sp,#12
 129              	.LCFI13:
 130              	 .cfi_def_cfa_offset 16
 131 0004 00AF     	 add r7,sp,#0
 132              	.LCFI14:
 133              	 .cfi_def_cfa_register 7
 134 0006 7860     	 str r0,[r7,#4]
1882:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 135              	 .loc 1 1882 0
 136 0008 7B68     	 ldr r3,[r7,#4]
 137 000a D3F81431 	 ldr r3,[r3,#276]
 138 000e 03F40063 	 and r3,r3,#2048
 139 0012 002B     	 cmp r3,#0
 140 0014 14BF     	 ite ne
 141 0016 0123     	 movne r3,#1
 142 0018 0023     	 moveq r3,#0
 143 001a DBB2     	 uxtb r3,r3
1883:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 144              	 .loc 1 1883 0
 145 001c 1846     	 mov r0,r3
 146 001e 0C37     	 adds r7,r7,#12
 147              	.LCFI15:
 148              	 .cfi_def_cfa_offset 4
 149 0020 BD46     	 mov sp,r7
 150              	.LCFI16:
 151              	 .cfi_def_cfa_register 13
 152              	 
 153 0022 5DF8047B 	 ldr r7,[sp],#4
 154              	.LCFI17:
 155              	 .cfi_restore 7
 156              	 .cfi_def_cfa_offset 0
 157 0026 7047     	 bx lr
 158              	 .cfi_endproc
 159              	.LFE232:
 161              	 .section .text.XMC_USIC_CH_RXFIFO_Flush,"ax",%progbits
 162              	 .align 2
 163              	 .thumb
 164              	 .thumb_func
 166              	XMC_USIC_CH_RXFIFO_Flush:
 167              	.LFB240:
1884:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1885:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1886:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1887:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1888:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Transmit FIFO filling level. \n
1889:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= transmit FIFO size.
1890:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1891:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1892:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO filling level. \n\n
1893:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word written to the FIFO, filling level is updated. The API gives the value
1894:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level.
1895:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1896:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1897:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1898:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1899:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1900:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1901:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_TBFLVL_Msk) >> USIC_CH_TRBSR_TBFLVL_Pos);
1902:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1903:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1904:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1905:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1906:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1907:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard transmit and transmit buffer error events. @ref XMC_USIC_CH_TXFIFO_EV
1908:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1909:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1910:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO event status. \n\n
1911:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of transmit FIFO standard transmit buffer event and transmit buffer error event
1912:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bit positions in the TRBSR register in the returned value.
1913:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the @ref XMC_USIC_CH_TXFIFO_EVENT_t enumeration for checking the status of 
1914:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1915:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1916:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1917:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1918:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1919:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_ClearEvent() \n\n\n
1920:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1921:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1922:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1923:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_STBI_Msk |
1924:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                         USIC_CH_TRBSR_TBERI_Msk));
1925:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1926:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1927:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1928:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1929:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1930:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Transmit FIFO events to be cleared. \n
1931:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			     \b Range: @ref XMC_USIC_CH_TXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_TXFIFO_EVENT_ERROR.
1932:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1933:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1934:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1935:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the transmit FIFO event flags in the status register. \n\n
1936:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1937:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value.
1938:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EVENT enumeration can be used as input. Multiple events
1939:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of
1940:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1941:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1942:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1943:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent() \n\n\n
1944:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1945:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1946:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t event)
1947:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
1948:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1949:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
1950:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1951:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1952:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1953:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1954:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1955:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1956:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1957:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1958:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of receive FIFO filling level to be considered for generating events. \n
1959:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1960:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1961:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1962:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1963:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the receive FIFO. \n\n
1964:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO is the subset of a common FIFO sized 64 words. This FIFO is shared between 2 channe
1965:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1966:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * from where received data can be put. \a size represents the size of receive FIFO as a multiple o
1967:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A FIFO
1968:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * event or alternative receive buffer event is generated when the FIFO filling level exceeds the \
1969:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1970:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1971:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent(), XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1972:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** */
1973:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
1974:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1975:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1976:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1977:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
1978:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
1979:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1980:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1981:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1982:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1983:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for receive FIFO filling level to be considered for generating events. \n
1984:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1985:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1986:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1987:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \deprecated { Use XMC_USIC_CH_RXFIFO_SetTriggerLimit() }
1988:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1989:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1990:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the receive FIFO. \n\n
1991:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the receive FIFO. The API shall be used for the
1992:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of receive FIFO trigger limit. FIFO start position will not be affected on execut
1993:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
1994:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1995:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit()\ n\n\n
1996:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
1997:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1998:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_FIFO_SIZE_t size,
1999:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit);
2000:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
2001:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
2002:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2003:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2004:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
2005:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a fifo size -1.
2006:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2007:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2008:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2009:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the trigger limit for the TX FIFO. \n\n
2010:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2011:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2012:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit() \n\n\n
2013:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
2014:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_SetTriggerLimit(XMC_USIC_CH_t *const channel,
2015:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit)
2016:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
2017:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR = (channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) | ((limit << USIC_CH_RBCTR
2018:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
2019:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
2020:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
2021:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2022:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2023:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
2024:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2025:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2026:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2027:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
2028:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_t.
2029:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing
2030:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.<br>
2031:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2032:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
2033:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
2034:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2035:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2036:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
2037:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
2038:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
2039:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
2040:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR |= event;
2041:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
2042:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
2043:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
2044:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
2045:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2046:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2047:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. \n
2048:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ERR
2049:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			@ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE.
2050:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2051:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2052:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2053:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the selected interrupt events related to receive FIFO. \n\n
2054:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event
2055:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_RXFIFO_GetEvent().
2056:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration \a XMC_USIC_CH_RXFIFO_EVENT_CONF. For pr
2057:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
2058:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2059:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2060:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
2061:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
2062:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
2063:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
2064:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR &= (uint32_t)~event;
2065:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
2066:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
2067:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
2068:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2069:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2070:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the receive FIFO events. \n
2071:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
2072:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 					@ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
2073:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation.\n
2074:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: 0 to 5.
2075:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2076:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2077:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2078:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the receive FIFO events. \n\n
2079:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
2080:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
2081:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
2082:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * A receive FIFO event can generate an interrupt only if the interrupt node is configured for the 
2083:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
2084:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
2085:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2086:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
2087:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2088:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2089:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
2090:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
2091:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
2092:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
2093:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
2094:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
2095:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
2096:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2097:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2098:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Value read from the receive FIFO. \n
2099:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 16bit data. Length of data depends on the word length configuration.
2100:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2101:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2102:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets data from the receive FIFO. \n\n
2103:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO should be read only if data is availble in the FIFO. This can be checked using
2104:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * the API XMC_USIC_CH_RXFIFO_IsEmpty(). Receive FIFO error flag will be set if an attempt is made
2105:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO. To read all the received data, user should keep reading data
2106:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * until receive FIFO is empty.
2107:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2108:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2109:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent() \n\n\n
2110:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
2111:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)
2112:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
2113:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint16_t)(channel->OUTR);
2114:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
2115:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
2116:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
2117:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2118:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2119:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2120:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2121:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2122:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of receive FIFO. \n\n
2123:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO contents will be cleared and the filling level will be reset to 0.
2124:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2125:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2126:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
2127:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
2128:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
2129:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 168              	 .loc 1 2129 0
 169              	 .cfi_startproc
 170              	 
 171              	 
 172              	 
 173 0000 80B4     	 push {r7}
 174              	.LCFI18:
 175              	 .cfi_def_cfa_offset 4
 176              	 .cfi_offset 7,-4
 177 0002 83B0     	 sub sp,sp,#12
 178              	.LCFI19:
 179              	 .cfi_def_cfa_offset 16
 180 0004 00AF     	 add r7,sp,#0
 181              	.LCFI20:
 182              	 .cfi_def_cfa_register 7
 183 0006 7860     	 str r0,[r7,#4]
2130:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
 184              	 .loc 1 2130 0
 185 0008 7B68     	 ldr r3,[r7,#4]
 186 000a 4FF48042 	 mov r2,#16384
 187 000e C3F81821 	 str r2,[r3,#280]
2131:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 188              	 .loc 1 2131 0
 189 0012 0C37     	 adds r7,r7,#12
 190              	.LCFI21:
 191              	 .cfi_def_cfa_offset 4
 192 0014 BD46     	 mov sp,r7
 193              	.LCFI22:
 194              	 .cfi_def_cfa_register 13
 195              	 
 196 0016 5DF8047B 	 ldr r7,[sp],#4
 197              	.LCFI23:
 198              	 .cfi_restore 7
 199              	 .cfi_def_cfa_offset 0
 200 001a 7047     	 bx lr
 201              	 .cfi_endproc
 202              	.LFE240:
 204              	 .section .text.XMC_USIC_CH_RXFIFO_IsEmpty,"ax",%progbits
 205              	 .align 2
 206              	 .thumb
 207              	 .thumb_func
 209              	XMC_USIC_CH_RXFIFO_IsEmpty:
 210              	.LFB242:
2132:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
2133:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
2134:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2135:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2136:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is full
2137:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO is not full.
2138:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2139:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2140:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is full. \n\n
2141:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO filling level reaches the configured size, FIFO full flag is set.
2142:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Any data received when the receive FIFO is full, is lost.
2143:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2144:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2145:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_IsEmpty(), XMC_USIC_CH_RXFIFO_Flush() \n\n\n
2146:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
2147:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)
2148:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
2149:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_RFULL_Msk);
2150:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
2151:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** 
2152:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** /**
2153:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2154:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2155:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is empty,
2156:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO has some data.
2157:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2158:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2159:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is empty. \n\n
2160:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO is empty, received data will be put in receive FIFO.
2161:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last received word in the FIFO is read, FIFO empty flag is set. Any attempt
2162:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO will set the receive FIFO error flag.
2163:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  *
2164:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2165:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
2166:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****  */
2167:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
2168:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** {
 211              	 .loc 1 2168 0
 212              	 .cfi_startproc
 213              	 
 214              	 
 215              	 
 216 0000 80B4     	 push {r7}
 217              	.LCFI24:
 218              	 .cfi_def_cfa_offset 4
 219              	 .cfi_offset 7,-4
 220 0002 83B0     	 sub sp,sp,#12
 221              	.LCFI25:
 222              	 .cfi_def_cfa_offset 16
 223 0004 00AF     	 add r7,sp,#0
 224              	.LCFI26:
 225              	 .cfi_def_cfa_register 7
 226 0006 7860     	 str r0,[r7,#4]
2169:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 227              	 .loc 1 2169 0
 228 0008 7B68     	 ldr r3,[r7,#4]
 229 000a D3F81431 	 ldr r3,[r3,#276]
 230 000e 03F00803 	 and r3,r3,#8
 231 0012 002B     	 cmp r3,#0
 232 0014 14BF     	 ite ne
 233 0016 0123     	 movne r3,#1
 234 0018 0023     	 moveq r3,#0
 235 001a DBB2     	 uxtb r3,r3
2170:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_usic.h **** }
 236              	 .loc 1 2170 0
 237 001c 1846     	 mov r0,r3
 238 001e 0C37     	 adds r7,r7,#12
 239              	.LCFI27:
 240              	 .cfi_def_cfa_offset 4
 241 0020 BD46     	 mov sp,r7
 242              	.LCFI28:
 243              	 .cfi_def_cfa_register 13
 244              	 
 245 0022 5DF8047B 	 ldr r7,[sp],#4
 246              	.LCFI29:
 247              	 .cfi_restore 7
 248              	 .cfi_def_cfa_offset 0
 249 0026 7047     	 bx lr
 250              	 .cfi_endproc
 251              	.LFE242:
 253              	 .section .text.XMC_UART_CH_Start,"ax",%progbits
 254              	 .align 2
 255              	 .thumb
 256              	 .thumb_func
 258              	XMC_UART_CH_Start:
 259              	.LFB252:
 260              	 .file 2 "C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc/xmc_uart.h"
   1:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
   2:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * @file xmc_uart.h
   3:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * @date 2020-12-05
   4:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
   5:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * @cond
   6:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *****************************************************************************
   7:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
   9:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * Copyright (c) 2015-2020, Infineon Technologies AG
  10:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * All rights reserved.
  11:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  12:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * Boost Software License - Version 1.0 - August 17th, 2003
  13:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  14:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * Permission is hereby granted, free of charge, to any person or organization
  15:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * obtaining a copy of the software and accompanying documentation covered by
  16:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * this license (the "Software") to use, reproduce, display, distribute,
  17:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * execute, and transmit the Software, and to prepare derivative works of the
  18:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * Software, and to permit third-parties to whom the Software is furnished to
  19:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * do so, all subject to the following:
  20:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  21:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * The copyright notices in the Software and this entire statement, including
  22:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * the above license grant, this restriction and the following disclaimer,
  23:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * must be included in all copies of the Software, in whole or in part, and
  24:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * all derivative works of the Software, unless such copies or derivative
  25:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * works are solely in the form of machine-executable object code generated by
  26:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * a source language processor.
  27:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  28:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * DEALINGS IN THE SOFTWARE.
  35:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  36:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * To improve the quality of the software, users are encouraged to share
  37:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * at XMCSupport@infineon.com.
  39:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *****************************************************************************
  40:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  41:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * Change History
  42:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * --------------
  43:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  44:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * 2015-02-20:
  45:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Initial
  46:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  47:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * 2015-05-20:
  48:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Description updated <br>
  49:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Added XMC_UART_CH_TriggerServiceRequest() and XMC_UART_CH_SelectInterruptNodePointer <br>
  50:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  51:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * 2015-06-20:
  52:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Removed version macros and declaration of GetDriverVersion API <br>
  53:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  54:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * 2015-09-01:
  55:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Modified XMC_UART_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  56:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Modified XMC_UART_CH_EVENT_t enum for supporting XMC_UART_CH_EnableEvent() and XMC_UART_CH_
  57:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *       for supporting multiple events configuration <br>
  58:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  59:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * 2016-05-20:
  60:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Added XMC_UART_CH_EnableDataTransmission() and XMC_UART_CH_DisableDataTransmission()
  61:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  62:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * 2017-10-25:
  63:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Added XMC_UART_CH_EnableMasterClock() and XMC_UART_CH_DisableMasterClock()
  64:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  65:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * 2019-05-07:
  66:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Added normal_divider_mode to XMC_UART_CH_CONFIG_t configuration structure.
  67:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *       It selects normal divider mode for baudrate generator instead of default fractional divider
  68:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *     - Added XMC_UART_CH_SetBaudrateEx()
  69:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  70:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * 2020-12-05:
  71:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *    - Added XMC_UART_CH_InitEx() that allows user select if automatic baudrate configuration shoul
  72:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * 
  73:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * @endcond
  74:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
  75:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** */
  76:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
  77:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #ifndef XMC_UART_H
  78:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART_H
  79:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
  80:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
  81:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * HEADER FILES
  82:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
  83:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
  84:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #include "xmc_usic.h"
  85:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
  86:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
  87:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @addtogroup XMClib XMC Peripheral Library
  88:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @{
  89:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
  90:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
  91:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
  92:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @addtogroup UART
  93:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @brief Universal Asynchronous Receiver/Transmitter (UART) driver for XMC microcontroller family.
  94:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
  95:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The UART driver uses Universal Serial Interface Channel(USIC) module to implement UART protocol.
  96:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * It provides APIs to configure USIC channel for UART communication. The driver enables the user
  97:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * in getting the status of UART protocol events, configuring interrupt service requests, protocol
  98:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * related parameter configuration etc.
  99:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 100:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * UART driver features:
 101:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Configuration structure XMC_UART_CH_CONFIG_t and initialization function XMC_UART_CH_Init()
 102:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Enumeration of events with their bit masks @ref XMC_UART_CH_EVENT_t, @ref XMC_UART_CH_STATUS_
 103:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Allows the selection of input source for the DX0 input stage using the API XMC_UART_CH_SetInp
 104:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Allows configuration of baudrate using XMC_UART_CH_SetBaudrate() and configuration of data le
 105:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  XMC_UART_CH_SetWordLength() and XMC_UART_CH_SetFrameLength()
 106:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Provides the status of UART protocol events, XMC_UART_CH_GetStatusFlag()
 107:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Allows transmission of data using XMC_UART_CH_Transmit() and gets received data using XMC_UAR
 108:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 109:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @{
 110:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 111:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 112:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 113:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * MACROS
 114:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 115:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 116:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #if defined(USIC0)
 117:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART0_CH0 XMC_USIC0_CH0 /**< USIC0 channel 0 base address */
 118:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART0_CH1 XMC_USIC0_CH1 /**< USIC0 channel 1 base address */
 119:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 120:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 121:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #if defined(USIC1)
 122:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART1_CH0 XMC_USIC1_CH0 /**< USIC1 channel 0 base address */
 123:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART1_CH1 XMC_USIC1_CH1 /**< USIC1 channel 1 base address */
 124:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 125:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 126:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #if defined(USIC2)
 127:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART2_CH0 XMC_USIC2_CH0 /**< USIC2 channel 0 base address */
 128:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART2_CH1 XMC_USIC2_CH1 /**< USIC2 channel 1 base address */
 129:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 130:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 131:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 132:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * ENUMS
 133:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 134:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 135:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 136:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * UART driver status
 137:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 138:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_STATUS
 139:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 140:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_OK,     /**< UART driver status : OK*/
 141:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_ERROR,  /**< UART driver status : ERROR */
 142:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_BUSY    /**< UART driver status : BUSY */
 143:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_STATUS_t;
 144:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 145:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 146:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * UART portocol status. The enum values can be used for getting the status of UART channel.
 147:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** *
 148:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** */
 149:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_STATUS_FLAG
 150:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 151:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMISSION_IDLE = USIC_CH_PSR_ASCMode_TXIDLE_Msk,                 /**< 
 152:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEPTION_IDLE = USIC_CH_PSR_ASCMode_RXIDLE_Msk,                    /**< 
 153:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED = USIC_CH_PSR_ASCMode_SBD_Msk,       /**< 
 154:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_COLLISION_DETECTED = USIC_CH_PSR_ASCMode_COL_Msk,                   /**< 
 155:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVER_NOISE_DETECTED = USIC_CH_PSR_ASCMode_RNS_Msk,              /**< 
 156:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_0 = USIC_CH_PSR_ASCMode_FER0_Msk,          /**< 
 157:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_1 = USIC_CH_PSR_ASCMode_FER1_Msk,          /**< 
 158:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVE_FRAME_FINISHED = USIC_CH_PSR_ASCMode_RFF_Msk,               /**< 
 159:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMITTER_FRAME_FINISHED = USIC_CH_PSR_ASCMode_TFF_Msk,           /**< 
 160:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSFER_STATUS_BUSY = USIC_CH_PSR_ASCMode_BUSY_Msk,                /**< 
 161:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_ASCMode_RSIF_Msk,           /**< 
 162:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_ASCMode_DLIF_Msk,                /**< 
 163:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_ASCMode_TSIF_Msk,           /**< 
 164:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_ASCMode_TBIF_Msk,          /**< 
 165:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_ASCMode_RIF_Msk,                   /**< 
 166:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_ASCMode_AIF_Msk,       /**< 
 167:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_ASCMode_BRGIF_Msk      /**< 
 168:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_STATUS_FLAG_t;
 169:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 170:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 171:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** * UART configuration events. The enums can be used for configuring events using the CCR register.
 172:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** */
 173:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_CH_UART_EVENT
 174:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 175:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk,  /**< Receive start event */
 176:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk,  /**< Data lost event */
 177:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk,  /**< Transmit shift event */
 178:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk,  /**< Transmit buffer event */
 179:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,   /**< Receive event */
 180:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,   /**< Alternate receive event */
 181:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 182:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 183:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_SYNCHRONIZATION_BREAK = USIC_CH_PCR_ASCMode_SBIEN_Msk, /**< Event synchronizati
 184:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_COLLISION = USIC_CH_PCR_ASCMode_CDEN_Msk,              /**< Event collision */
 185:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_RECEIVER_NOISE = USIC_CH_PCR_ASCMode_RNIEN_Msk,        /**< Event receiver nois
 186:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_FORMAT_ERROR = USIC_CH_PCR_ASCMode_FEIEN_Msk,          /**< Event format error 
 187:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_FRAME_FINISHED = USIC_CH_PCR_ASCMode_FFIEN_Msk         /**< Event frame finishe
 188:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_EVENT_t;
 189:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 190:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 191:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * UART Input sampling frequency options
 192:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 193:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_INPUT_SAMPLING_FREQ
 194:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 195:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_SAMPLING_FREQ_FPERIPH            = XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH,    
 196:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_D
 197:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_INPUT_SAMPLING_FREQ_t;
 198:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 199:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 200:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * UART input stages
 201:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 202:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_INPUT
 203:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 204:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_RXD = 0UL   /**< UART input stage DX0*/
 205:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #if UC_FAMILY == XMC1
 206:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   ,
 207:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_RXD1 = 3UL, /**< UART input stage DX3*/
 208:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_RXD2 = 5UL  /**< UART input stage DX5*/
 209:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 210:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_INPUT_t;
 211:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 212:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 213:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 214:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * UART channel interrupt node pointers
 215:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 216:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_INTERRUPT_NODE_POINTER
 217:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 218:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANS
 219:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANS
 220:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEI
 221:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTER
 222:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTO
 223:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_INTERRUPT_NODE_POINTER_t;
 224:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 225:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 226:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * DATA STRUCTURES
 227:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 228:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 229:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 230:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * UART initialization structure
 231:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** */
 232:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** typedef struct XMC_UART_CH_CONFIG
 233:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 234:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   uint32_t baudrate;                         /**< Desired baudrate. \b Range: minimum= 100, maximum
 235:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   bool normal_divider_mode;                  /**< Selects normal divider mode for baudrate generato
 236:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t data_bits;                         /**< Number of bits for the data field. Value configur
 237:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****                                                   \b Range: minimum= 1, maximum= 16*/
 238:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t frame_length;                      /**< Indicates nmber of bits in a frame. Configured as
 239:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****                                                   \b Range: minimum= 1, maximum= 63*/
 240:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t stop_bits;                         /**< Number of stop bits. \b Range: minimum= 1, maximu
 241:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t oversampling;						           /**< Number of samples for a symbol(DCTQ).\b Range: minimum
 242:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;     /**< Parity mode. \b Range: @ref XMC_USIC_CH_PARITY_MO
 243:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****                                                   @ref XMC_USIC_CH_PARITY_MODE_ODD*/
 244:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_CONFIG_t;
 245:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 246:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 247:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * API PROTOTYPES
 248:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 249:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 250:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #ifdef __cplusplus
 251:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** extern "C" {
 252:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 253:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 254:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 255:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 256:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, XMC_UART0_CH1,XMC_UART1_CH0, XMC_UART1_CH1,XMC_UART2_CH0, XM
 257:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param config Constant pointer to UART configuration structure of type @ref XMC_UART_CH_CONFIG_t
 258:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param init_brg Selects if the baudrate generator should be configured automatically.
 259:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return XMC_UART_CH_STATUS_t Status of initializing the USIC channel for UART protocol.\n
 260:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: @ref XMC_UART_CH_STATUS_OK if initialization is successful.\n
 261:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *                    @ref XMC_UART_CH_STATUS_ERROR if configuration of baudrate failed.
 262:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 263:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 264:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Initializes the USIC channel for UART protocol.\n\n
 265:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * During the initialization, USIC channel is enabled, baudrate is configured with the defined over
 266:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * in the intialization structure. If the oversampling value is set to 0 in the structure, the defa
 267:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * is considered. Sampling point for each symbol is configured at the half of sampling period. Symb
 268:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * majority decision among 3 samples.
 269:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Word length is configured with the number of data bits. If the value of \a frame_length is 0, th
 270:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * is set to the same value as word length. If \a frame_length is greater than 0, it is set as the 
 271:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Parity mode is set to the value configured for \a parity_mode.
 272:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The USIC channel should be set to UART mode by calling the XMC_UART_CH_Start() API after the ini
 273:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 274:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 275:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Start(), XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 276:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 277:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** void XMC_UART_CH_InitEx(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config, bool init
 278:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 279:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 280:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 281:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, XMC_UART0_CH1,XMC_UART1_CH0, XMC_UART1_CH1,XMC_UART2_CH0, XM
 282:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param config Constant pointer to UART configuration structure of type @ref XMC_UART_CH_CONFIG_t
 283:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return XMC_UART_CH_STATUS_t Status of initializing the USIC channel for UART protocol.\n
 284:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: @ref XMC_UART_CH_STATUS_OK if initialization is successful.\n
 285:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *                    @ref XMC_UART_CH_STATUS_ERROR if configuration of baudrate failed.
 286:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 287:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 288:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Initializes the USIC channel for UART protocol.\n\n
 289:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * During the initialization, USIC channel is enabled, baudrate is configured with the defined over
 290:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * in the intialization structure. If the oversampling value is set to 0 in the structure, the defa
 291:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * is considered. Sampling point for each symbol is configured at the half of sampling period. Symb
 292:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * majority decision among 3 samples.
 293:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Word length is configured with the number of data bits. If the value of \a frame_length is 0, th
 294:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * is set to the same value as word length. If \a frame_length is greater than 0, it is set as the 
 295:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Parity mode is set to the value configured for \a parity_mode.
 296:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The USIC channel should be set to UART mode by calling the XMC_UART_CH_Start() API after the ini
 297:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 298:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 299:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Start(), XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 300:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 301:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_Init(XMC_USIC_CH_t *const channel, const XMC_UART_CH_CONFIG_t *con
 302:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 303:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_InitEx(channel, config, true);
 304:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 305:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 306:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 307:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 308:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 309:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 310:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 311:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 312:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the USIC channel operation mode to UART mode.\n\n
 313:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * CCR register bitfield \a Mode is set to 2(UART mode). This API should be called after configurin
 314:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * the USIC channel. Transmission and reception can happen only when the UART mode is set.
 315:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * This is an inline function.
 316:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 317:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 318:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 319:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 320:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
 321:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 261              	 .loc 2 321 0
 262              	 .cfi_startproc
 263              	 
 264              	 
 265              	 
 266 0000 80B4     	 push {r7}
 267              	.LCFI30:
 268              	 .cfi_def_cfa_offset 4
 269              	 .cfi_offset 7,-4
 270 0002 83B0     	 sub sp,sp,#12
 271              	.LCFI31:
 272              	 .cfi_def_cfa_offset 16
 273 0004 00AF     	 add r7,sp,#0
 274              	.LCFI32:
 275              	 .cfi_def_cfa_register 7
 276 0006 7860     	 str r0,[r7,#4]
 322:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPER
 277              	 .loc 2 322 0
 278 0008 7B68     	 ldr r3,[r7,#4]
 279 000a 1B6C     	 ldr r3,[r3,#64]
 280 000c 23F00F03 	 bic r3,r3,#15
 281 0010 43F00202 	 orr r2,r3,#2
 282 0014 7B68     	 ldr r3,[r7,#4]
 283 0016 1A64     	 str r2,[r3,#64]
 323:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 284              	 .loc 2 323 0
 285 0018 0C37     	 adds r7,r7,#12
 286              	.LCFI33:
 287              	 .cfi_def_cfa_offset 4
 288 001a BD46     	 mov sp,r7
 289              	.LCFI34:
 290              	 .cfi_def_cfa_register 13
 291              	 
 292 001c 5DF8047B 	 ldr r7,[sp],#4
 293              	.LCFI35:
 294              	 .cfi_restore 7
 295              	 .cfi_def_cfa_offset 0
 296 0020 7047     	 bx lr
 297              	 .cfi_endproc
 298              	.LFE252:
 300 0022 00BF     	 .section .text.XMC_UART_CH_GetStatusFlag,"ax",%progbits
 301              	 .align 2
 302              	 .thumb
 303              	 .thumb_func
 305              	XMC_UART_CH_GetStatusFlag:
 306              	.LFB258:
 324:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 325:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 326:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 327:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 328:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return XMC_UART_CH_STATUS_t Status to indicate if the communication channel is stopped successf
 329:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *                              @ref XMC_UART_CH_STATUS_OK if the communication channel is stopped.
 330:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *                              @ref XMC_UART_CH_STATUS_BUSY if the communication channel is busy.
 331:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 332:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 333:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Stops the UART communication.\n\n
 334:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * CCR register bitfield \a Mode is reset. This disables the communication.
 335:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Before starting the communication again, the channel has to be reconfigured.
 336:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 337:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 338:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Init() \n\n\n
 339:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 340:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** XMC_UART_CH_STATUS_t XMC_UART_CH_Stop(XMC_USIC_CH_t *const channel);
 341:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 342:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 343:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 344:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				   \b Range: @ref XMC_UART0_CH0, XMC_UART0_CH1 ,XMC_UART1_CH0, XMC_UART1_CH1, XMC_UART2_CH0,
 345:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param rate Desired baudrate. \n
 346:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *           \b Range: minimum value = 100, maximum value depends on the peripheral clock frequency
 347:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				   and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/
 348:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 349:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					 This can be related to the number of samples for each logic state of the data signal.\n
 350:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					 \b Range: 4 to 32. Value should be chosen based on the protocol used.
 351:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return XMC_UART_CH_STATUS_t Status indicating the baudrate configuration.\n
 352:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 			     \b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 353:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					 @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 354:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 355:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description:</b><br>
 356:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the bus speed in bits per second.\n\n
 357:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Derives the values of \a STEP and PDIV to arrive at the optimum realistic speed possible.
 358:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \a oversampling is the number of samples to be taken for each symbol of UART protocol.
 359:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Default \a oversampling of 16 is considered if the input \a oversampling is less than 4. It is r
 360:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * a minimum oversampling of 4 for UART.
 361:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 362:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 363:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Init(), XMC_UART_CH_Stop(), XMC_USIC_CH_GetBaudrate()
 364:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 365:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** XMC_UART_CH_STATUS_t XMC_UART_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 366:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 367:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 368:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 369:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				   \b Range: @ref XMC_UART0_CH0, XMC_UART0_CH1 ,XMC_UART1_CH0, XMC_UART1_CH1, XMC_UART2_CH0,
 370:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param rate Desired baudrate. \n
 371:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *           \b Range: minimum value = 100, maximum value depends on the peripheral clock frequency
 372:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				   and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/
 373:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 374:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					 This can be related to the number of samples for each logic state of the data signal.\n
 375:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					 \b Range: 4 to 32. Value should be chosen based on the protocol used.
 376:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param normal_divider_mode Selects normal divider mode for baudrate generator instead of default
 377:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return XMC_UART_CH_STATUS_t Status indicating the baudrate configuration.\n
 378:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 			     \b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 379:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					 @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 380:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 381:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description:</b><br>
 382:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the bus speed in bits per second.\n\n
 383:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Derives the values of \a STEP and PDIV to arrive at the optimum realistic speed possible.
 384:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \a oversampling is the number of samples to be taken for each symbol of UART protocol.
 385:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Default \a oversampling of 16 is considered if the input \a oversampling is less than 4. It is r
 386:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * a minimum oversampling of 4 for UART.
 387:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 388:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 389:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Init(), XMC_UART_CH_Stop(), XMC_USIC_CH_GetBaudrate()
 390:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 391:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** XMC_UART_CH_STATUS_t XMC_UART_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_
 392:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 393:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 394:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 395:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 396:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  data Data to be transmitted. \n
 397:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: 16 bit unsigned data within the range 0 to 65535. Actual size of
 398:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          data transmitted depends on the configured number of bits for the UART protocol in the 
 399:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 400:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 401:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 402:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Transmits data over serial communication channel using UART protocol.\n\n
 403:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Based on the channel configuration, data is either put to the transmit FIFO or to TBUF register.
 404:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Before putting data to TBUF, the API waits for TBUF to finish shifting its contents to shift reg
 405:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * So user can continuously execute the API without checking for TBUF busy status. Based on the num
 406:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * data bits configured, the lower significant bits will be extracted for transmission.
 407:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 408:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Note: When FIFO is not configured, the API waits for the TBUF to be available.
 409:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * This makes the execution a blocking call.
 410:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 411:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 412:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_GetReceivedData() \n\n\n
 413:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 414:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data);
 415:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 416:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 417:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 418:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 419:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return uint16_t Received data over UART communication channel.
 420:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 421:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Provides one word of data received over UART communication channel.\n\n
 422:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Based on the channel configuration, data is either read from the receive FIFO or RBUF register.
 423:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Before returning the value, there is no check for data validity. User should check the appropria
 424:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * data receive flags(standard receive/alternative receive/FIFO standard receive/FIFO alternative r
 425:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * before executing the API. Reading from an empty receive FIFO can generate a receive error event.
 426:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 427:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 428:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_GetStatusFlag(), XMC_UART_CH_Transmit() \n\n\n
 429:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 430:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 431:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 432:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 433:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 434:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 435:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  word_length Data word length. \n
 436:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: minimum= 1, maximum= 16.
 437:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 438:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 439:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 440:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the data word length in number of bits.\n\n
 441:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Word length can range from 1 to 16. It indicates the number of data bits in a data word.
 442:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The value of \a word_length will be decremented by 1 before setting the value to \a SCTR registe
 443:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * If the UART data bits is more than 16, then the frame length should be set to the actual number 
 444:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * word length should be configured with the number of bits expected in each transaction. For examp
 445:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * for UART communication is 20 bits, then the frame length should be set as 20. Word length can be
 446:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * transmit and receive handling. If data is stored as 8bit array, then the word length can be set 
 447:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * a full message of UART data should be transmitted/ received as 3 data words.
 448:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 449:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 450:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_SetFrameLength() \n\n\n
 451:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 452:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
 453:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 454:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetWordLength(channel, word_length);
 455:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 456:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 457:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 458:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 459:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 460:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  frame_length Number of data bits in each UART frame. \n
 461:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: minimum= 1, maximum= 64.
 462:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 463:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 464:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 465:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the number of data bits for UART communication.\n\n
 466:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The frame length is configured by setting the input value to \a SCTR register.
 467:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The value of \a frame_length will be decremented by 1, before setting it to the register.
 468:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Frame length should not be set to 64 for UART communication.
 469:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 470:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 471:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_SetWordLength() \n\n\n
 472:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 473:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
 474:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 475:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetFrameLength(channel, frame_length);
 476:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 477:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 478:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 479:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 480:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 481:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  event Event bitmasks to enable. Use the type @ref XMC_UART_CH_EVENT_t for naming events.
 482:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART_CH_EVENT_RECEIVE_START, @ref XMC_UART_CH_EVENT_DATA_LOST,
 483:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  @ref XMC_UART_CH_EVENT_TRANSMIT_SHIFT, @ref XMC_UART_CH_EVENT_TRANSMIT_BUFFER,
 484:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  etc.
 485:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 486:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 487:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 488:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Enables interrupt events for UART communication.\n\n
 489:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
 490:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @ref XMC_UART_CH_EVENT_t enumerates multiple event bitmasks. These enumerations can be used as i
 491:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Events are configured by setting bits in the CCR register.
 492:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 493:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_DisableEvent(), XMC_UART_CH_SetInterruptNodePointer(), XMC_UART_CH_GetStatusFlag() \
 494:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 495:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** void XMC_UART_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 496:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 497:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 498:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 499:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 500:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  event Bitmask of events to disable. Use the type @ref XMC_UART_CH_EVENT_t for naming eve
 501:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART_CH_EVENT_RECEIVE_START, @ref XMC_UART_CH_EVENT_DATA_LOST,
 502:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  @ref XMC_UART_CH_EVENT_TRANSMIT_SHIFT, @ref XMC_UART_CH_EVENT_TRANSMIT_BUFFER,
 503:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  etc.
 504:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 505:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 506:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 507:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Disables the interrupt events by clearing the bits in CCR register.\n\n
 508:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
 509:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EVENT_FLAG_t enumerates multiple event bitmasks. These enumerations can be used as i
 510:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 511:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 512:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_ClearStatusFlag(), XMC_UART_CH_EnableEvent() \n\n\n
 513:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 514:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** void XMC_UART_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 515:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 516:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 517:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 518:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 519:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param service_request Service request number for generating protocol interrupts.\n
 520:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: 0 to 5.
 521:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 522:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 523:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 524:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the interrupt node for UART channel protocol events.\n\n
 525:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * For all the protocol events enlisted in the enumeration XMC_UART_CH_EVENT_t, one common
 526:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * interrupt gets generated. The service request connects the interrupt node to the UART
 527:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * protocol events.
 528:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
 529:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 530:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 531:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableEvent() \n\n\n
 532:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 533:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
 534:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****     const uint8_t service_request)
 535:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 536:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetInterruptNodePointer(channel, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
 537:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****                                       (uint32_t)service_request);
 538:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 539:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 540:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 541:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 542:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 543:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
 544:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 						  \b Range: @ref XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
 545:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 						  			@ref XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
 546:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param service_request Service request number.\n
 547:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 						  \b Range: 0 to 5.
 548:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 549:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 550:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 551:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the interrupt node for USIC channel events. \n\n
 552:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
 553:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
 554:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
 555:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 556:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 557:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableEvent() \n\n\n
 558:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 559:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SelectInterruptNodePointer(XMC_USIC_CH_t *const channel,
 560:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****     const XMC_UART_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
 561:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****     const uint32_t service_request)
 562:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 563:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetInterruptNodePointer(channel, (XMC_USIC_CH_INTERRUPT_NODE_POINTER_t)interrupt_node
 564:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****                                       (uint32_t)service_request);
 565:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 566:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 567:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 568:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 569:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				   \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@r
 570:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  service_request_line service request number of the event to be triggered. \n
 571:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 			\b Range: 0 to 5.
 572:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 573:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 574:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 575:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Trigger a UART interrupt service request.\n\n
 576:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * When the UART service request is triggered, the NVIC interrupt associated with it will be
 577:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * generated if enabled.
 578:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 579:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 580:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_SelectInterruptNodePointer() \n\n\n
 581:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 582:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
 583:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 584:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_TriggerServiceRequest(channel, (uint32_t)service_request_line);
 585:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 586:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 587:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 588:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 589:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 590:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return Status of UART channel events. \n
 591:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: Use @ref XMC_UART_CH_STATUS_FLAG_t enumerations for
 592:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					event bitmasks. @ref XMC_UART_CH_STATUS_FLAG_TRANSMISSION_IDLE, @ref XMC_UART_CH_STATUS_FLA
 593:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					@ref XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED etc.
 594:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 595:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 596:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Provides the status of UART channel events.\n\n
 597:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Status provided by the API represents the status of multiple events at their bit positions. The 
 598:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * obtained using the enumeration XMC_UART_CH_STATUS_FLAG_t. Event status is obtained by reading
 599:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * the register PSR_ASCMode.
 600:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 601:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 602:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableEvent(),  XMC_UART_CH_ClearStatusFlag()\n\n\n
 603:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 604:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE uint32_t XMC_UART_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 605:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 307              	 .loc 2 605 0
 308              	 .cfi_startproc
 309              	 
 310              	 
 311              	 
 312 0000 80B4     	 push {r7}
 313              	.LCFI36:
 314              	 .cfi_def_cfa_offset 4
 315              	 .cfi_offset 7,-4
 316 0002 83B0     	 sub sp,sp,#12
 317              	.LCFI37:
 318              	 .cfi_def_cfa_offset 16
 319 0004 00AF     	 add r7,sp,#0
 320              	.LCFI38:
 321              	 .cfi_def_cfa_register 7
 322 0006 7860     	 str r0,[r7,#4]
 606:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   return channel->PSR_ASCMode;
 323              	 .loc 2 606 0
 324 0008 7B68     	 ldr r3,[r7,#4]
 325 000a 9B6C     	 ldr r3,[r3,#72]
 607:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 326              	 .loc 2 607 0
 327 000c 1846     	 mov r0,r3
 328 000e 0C37     	 adds r7,r7,#12
 329              	.LCFI39:
 330              	 .cfi_def_cfa_offset 4
 331 0010 BD46     	 mov sp,r7
 332              	.LCFI40:
 333              	 .cfi_def_cfa_register 13
 334              	 
 335 0012 5DF8047B 	 ldr r7,[sp],#4
 336              	.LCFI41:
 337              	 .cfi_restore 7
 338              	 .cfi_def_cfa_offset 0
 339 0016 7047     	 bx lr
 340              	 .cfi_endproc
 341              	.LFE258:
 343              	 .section .text.XMC_UART_CH_ClearStatusFlag,"ax",%progbits
 344              	 .align 2
 345              	 .thumb
 346              	 .thumb_func
 348              	XMC_UART_CH_ClearStatusFlag:
 349              	.LFB259:
 608:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 609:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 610:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 611:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 612:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param flag UART events to be cleared. \n
 613:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: Use @ref XMC_UART_CH_STATUS_FLAG_t enumerations for
 614:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					event bitmasks. @ref XMC_UART_CH_STATUS_FLAG_TRANSMISSION_IDLE, @ref XMC_UART_CH_STATUS_FLA
 615:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					@ref XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED etc.
 616:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 617:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 618:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 619:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Clears the status of UART channel events.\n\n
 620:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
 621:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_STATUS_FLAG_t enumerates multiple event bitmasks. These enumerations can be used as 
 622:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Events are cleared by setting the bitmask to the PSCR register.
 623:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 624:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 625:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 626:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 627:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 628:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 350              	 .loc 2 628 0
 351              	 .cfi_startproc
 352              	 
 353              	 
 354              	 
 355 0000 80B4     	 push {r7}
 356              	.LCFI42:
 357              	 .cfi_def_cfa_offset 4
 358              	 .cfi_offset 7,-4
 359 0002 83B0     	 sub sp,sp,#12
 360              	.LCFI43:
 361              	 .cfi_def_cfa_offset 16
 362 0004 00AF     	 add r7,sp,#0
 363              	.LCFI44:
 364              	 .cfi_def_cfa_register 7
 365 0006 7860     	 str r0,[r7,#4]
 366 0008 3960     	 str r1,[r7]
 629:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   channel->PSCR = flag;
 367              	 .loc 2 629 0
 368 000a 7B68     	 ldr r3,[r7,#4]
 369 000c 3A68     	 ldr r2,[r7]
 370 000e DA64     	 str r2,[r3,#76]
 630:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 371              	 .loc 2 630 0
 372 0010 0C37     	 adds r7,r7,#12
 373              	.LCFI45:
 374              	 .cfi_def_cfa_offset 4
 375 0012 BD46     	 mov sp,r7
 376              	.LCFI46:
 377              	 .cfi_def_cfa_register 13
 378              	 
 379 0014 5DF8047B 	 ldr r7,[sp],#4
 380              	.LCFI47:
 381              	 .cfi_restore 7
 382              	 .cfi_def_cfa_offset 0
 383 0018 7047     	 bx lr
 384              	 .cfi_endproc
 385              	.LFE259:
 387 001a 00BF     	 .section .text.XMC_UART_CH_SetSamplePoint,"ax",%progbits
 388              	 .align 2
 389              	 .thumb
 390              	 .thumb_func
 392              	XMC_UART_CH_SetSamplePoint:
 393              	.LFB264:
 631:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 632:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 633:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 634:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 635:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param input UART channel input stage of type @ref XMC_UART_CH_INPUT_t. \n
 636:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: @ref XMC_UART_CH_INPUT_RXD (for DX0),
 637:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 					@ref XMC_UART_CH_INPUT_RXD1 (for DX3), @ref XMC_UART_CH_INPUT_RXD2 (for DX5).
 638:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param source Input source select for the input stage. The table provided below maps the decimal
 639:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 640:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 641:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * </tr></table>
 642:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 643:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 644:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 645:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets input soource for the UART communication.\n\n
 646:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * It is used for configuring the input stage for data reception.
 647:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage.
 648:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The API can be used for the input stages DX0, DX3 and DX5.
 649:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 650:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 651:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableInputInversion() \n\n\n
 652:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 653:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INP
 654:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 655:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~(USIC_CH_DX0CR_INSW_Msk | USIC_CH_DX0C
 656:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 657:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 658:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 659:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 660:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 661:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 662:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param pulse_length Length of the zero pulse in number of time quanta. \n
 663:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: 0 to 7.
 664:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 665:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 666:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 667:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the length of zero pulse in number of time quanta. Value 0 indicates one time quanta.\n\n
 668:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Maximum possible is 8 time quanta with the value configured as 7.\n
 669:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The value is set to PCR_ASCMode register.
 670:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 671:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableInputInversion(), XMC_UART_CH_SetSamplePoint() \n\n\n
 672:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 673:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** */
 674:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetPulseLength(XMC_USIC_CH_t *const channel, const uint8_t pulse_l
 675:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 676:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   channel->PCR_ASCMode = (uint32_t)(channel->PCR_ASCMode & (~USIC_CH_PCR_ASCMode_PL_Msk)) |
 677:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****                          ((uint32_t)pulse_length << USIC_CH_PCR_ASCMode_PL_Pos);
 678:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 679:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 680:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 681:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 682:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 683:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 684:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 685:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 686:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 687:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Enables the generation of the master clock MCLK.\n\n
 688:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 689:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_USIC_CH_SetMclkOutputPassiveLevel()\n\n\n
 690:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 691:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** */
 692:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)
 693:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 694:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   channel->PCR_ASCMode |= USIC_CH_PCR_ASCMode_MCLK_Msk;
 695:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 696:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 697:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 698:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 699:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 700:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 701:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 702:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 703:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Disables the generation of the master clock MCLK.\n\n
 704:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 705:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_USIC_CH_SetMclkOutputPassiveLevel()\n\n\n
 706:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 707:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** */
 708:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)
 709:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 710:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   channel->PCR_ASCMode &= (uint32_t)~USIC_CH_PCR_ASCMode_MCLK_Msk;
 711:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 712:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** 
 713:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** /**
 714:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 715:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 716:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @param sample_point Sample point among the number of samples. \n
 717:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: minimum= 0, maximum= \a oversampling (DCTQ).
 718:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 719:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  *
 720:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 721:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the sample point among the multiple samples for each UART symbol.\n\n
 722:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * The sample point is the one sample among number of samples set as oversampling. The value should
 723:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * the oversampling value. XMC_UART_CH_Init() sets the sample point to the sample at the centre. Fo
 724:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * example if the oversampling is 16, then the sample point is set to 9.
 725:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 726:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableInputInversion(), XMC_UART_CH_SetSamplePoint() \n\n\n
 727:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****  */
 728:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetSamplePoint(XMC_USIC_CH_t *const channel, const uint32_t sample
 729:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** {
 394              	 .loc 2 729 0
 395              	 .cfi_startproc
 396              	 
 397              	 
 398              	 
 399 0000 80B4     	 push {r7}
 400              	.LCFI48:
 401              	 .cfi_def_cfa_offset 4
 402              	 .cfi_offset 7,-4
 403 0002 83B0     	 sub sp,sp,#12
 404              	.LCFI49:
 405              	 .cfi_def_cfa_offset 16
 406 0004 00AF     	 add r7,sp,#0
 407              	.LCFI50:
 408              	 .cfi_def_cfa_register 7
 409 0006 7860     	 str r0,[r7,#4]
 410 0008 3960     	 str r1,[r7]
 730:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   channel->PCR_ASCMode = (uint32_t)((channel->PCR_ASCMode & (uint32_t)(~USIC_CH_PCR_ASCMode_SP_Msk)
 411              	 .loc 2 730 0
 412 000a 7B68     	 ldr r3,[r7,#4]
 413 000c DB6B     	 ldr r3,[r3,#60]
 414 000e 23F4F852 	 bic r2,r3,#7936
 731:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****                                     (sample_point << USIC_CH_PCR_ASCMode_SP_Pos));
 415              	 .loc 2 731 0
 416 0012 3B68     	 ldr r3,[r7]
 417 0014 1B02     	 lsls r3,r3,#8
 730:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h ****   channel->PCR_ASCMode = (uint32_t)((channel->PCR_ASCMode & (uint32_t)(~USIC_CH_PCR_ASCMode_SP_Msk)
 418              	 .loc 2 730 0
 419 0016 1A43     	 orrs r2,r2,r3
 420 0018 7B68     	 ldr r3,[r7,#4]
 421 001a DA63     	 str r2,[r3,#60]
 732:C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc\xmc_uart.h **** }
 422              	 .loc 2 732 0
 423 001c 0C37     	 adds r7,r7,#12
 424              	.LCFI51:
 425              	 .cfi_def_cfa_offset 4
 426 001e BD46     	 mov sp,r7
 427              	.LCFI52:
 428              	 .cfi_def_cfa_register 13
 429              	 
 430 0020 5DF8047B 	 ldr r7,[sp],#4
 431              	.LCFI53:
 432              	 .cfi_restore 7
 433              	 .cfi_def_cfa_offset 0
 434 0024 7047     	 bx lr
 435              	 .cfi_endproc
 436              	.LFE264:
 438              	 .global uart_event_status_flags
 439 0026 00BF     	 .section .rodata.uart_event_status_flags,"a",%progbits
 440              	 .align 2
 443              	uart_event_status_flags:
 444 0000 04000000 	 .word 4
 445 0004 10000000 	 .word 16
 446 0008 20000000 	 .word 32
 447 000c 40000000 	 .word 64
 448 0010 08000000 	 .word 8
 449              	 .global uart_event_conf_flags
 450              	 .section .rodata.uart_event_conf_flags,"a",%progbits
 451              	 .align 2
 454              	uart_event_conf_flags:
 455 0000 08000000 	 .word 8
 456 0004 20000000 	 .word 32
 457 0008 40000000 	 .word 64
 458 000c 40000000 	 .word 64
 459 0010 10000000 	 .word 16
 460              	 .section .text.UART_GetAppVersion,"ax",%progbits
 461              	 .align 2
 462              	 .global UART_GetAppVersion
 463              	 .thumb
 464              	 .thumb_func
 466              	UART_GetAppVersion:
 467              	.LFB290:
 468              	 .file 3 "../Dave/Generated/UART/uart.c"
   1:../Dave/Generated/UART/uart.c **** /**
   2:../Dave/Generated/UART/uart.c ****  * @file uart.c
   3:../Dave/Generated/UART/uart.c ****  * @date 2015-12-17
   4:../Dave/Generated/UART/uart.c ****  *
   5:../Dave/Generated/UART/uart.c ****  * NOTE:
   6:../Dave/Generated/UART/uart.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/UART/uart.c ****  *
   8:../Dave/Generated/UART/uart.c ****  * @cond
   9:../Dave/Generated/UART/uart.c ****  **************************************************************************************************
  10:../Dave/Generated/UART/uart.c ****  * UART v4.1.14 - Configures a USIC channel to perform transmit & receive operations using UART pro
  11:../Dave/Generated/UART/uart.c ****  *
  12:../Dave/Generated/UART/uart.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  13:../Dave/Generated/UART/uart.c ****  * All rights reserved.
  14:../Dave/Generated/UART/uart.c ****  *
  15:../Dave/Generated/UART/uart.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/UART/uart.c ****  * following conditions are met:
  17:../Dave/Generated/UART/uart.c ****  *
  18:../Dave/Generated/UART/uart.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/UART/uart.c ****  *   disclaimer.
  20:../Dave/Generated/UART/uart.c ****  *
  21:../Dave/Generated/UART/uart.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/UART/uart.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/UART/uart.c ****  *
  24:../Dave/Generated/UART/uart.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/UART/uart.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/UART/uart.c ****  *
  27:../Dave/Generated/UART/uart.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/UART/uart.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/UART/uart.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/UART/uart.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/UART/uart.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/UART/uart.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/UART/uart.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/UART/uart.c ****  *
  35:../Dave/Generated/UART/uart.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/UART/uart.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/UART/uart.c ****  **************************************************************************************************
  38:../Dave/Generated/UART/uart.c ****  *
  39:../Dave/Generated/UART/uart.c ****  * Change History
  40:../Dave/Generated/UART/uart.c ****  * --------------
  41:../Dave/Generated/UART/uart.c ****  *
  42:../Dave/Generated/UART/uart.c ****  * 2015-02-16:
  43:../Dave/Generated/UART/uart.c ****  *     - Initial version for DAVEv4
  44:../Dave/Generated/UART/uart.c ****  *
  45:../Dave/Generated/UART/uart.c ****  * 2015-06-20:
  46:../Dave/Generated/UART/uart.c ****  *     - Changed the abort API name from UART_Abort_Receive to UART_AbortReceive and added return t
  47:../Dave/Generated/UART/uart.c ****  *
  48:../Dave/Generated/UART/uart.c ****  * 2015-06-25:
  49:../Dave/Generated/UART/uart.c ****  *     - Changed protocol event handling to check event configuration
  50:../Dave/Generated/UART/uart.c ****  *
  51:../Dave/Generated/UART/uart.c ****  * 2015-07-06:
  52:../Dave/Generated/UART/uart.c ****  *     - Changed structure name from UART_DYNAMIC_t to UART_RUNTIME_t
  53:../Dave/Generated/UART/uart.c ****  *
  54:../Dave/Generated/UART/uart.c ****  * 2015-07-30:
  55:../Dave/Generated/UART/uart.c ****  *     - Added code for DMA and Direct mode handling
  56:../Dave/Generated/UART/uart.c ****  *
  57:../Dave/Generated/UART/uart.c ****  * @endcond
  58:../Dave/Generated/UART/uart.c ****  *
  59:../Dave/Generated/UART/uart.c ****  */
  60:../Dave/Generated/UART/uart.c **** 
  61:../Dave/Generated/UART/uart.c **** /**************************************************************************************************
  62:../Dave/Generated/UART/uart.c ****  * HEADER FILES
  63:../Dave/Generated/UART/uart.c ****  **************************************************************************************************
  64:../Dave/Generated/UART/uart.c **** #include "uart.h"
  65:../Dave/Generated/UART/uart.c **** 
  66:../Dave/Generated/UART/uart.c **** /**************************************************************************************************
  67:../Dave/Generated/UART/uart.c ****  * MACROS
  68:../Dave/Generated/UART/uart.c ****  **************************************************************************************************
  69:../Dave/Generated/UART/uart.c **** 
  70:../Dave/Generated/UART/uart.c **** /**************************************************************************************************
  71:../Dave/Generated/UART/uart.c ****  * LOCAL DATA
  72:../Dave/Generated/UART/uart.c ****  **************************************************************************************************
  73:../Dave/Generated/UART/uart.c **** const XMC_UART_CH_STATUS_FLAG_t uart_event_status_flags[UART_EVENT_MAX] = {
  74:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED,
  75:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_STATUS_FLAG_RECEIVER_NOISE_DETECTED,
  76:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_0,
  77:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_1,
  78:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_STATUS_FLAG_COLLISION_DETECTED
  79:../Dave/Generated/UART/uart.c **** };
  80:../Dave/Generated/UART/uart.c **** const XMC_UART_CH_EVENT_t uart_event_conf_flags[UART_EVENT_MAX] = {
  81:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_EVENT_SYNCHRONIZATION_BREAK,
  82:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_EVENT_RECEIVER_NOISE,
  83:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_EVENT_FORMAT_ERROR,
  84:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_EVENT_FORMAT_ERROR,
  85:../Dave/Generated/UART/uart.c ****   XMC_UART_CH_EVENT_COLLISION
  86:../Dave/Generated/UART/uart.c **** };
  87:../Dave/Generated/UART/uart.c **** /**************************************************************************************************
  88:../Dave/Generated/UART/uart.c ****  * LOCAL ROUTINES
  89:../Dave/Generated/UART/uart.c ****  **************************************************************************************************
  90:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_INTERRUPT_USED
  91:../Dave/Generated/UART/uart.c **** /*Function used for handling transmit interrupt.*/
  92:../Dave/Generated/UART/uart.c **** void UART_lTransmitHandler(const UART_t * const handle);
  93:../Dave/Generated/UART/uart.c **** #endif
  94:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_INTERRUPT_USED
  95:../Dave/Generated/UART/uart.c **** /*Function used for handling data reception interrupts.*/
  96:../Dave/Generated/UART/uart.c **** void UART_lReceiveHandler(const UART_t * const handle);
  97:../Dave/Generated/UART/uart.c **** /*Function used for reconfiguring rx FIFO while receiving data.*/
  98:../Dave/Generated/UART/uart.c **** static void UART_lReconfigureRxFIFO(const UART_t * const handle, uint32_t data_size);
  99:../Dave/Generated/UART/uart.c **** #endif
 100:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_DIRECT_USED
 101:../Dave/Generated/UART/uart.c **** /*Function for transmitting data using polling.*/
 102:../Dave/Generated/UART/uart.c **** static UART_STATUS_t UART_lStartTransmitPolling (const UART_t *const handle, uint8_t* data_ptr, uin
 103:../Dave/Generated/UART/uart.c **** #endif
 104:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_DIRECT_USED
 105:../Dave/Generated/UART/uart.c **** /*Function for receiving data using polling.*/
 106:../Dave/Generated/UART/uart.c **** static UART_STATUS_t UART_lStartReceivePolling (const UART_t *const handle, uint8_t* data_ptr, uint
 107:../Dave/Generated/UART/uart.c **** #endif
 108:../Dave/Generated/UART/uart.c **** /*Function used for handling protocol related interrupt.*/
 109:../Dave/Generated/UART/uart.c **** void UART_lProtocolHandler(const UART_t * const handle);
 110:../Dave/Generated/UART/uart.c **** 
 111:../Dave/Generated/UART/uart.c **** 
 112:../Dave/Generated/UART/uart.c **** /**************************************************************************************************
 113:../Dave/Generated/UART/uart.c ****  * API IMPLEMENTATION
 114:../Dave/Generated/UART/uart.c ****  **************************************************************************************************
 115:../Dave/Generated/UART/uart.c **** 
 116:../Dave/Generated/UART/uart.c **** /*
 117:../Dave/Generated/UART/uart.c ****  * @brief API to retrieve the version of the UART APP.
 118:../Dave/Generated/UART/uart.c ****  *
 119:../Dave/Generated/UART/uart.c ****  * @return DAVE_APP_VERSION_t Structure containing major version, minor version
 120:../Dave/Generated/UART/uart.c ****  *         and patch version.
 121:../Dave/Generated/UART/uart.c ****  */
 122:../Dave/Generated/UART/uart.c **** DAVE_APP_VERSION_t UART_GetAppVersion()
 123:../Dave/Generated/UART/uart.c **** {
 469              	 .loc 3 123 0
 470              	 .cfi_startproc
 471              	 
 472              	 
 473              	 
 474 0000 80B4     	 push {r7}
 475              	.LCFI54:
 476              	 .cfi_def_cfa_offset 4
 477              	 .cfi_offset 7,-4
 478 0002 83B0     	 sub sp,sp,#12
 479              	.LCFI55:
 480              	 .cfi_def_cfa_offset 16
 481 0004 00AF     	 add r7,sp,#0
 482              	.LCFI56:
 483              	 .cfi_def_cfa_register 7
 124:../Dave/Generated/UART/uart.c ****   DAVE_APP_VERSION_t version;
 125:../Dave/Generated/UART/uart.c **** 
 126:../Dave/Generated/UART/uart.c ****   version.major = UART_MAJOR_VERSION;
 484              	 .loc 3 126 0
 485 0006 0423     	 movs r3,#4
 486 0008 3B70     	 strb r3,[r7]
 127:../Dave/Generated/UART/uart.c ****   version.minor = UART_MINOR_VERSION;
 487              	 .loc 3 127 0
 488 000a 0123     	 movs r3,#1
 489 000c 7B70     	 strb r3,[r7,#1]
 128:../Dave/Generated/UART/uart.c ****   version.patch = UART_PATCH_VERSION;
 490              	 .loc 3 128 0
 491 000e 0E23     	 movs r3,#14
 492 0010 BB70     	 strb r3,[r7,#2]
 129:../Dave/Generated/UART/uart.c **** 
 130:../Dave/Generated/UART/uart.c ****   return version;
 493              	 .loc 3 130 0
 494 0012 3B1D     	 adds r3,r7,#4
 495 0014 3A46     	 mov r2,r7
 496 0016 1268     	 ldr r2,[r2]
 497 0018 1146     	 mov r1,r2
 498 001a 1980     	 strh r1,[r3]
 499 001c 0233     	 adds r3,r3,#2
 500 001e 120C     	 lsrs r2,r2,#16
 501 0020 1A70     	 strb r2,[r3]
 502 0022 0023     	 movs r3,#0
 503 0024 3A79     	 ldrb r2,[r7,#4]
 504 0026 62F30703 	 bfi r3,r2,#0,#8
 505 002a 7A79     	 ldrb r2,[r7,#5]
 506 002c 62F30F23 	 bfi r3,r2,#8,#8
 507 0030 BA79     	 ldrb r2,[r7,#6]
 508 0032 62F31743 	 bfi r3,r2,#16,#8
 131:../Dave/Generated/UART/uart.c **** }
 509              	 .loc 3 131 0
 510 0036 1846     	 mov r0,r3
 511 0038 0C37     	 adds r7,r7,#12
 512              	.LCFI57:
 513              	 .cfi_def_cfa_offset 4
 514 003a BD46     	 mov sp,r7
 515              	.LCFI58:
 516              	 .cfi_def_cfa_register 13
 517              	 
 518 003c 5DF8047B 	 ldr r7,[sp],#4
 519              	.LCFI59:
 520              	 .cfi_restore 7
 521              	 .cfi_def_cfa_offset 0
 522 0040 7047     	 bx lr
 523              	 .cfi_endproc
 524              	.LFE290:
 526 0042 00BF     	 .section .text.UART_Init,"ax",%progbits
 527              	 .align 2
 528              	 .global UART_Init
 529              	 .thumb
 530              	 .thumb_func
 532              	UART_Init:
 533              	.LFB291:
 132:../Dave/Generated/UART/uart.c **** 
 133:../Dave/Generated/UART/uart.c **** /*
 134:../Dave/Generated/UART/uart.c ****  * @brief Function to initialize the USIC Channel with GUI configured values.
 135:../Dave/Generated/UART/uart.c ****  *
 136:../Dave/Generated/UART/uart.c ****  * @param[in]  handle UART APP handle pointer of type UART_t*
 137:../Dave/Generated/UART/uart.c ****  *
 138:../Dave/Generated/UART/uart.c ****  * @return  UART_STATUS_t
 139:../Dave/Generated/UART/uart.c ****  *          UART_SUCCESS: for successful UART initialization.<BR>
 140:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_FAILURE  : If UART initialization fails.<BR>
 141:../Dave/Generated/UART/uart.c ****  *
 142:../Dave/Generated/UART/uart.c ****  */
 143:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_Init(const UART_t *const handle)
 144:../Dave/Generated/UART/uart.c **** {
 534              	 .loc 3 144 0
 535              	 .cfi_startproc
 536              	 
 537              	 
 538 0000 80B5     	 push {r7,lr}
 539              	.LCFI60:
 540              	 .cfi_def_cfa_offset 8
 541              	 .cfi_offset 7,-8
 542              	 .cfi_offset 14,-4
 543 0002 84B0     	 sub sp,sp,#16
 544              	.LCFI61:
 545              	 .cfi_def_cfa_offset 24
 546 0004 00AF     	 add r7,sp,#0
 547              	.LCFI62:
 548              	 .cfi_def_cfa_register 7
 549 0006 7860     	 str r0,[r7,#4]
 145:../Dave/Generated/UART/uart.c ****   UART_STATUS_t status = UART_STATUS_SUCCESS;
 550              	 .loc 3 145 0
 551 0008 0023     	 movs r3,#0
 552 000a FB73     	 strb r3,[r7,#15]
 146:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_Init : UART APP handle invalid", (((handle != NULL)&&
 147:../Dave/Generated/UART/uart.c ****       (handle->config != NULL)) &&((handle->config->fptr_uart_config != NULL)&&
 148:../Dave/Generated/UART/uart.c ****       (handle->runtime != NULL))));
 149:../Dave/Generated/UART/uart.c **** 
 150:../Dave/Generated/UART/uart.c ****   /*Initialize the multiplexers required for UART configuration*/
 151:../Dave/Generated/UART/uart.c ****   status = handle->config->fptr_uart_config();
 553              	 .loc 3 151 0
 554 000c 7B68     	 ldr r3,[r7,#4]
 555 000e 5B68     	 ldr r3,[r3,#4]
 556 0010 5B68     	 ldr r3,[r3,#4]
 557 0012 9847     	 blx r3
 558 0014 0346     	 mov r3,r0
 559 0016 FB73     	 strb r3,[r7,#15]
 152:../Dave/Generated/UART/uart.c **** 
 153:../Dave/Generated/UART/uart.c ****   return status;
 560              	 .loc 3 153 0
 561 0018 FB7B     	 ldrb r3,[r7,#15]
 154:../Dave/Generated/UART/uart.c **** }
 562              	 .loc 3 154 0
 563 001a 1846     	 mov r0,r3
 564 001c 1037     	 adds r7,r7,#16
 565              	.LCFI63:
 566              	 .cfi_def_cfa_offset 8
 567 001e BD46     	 mov sp,r7
 568              	.LCFI64:
 569              	 .cfi_def_cfa_register 13
 570              	 
 571 0020 80BD     	 pop {r7,pc}
 572              	 .cfi_endproc
 573              	.LFE291:
 575 0022 00BF     	 .section .text.UART_Transmit,"ax",%progbits
 576              	 .align 2
 577              	 .global UART_Transmit
 578              	 .thumb
 579              	 .thumb_func
 581              	UART_Transmit:
 582              	.LFB292:
 155:../Dave/Generated/UART/uart.c **** 
 156:../Dave/Generated/UART/uart.c **** /*
 157:../Dave/Generated/UART/uart.c ****  * @brief Common function to transmit data.
 158:../Dave/Generated/UART/uart.c ****  *
 159:../Dave/Generated/UART/uart.c ****  * @param[in]  handle UART APP handle pointer of type UART_t*
 160:../Dave/Generated/UART/uart.c ****  * @param[in]  data_ptr Pointer to data of type uint8_t
 161:../Dave/Generated/UART/uart.c ****  * @param[in]  count Number of uint8_t type bytes to be transmitted
 162:../Dave/Generated/UART/uart.c ****  *
 163:../Dave/Generated/UART/uart.c ****  * @return  UART_STATUS_t
 164:../Dave/Generated/UART/uart.c ****  *          UART_SUCCESS: If the data is put to transmit.<BR>
 165:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_BUSY  : If the channel is busy.<BR>
 166:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 167:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 168:../Dave/Generated/UART/uart.c ****  *
 169:../Dave/Generated/UART/uart.c ****  */
 170:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_Transmit(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
 171:../Dave/Generated/UART/uart.c **** {
 583              	 .loc 3 171 0
 584              	 .cfi_startproc
 585              	 
 586              	 
 587 0000 80B5     	 push {r7,lr}
 588              	.LCFI65:
 589              	 .cfi_def_cfa_offset 8
 590              	 .cfi_offset 7,-8
 591              	 .cfi_offset 14,-4
 592 0002 86B0     	 sub sp,sp,#24
 593              	.LCFI66:
 594              	 .cfi_def_cfa_offset 32
 595 0004 00AF     	 add r7,sp,#0
 596              	.LCFI67:
 597              	 .cfi_def_cfa_register 7
 598 0006 F860     	 str r0,[r7,#12]
 599 0008 B960     	 str r1,[r7,#8]
 600 000a 7A60     	 str r2,[r7,#4]
 172:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 601              	 .loc 3 172 0
 602 000c 0423     	 movs r3,#4
 603 000e FB75     	 strb r3,[r7,#23]
 173:../Dave/Generated/UART/uart.c **** 
 174:../Dave/Generated/UART/uart.c ****   switch(handle->config->transmit_mode)
 604              	 .loc 3 174 0
 605 0010 FB68     	 ldr r3,[r7,#12]
 606 0012 5B68     	 ldr r3,[r3,#4]
 607 0014 93F82130 	 ldrb r3,[r3,#33]
 608 0018 022B     	 cmp r3,#2
 609 001a 00D0     	 beq .L20
 175:../Dave/Generated/UART/uart.c ****   {
 176:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_INTERRUPT_USED
 177:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_INTERRUPT:
 178:../Dave/Generated/UART/uart.c ****     ret_stat = UART_StartTransmitIRQ(handle, data_ptr, count);
 179:../Dave/Generated/UART/uart.c ****     break;
 180:../Dave/Generated/UART/uart.c **** #endif
 181:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_DMA_USED
 182:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_DMA:
 183:../Dave/Generated/UART/uart.c ****     ret_stat = UART_StartTransmitDMA(handle, data_ptr, count);
 184:../Dave/Generated/UART/uart.c ****     break;
 185:../Dave/Generated/UART/uart.c **** #endif
 186:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_DIRECT_USED
 187:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_DIRECT:
 188:../Dave/Generated/UART/uart.c ****     ret_stat = UART_lStartTransmitPolling(handle, data_ptr, count);
 189:../Dave/Generated/UART/uart.c ****     break;
 190:../Dave/Generated/UART/uart.c **** #endif
 191:../Dave/Generated/UART/uart.c ****   default:
 192:../Dave/Generated/UART/uart.c ****     break;
 610              	 .loc 3 192 0
 611 001c 07E0     	 b .L21
 612              	.L20:
 188:../Dave/Generated/UART/uart.c ****     break;
 613              	 .loc 3 188 0
 614 001e F868     	 ldr r0,[r7,#12]
 615 0020 B968     	 ldr r1,[r7,#8]
 616 0022 7A68     	 ldr r2,[r7,#4]
 617 0024 FFF7FEFF 	 bl UART_lStartTransmitPolling
 618 0028 0346     	 mov r3,r0
 619 002a FB75     	 strb r3,[r7,#23]
 189:../Dave/Generated/UART/uart.c **** #endif
 620              	 .loc 3 189 0
 621 002c 00BF     	 nop
 622              	.L21:
 193:../Dave/Generated/UART/uart.c ****   }
 194:../Dave/Generated/UART/uart.c ****   return ret_stat;
 623              	 .loc 3 194 0
 624 002e FB7D     	 ldrb r3,[r7,#23]
 195:../Dave/Generated/UART/uart.c **** }
 625              	 .loc 3 195 0
 626 0030 1846     	 mov r0,r3
 627 0032 1837     	 adds r7,r7,#24
 628              	.LCFI68:
 629              	 .cfi_def_cfa_offset 8
 630 0034 BD46     	 mov sp,r7
 631              	.LCFI69:
 632              	 .cfi_def_cfa_register 13
 633              	 
 634 0036 80BD     	 pop {r7,pc}
 635              	 .cfi_endproc
 636              	.LFE292:
 638              	 .section .text.UART_Receive,"ax",%progbits
 639              	 .align 2
 640              	 .global UART_Receive
 641              	 .thumb
 642              	 .thumb_func
 644              	UART_Receive:
 645              	.LFB293:
 196:../Dave/Generated/UART/uart.c **** 
 197:../Dave/Generated/UART/uart.c **** /*
 198:../Dave/Generated/UART/uart.c ****  * @brief Common function to receive data.
 199:../Dave/Generated/UART/uart.c ****  *
 200:../Dave/Generated/UART/uart.c ****  * @param[in]  handle UART APP handle pointer of type UART_t*
 201:../Dave/Generated/UART/uart.c ****  * @param[in]  data_ptr Pointer to data of type uint8_t
 202:../Dave/Generated/UART/uart.c ****  * @param[in]  count Number of uint8_t type bytes to be received
 203:../Dave/Generated/UART/uart.c ****  *
 204:../Dave/Generated/UART/uart.c ****  * @return  UART_STATUS_t
 205:../Dave/Generated/UART/uart.c ****  *          UART_SUCCESS: If the data is put to transmit.<BR>
 206:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_BUSY  : If the channel is busy.<BR>
 207:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 208:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 209:../Dave/Generated/UART/uart.c ****  *
 210:../Dave/Generated/UART/uart.c ****  */
 211:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_Receive(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
 212:../Dave/Generated/UART/uart.c **** {
 646              	 .loc 3 212 0
 647              	 .cfi_startproc
 648              	 
 649              	 
 650 0000 80B5     	 push {r7,lr}
 651              	.LCFI70:
 652              	 .cfi_def_cfa_offset 8
 653              	 .cfi_offset 7,-8
 654              	 .cfi_offset 14,-4
 655 0002 86B0     	 sub sp,sp,#24
 656              	.LCFI71:
 657              	 .cfi_def_cfa_offset 32
 658 0004 00AF     	 add r7,sp,#0
 659              	.LCFI72:
 660              	 .cfi_def_cfa_register 7
 661 0006 F860     	 str r0,[r7,#12]
 662 0008 B960     	 str r1,[r7,#8]
 663 000a 7A60     	 str r2,[r7,#4]
 213:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 664              	 .loc 3 213 0
 665 000c 0423     	 movs r3,#4
 666 000e FB75     	 strb r3,[r7,#23]
 214:../Dave/Generated/UART/uart.c **** 
 215:../Dave/Generated/UART/uart.c ****   switch(handle->config->receive_mode)
 667              	 .loc 3 215 0
 668 0010 FB68     	 ldr r3,[r7,#12]
 669 0012 5B68     	 ldr r3,[r3,#4]
 670 0014 93F82230 	 ldrb r3,[r3,#34]
 671 0018 022B     	 cmp r3,#2
 672 001a 00D0     	 beq .L25
 216:../Dave/Generated/UART/uart.c ****   {
 217:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_INTERRUPT_USED
 218:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_INTERRUPT:
 219:../Dave/Generated/UART/uart.c ****     ret_stat = UART_StartReceiveIRQ(handle, data_ptr, count);
 220:../Dave/Generated/UART/uart.c ****     break;
 221:../Dave/Generated/UART/uart.c **** #endif
 222:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_DMA_USED
 223:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_DMA:
 224:../Dave/Generated/UART/uart.c ****     ret_stat = UART_StartReceiveDMA(handle, data_ptr, count);
 225:../Dave/Generated/UART/uart.c ****     break;
 226:../Dave/Generated/UART/uart.c **** #endif
 227:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_DIRECT_USED
 228:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_DIRECT:
 229:../Dave/Generated/UART/uart.c ****     ret_stat = UART_lStartReceivePolling(handle, data_ptr, count);
 230:../Dave/Generated/UART/uart.c ****     break;
 231:../Dave/Generated/UART/uart.c **** #endif
 232:../Dave/Generated/UART/uart.c ****   default:
 233:../Dave/Generated/UART/uart.c ****     break;
 673              	 .loc 3 233 0
 674 001c 07E0     	 b .L26
 675              	.L25:
 229:../Dave/Generated/UART/uart.c ****     break;
 676              	 .loc 3 229 0
 677 001e F868     	 ldr r0,[r7,#12]
 678 0020 B968     	 ldr r1,[r7,#8]
 679 0022 7A68     	 ldr r2,[r7,#4]
 680 0024 FFF7FEFF 	 bl UART_lStartReceivePolling
 681 0028 0346     	 mov r3,r0
 682 002a FB75     	 strb r3,[r7,#23]
 230:../Dave/Generated/UART/uart.c **** #endif
 683              	 .loc 3 230 0
 684 002c 00BF     	 nop
 685              	.L26:
 234:../Dave/Generated/UART/uart.c ****   }
 235:../Dave/Generated/UART/uart.c ****   return ret_stat;
 686              	 .loc 3 235 0
 687 002e FB7D     	 ldrb r3,[r7,#23]
 236:../Dave/Generated/UART/uart.c **** }
 688              	 .loc 3 236 0
 689 0030 1846     	 mov r0,r3
 690 0032 1837     	 adds r7,r7,#24
 691              	.LCFI73:
 692              	 .cfi_def_cfa_offset 8
 693 0034 BD46     	 mov sp,r7
 694              	.LCFI74:
 695              	 .cfi_def_cfa_register 13
 696              	 
 697 0036 80BD     	 pop {r7,pc}
 698              	 .cfi_endproc
 699              	.LFE293:
 701              	 .section .text.UART_SetBaudrate,"ax",%progbits
 702              	 .align 2
 703              	 .global UART_SetBaudrate
 704              	 .thumb
 705              	 .thumb_func
 707              	UART_SetBaudrate:
 708              	.LFB294:
 237:../Dave/Generated/UART/uart.c **** 
 238:../Dave/Generated/UART/uart.c **** #if (defined UART_TX_INTERRUPT_USED || defined UART_TX_DMA_USED)
 239:../Dave/Generated/UART/uart.c **** /*
 240:../Dave/Generated/UART/uart.c ****  * @brief Common function to abort ongoing transmission.
 241:../Dave/Generated/UART/uart.c ****  *
 242:../Dave/Generated/UART/uart.c ****  * @param[in]  handle UART APP handle pointer of type UART_t*
 243:../Dave/Generated/UART/uart.c ****  *
 244:../Dave/Generated/UART/uart.c ****  * @return  UART_STATUS_t
 245:../Dave/Generated/UART/uart.c ****  *          UART_SUCCESS: If the transmission is aborted.<BR>
 246:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_FAILURE: If the channel is not transmitting.<BR>
 247:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_MODE_MISMATCH: If the configured mode is Direct.<BR>
 248:../Dave/Generated/UART/uart.c ****  *
 249:../Dave/Generated/UART/uart.c ****  */
 250:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_AbortTransmit(const UART_t *const handle)
 251:../Dave/Generated/UART/uart.c **** {
 252:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_SUCCESS;
 253:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_DMA_USED
 254:../Dave/Generated/UART/uart.c ****   const UART_DMA_CONFIG_t * ptr_dma_config = handle->config->transmit_dma_config;
 255:../Dave/Generated/UART/uart.c ****   XMC_DMA_t * ptr_gpdma = handle->config->global_dma->dma;
 256:../Dave/Generated/UART/uart.c **** #endif
 257:../Dave/Generated/UART/uart.c **** 
 258:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_AbortTransmit: UART APP handle invalid", ((handle != NULL)&&
 259:../Dave/Generated/UART/uart.c ****             (handle->runtime != NULL)));
 260:../Dave/Generated/UART/uart.c **** 
 261:../Dave/Generated/UART/uart.c ****   /*Reset the user buffer pointer to null*/
 262:../Dave/Generated/UART/uart.c ****   handle->runtime->tx_busy = false;
 263:../Dave/Generated/UART/uart.c ****   handle->runtime->tx_data = NULL;
 264:../Dave/Generated/UART/uart.c **** 
 265:../Dave/Generated/UART/uart.c ****   switch(handle->config->transmit_mode)
 266:../Dave/Generated/UART/uart.c ****   {
 267:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_INTERRUPT_USED
 268:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_INTERRUPT:
 269:../Dave/Generated/UART/uart.c ****     /*Disable the transmit interrupts*/
 270:../Dave/Generated/UART/uart.c ****     if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 271:../Dave/Generated/UART/uart.c ****     {
 272:../Dave/Generated/UART/uart.c ****       /*Disable the transmit FIFO event*/
 273:../Dave/Generated/UART/uart.c ****       XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STAND
 274:../Dave/Generated/UART/uart.c ****       XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 275:../Dave/Generated/UART/uart.c ****     }
 276:../Dave/Generated/UART/uart.c ****     else
 277:../Dave/Generated/UART/uart.c ****     {
 278:../Dave/Generated/UART/uart.c ****       /*Disable the standard transmit event*/
 279:../Dave/Generated/UART/uart.c ****       XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 280:../Dave/Generated/UART/uart.c ****     }
 281:../Dave/Generated/UART/uart.c ****     XMC_USIC_CH_SetTransmitBufferStatus(handle->channel, XMC_USIC_CH_TBUF_STATUS_SET_IDLE);
 282:../Dave/Generated/UART/uart.c ****     break;
 283:../Dave/Generated/UART/uart.c **** #endif
 284:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_DMA_USED
 285:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_DMA:
 286:../Dave/Generated/UART/uart.c ****     /*Disable the standard transmit event*/
 287:../Dave/Generated/UART/uart.c ****     if (XMC_DMA_CH_IsEnabled(ptr_gpdma, ptr_dma_config->dma_channel))
 288:../Dave/Generated/UART/uart.c ****     {
 289:../Dave/Generated/UART/uart.c ****       XMC_DMA_CH_Disable(ptr_gpdma, ptr_dma_config->dma_channel);
 290:../Dave/Generated/UART/uart.c ****       while(XMC_DMA_CH_IsEnabled(ptr_gpdma, ptr_dma_config->dma_channel)==true)
 291:../Dave/Generated/UART/uart.c ****       {
 292:../Dave/Generated/UART/uart.c ****       }
 293:../Dave/Generated/UART/uart.c ****       XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 294:../Dave/Generated/UART/uart.c ****     }
 295:../Dave/Generated/UART/uart.c ****     XMC_USIC_CH_SetTransmitBufferStatus(handle->channel, XMC_USIC_CH_TBUF_STATUS_SET_IDLE);
 296:../Dave/Generated/UART/uart.c ****     break;
 297:../Dave/Generated/UART/uart.c **** #endif
 298:../Dave/Generated/UART/uart.c ****   default:
 299:../Dave/Generated/UART/uart.c ****     ret_stat = UART_STATUS_MODE_MISMATCH;
 300:../Dave/Generated/UART/uart.c ****     break;
 301:../Dave/Generated/UART/uart.c ****   }
 302:../Dave/Generated/UART/uart.c ****   return ret_stat;
 303:../Dave/Generated/UART/uart.c **** }
 304:../Dave/Generated/UART/uart.c **** #endif
 305:../Dave/Generated/UART/uart.c **** 
 306:../Dave/Generated/UART/uart.c **** #if (defined UART_RX_INTERRUPT_USED || defined UART_RX_DMA_USED)
 307:../Dave/Generated/UART/uart.c **** /*
 308:../Dave/Generated/UART/uart.c ****  * @brief Common function to abort ongoing reception.
 309:../Dave/Generated/UART/uart.c ****  *
 310:../Dave/Generated/UART/uart.c ****  * @param[in]  handle UART APP handle pointer of type UART_t*
 311:../Dave/Generated/UART/uart.c ****  *
 312:../Dave/Generated/UART/uart.c ****  * @return  UART_STATUS_t
 313:../Dave/Generated/UART/uart.c ****  *          UART_SUCCESS: If the reception is aborted.<BR>
 314:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_FAILURE  : If the channel is not busy.<BR>
 315:../Dave/Generated/UART/uart.c ****  *          UART_STATUS_MODE_MISMATCH: If the configured mode is Direct.<BR>
 316:../Dave/Generated/UART/uart.c ****  *
 317:../Dave/Generated/UART/uart.c ****  */
 318:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_AbortReceive(const UART_t *const handle)
 319:../Dave/Generated/UART/uart.c **** {
 320:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_SUCCESS;
 321:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_DMA_USED
 322:../Dave/Generated/UART/uart.c ****   const UART_DMA_CONFIG_t * ptr_dma_config = handle->config->receive_dma_config;
 323:../Dave/Generated/UART/uart.c ****   XMC_DMA_t * ptr_gpdma = handle->config->global_dma->dma;
 324:../Dave/Generated/UART/uart.c **** #endif
 325:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_AbortReceive: UART APP handle invalid", ((handle != NULL)&&
 326:../Dave/Generated/UART/uart.c ****             (handle->runtime != NULL)));
 327:../Dave/Generated/UART/uart.c **** 
 328:../Dave/Generated/UART/uart.c ****   /*Reset the user buffer pointer to null*/
 329:../Dave/Generated/UART/uart.c ****   handle->runtime->rx_busy = false;
 330:../Dave/Generated/UART/uart.c ****   handle->runtime->rx_data = NULL;
 331:../Dave/Generated/UART/uart.c ****   switch(handle->config->receive_mode)
 332:../Dave/Generated/UART/uart.c ****   {
 333:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_INTERRUPT_USED
 334:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_INTERRUPT:
 335:../Dave/Generated/UART/uart.c ****     /*Disable the receive interrupts*/
 336:../Dave/Generated/UART/uart.c ****     if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 337:../Dave/Generated/UART/uart.c ****     {
 338:../Dave/Generated/UART/uart.c ****       XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
 339:../Dave/Generated/UART/uart.c ****             ((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
 340:../Dave/Generated/UART/uart.c ****             (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
 341:../Dave/Generated/UART/uart.c ****     }
 342:../Dave/Generated/UART/uart.c ****     else
 343:../Dave/Generated/UART/uart.c ****     {
 344:../Dave/Generated/UART/uart.c ****       XMC_UART_CH_DisableEvent(handle->channel,
 345:../Dave/Generated/UART/uart.c ****             ((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE |
 346:../Dave/Generated/UART/uart.c ****             (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE));
 347:../Dave/Generated/UART/uart.c ****     }
 348:../Dave/Generated/UART/uart.c ****     break;
 349:../Dave/Generated/UART/uart.c **** #endif
 350:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_DMA_USED
 351:../Dave/Generated/UART/uart.c ****   case UART_TRANSFER_MODE_DMA:
 352:../Dave/Generated/UART/uart.c ****     /*Disable the receive interrupts*/
 353:../Dave/Generated/UART/uart.c ****     if (XMC_DMA_CH_IsEnabled(ptr_gpdma, ptr_dma_config->dma_channel))
 354:../Dave/Generated/UART/uart.c ****     {
 355:../Dave/Generated/UART/uart.c ****       XMC_DMA_CH_Disable(ptr_gpdma, ptr_dma_config->dma_channel);
 356:../Dave/Generated/UART/uart.c ****       while(XMC_DMA_CH_IsEnabled(ptr_gpdma, ptr_dma_config->dma_channel)==true)
 357:../Dave/Generated/UART/uart.c ****       {
 358:../Dave/Generated/UART/uart.c ****       }
 359:../Dave/Generated/UART/uart.c ****       XMC_UART_CH_DisableEvent(handle->channel,
 360:../Dave/Generated/UART/uart.c ****             ((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE |
 361:../Dave/Generated/UART/uart.c ****             (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE));
 362:../Dave/Generated/UART/uart.c ****     }
 363:../Dave/Generated/UART/uart.c ****     break;
 364:../Dave/Generated/UART/uart.c **** #endif
 365:../Dave/Generated/UART/uart.c ****   default:
 366:../Dave/Generated/UART/uart.c ****     ret_stat = UART_STATUS_MODE_MISMATCH;
 367:../Dave/Generated/UART/uart.c ****     break;
 368:../Dave/Generated/UART/uart.c ****   }
 369:../Dave/Generated/UART/uart.c ****   return ret_stat;
 370:../Dave/Generated/UART/uart.c **** }
 371:../Dave/Generated/UART/uart.c **** #endif
 372:../Dave/Generated/UART/uart.c **** 
 373:../Dave/Generated/UART/uart.c **** /*
 374:../Dave/Generated/UART/uart.c ****  * @brief Changes the baudrate of UART channel.
 375:../Dave/Generated/UART/uart.c ****  *
 376:../Dave/Generated/UART/uart.c ****  * @param UART_t * Pointer to the UART APP handle.
 377:../Dave/Generated/UART/uart.c ****  * @param baud Value of new baudrate.
 378:../Dave/Generated/UART/uart.c ****  * @param oversampling Number of samples to be considered for each symbol. 16 is the standard value
 379:../Dave/Generated/UART/uart.c ****  *
 380:../Dave/Generated/UART/uart.c ****  * @return UART_STATUS_t UART_STATUS_SUCCESS if baudrate changed successfully.
 381:../Dave/Generated/UART/uart.c ****  *                       UART_STATUS_BUSY if the UART channel is busy.
 382:../Dave/Generated/UART/uart.c ****  *
 383:../Dave/Generated/UART/uart.c ****  * \par<b>Description:</b><br>
 384:../Dave/Generated/UART/uart.c ****  * The function stops the channel, calculates the clock divider values to achieve the desired baudr
 385:../Dave/Generated/UART/uart.c ****  * Sets the divider values and reconfigures the channel as per the configuration in the UI. The cha
 386:../Dave/Generated/UART/uart.c ****  * enabled at the end of configuration.
 387:../Dave/Generated/UART/uart.c ****  */
 388:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_SetBaudrate(const UART_t * handle, uint32_t baud, uint32_t oversampling)
 389:../Dave/Generated/UART/uart.c **** {
 709              	 .loc 3 389 0
 710              	 .cfi_startproc
 711              	 
 712              	 
 713 0000 80B5     	 push {r7,lr}
 714              	.LCFI75:
 715              	 .cfi_def_cfa_offset 8
 716              	 .cfi_offset 7,-8
 717              	 .cfi_offset 14,-4
 718 0002 86B0     	 sub sp,sp,#24
 719              	.LCFI76:
 720              	 .cfi_def_cfa_offset 32
 721 0004 00AF     	 add r7,sp,#0
 722              	.LCFI77:
 723              	 .cfi_def_cfa_register 7
 724 0006 F860     	 str r0,[r7,#12]
 725 0008 B960     	 str r1,[r7,#8]
 726 000a 7A60     	 str r2,[r7,#4]
 390:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_BUSY;
 727              	 .loc 3 390 0
 728 000c 0223     	 movs r3,#2
 729 000e FB75     	 strb r3,[r7,#23]
 391:../Dave/Generated/UART/uart.c ****   const UART_TX_CONFIG_t * ptr_tx_conf = handle->config->tx_pin_config;
 730              	 .loc 3 391 0
 731 0010 FB68     	 ldr r3,[r7,#12]
 732 0012 5B68     	 ldr r3,[r3,#4]
 733 0014 DB69     	 ldr r3,[r3,#28]
 734 0016 3B61     	 str r3,[r7,#16]
 392:../Dave/Generated/UART/uart.c **** 
 393:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_SetBaudrate: UART APP handle invalid", ((handle != NULL)&&
 394:../Dave/Generated/UART/uart.c ****             ((handle->config != NULL) && (handle->runtime != NULL))));
 395:../Dave/Generated/UART/uart.c **** 
 396:../Dave/Generated/UART/uart.c ****   if ((handle->runtime->tx_busy == false) && (handle->runtime->rx_busy == false))
 735              	 .loc 3 396 0
 736 0018 FB68     	 ldr r3,[r7,#12]
 737 001a 9B68     	 ldr r3,[r3,#8]
 738 001c 1B7E     	 ldrb r3,[r3,#24]
 739 001e DBB2     	 uxtb r3,r3
 740 0020 83F00103 	 eor r3,r3,#1
 741 0024 DBB2     	 uxtb r3,r3
 742 0026 002B     	 cmp r3,#0
 743 0028 4DD0     	 beq .L29
 744              	 .loc 3 396 0 is_stmt 0 discriminator 1
 745 002a FB68     	 ldr r3,[r7,#12]
 746 002c 9B68     	 ldr r3,[r3,#8]
 747 002e 5B7E     	 ldrb r3,[r3,#25]
 748 0030 DBB2     	 uxtb r3,r3
 749 0032 83F00103 	 eor r3,r3,#1
 750 0036 DBB2     	 uxtb r3,r3
 751 0038 002B     	 cmp r3,#0
 752 003a 44D0     	 beq .L29
 397:../Dave/Generated/UART/uart.c ****   {
 398:../Dave/Generated/UART/uart.c ****     /* Set UART TX pin as input pin to avoid spikes on the pin.*/
 399:../Dave/Generated/UART/uart.c ****     if (handle->config->mode != UART_MODE_LOOPBACK)
 753              	 .loc 3 399 0 is_stmt 1
 754 003c FB68     	 ldr r3,[r7,#12]
 755 003e 5B68     	 ldr r3,[r3,#4]
 756 0040 93F82030 	 ldrb r3,[r3,#32]
 757 0044 022B     	 cmp r3,#2
 758 0046 08D0     	 beq .L30
 400:../Dave/Generated/UART/uart.c ****     {
 401:../Dave/Generated/UART/uart.c ****       XMC_GPIO_SetMode(ptr_tx_conf->port, ptr_tx_conf->pin, XMC_GPIO_MODE_INPUT_TRISTATE);
 759              	 .loc 3 401 0
 760 0048 3B69     	 ldr r3,[r7,#16]
 761 004a 1A68     	 ldr r2,[r3]
 762 004c 3B69     	 ldr r3,[r7,#16]
 763 004e 1B79     	 ldrb r3,[r3,#4]
 764 0050 1046     	 mov r0,r2
 765 0052 1946     	 mov r1,r3
 766 0054 0022     	 movs r2,#0
 767 0056 FFF7FEFF 	 bl XMC_GPIO_SetMode
 768              	.L30:
 402:../Dave/Generated/UART/uart.c ****     }
 403:../Dave/Generated/UART/uart.c ****     /* Stop the UART channel before changing the baudrate.*/
 404:../Dave/Generated/UART/uart.c ****     if (XMC_UART_CH_Stop(handle->channel) == XMC_UART_CH_STATUS_OK)
 769              	 .loc 3 404 0
 770 005a FB68     	 ldr r3,[r7,#12]
 771 005c 1B68     	 ldr r3,[r3]
 772 005e 1846     	 mov r0,r3
 773 0060 FFF7FEFF 	 bl XMC_UART_CH_Stop
 774 0064 0346     	 mov r3,r0
 775 0066 002B     	 cmp r3,#0
 776 0068 2BD1     	 bne .L31
 405:../Dave/Generated/UART/uart.c ****     {
 406:../Dave/Generated/UART/uart.c ****       /*Change the baudrate*/
 407:../Dave/Generated/UART/uart.c ****       ret_stat = (UART_STATUS_t)XMC_UART_CH_SetBaudrate(handle->channel, baud, oversampling);
 777              	 .loc 3 407 0
 778 006a FB68     	 ldr r3,[r7,#12]
 779 006c 1B68     	 ldr r3,[r3]
 780 006e 1846     	 mov r0,r3
 781 0070 B968     	 ldr r1,[r7,#8]
 782 0072 7A68     	 ldr r2,[r7,#4]
 783 0074 FFF7FEFF 	 bl XMC_UART_CH_SetBaudrate
 784 0078 0346     	 mov r3,r0
 785 007a FB75     	 strb r3,[r7,#23]
 408:../Dave/Generated/UART/uart.c ****       /*Set the sample point if the baudrate is modified*/
 409:../Dave/Generated/UART/uart.c ****       if (ret_stat == UART_STATUS_SUCCESS)
 786              	 .loc 3 409 0
 787 007c FB7D     	 ldrb r3,[r7,#23]
 788 007e 002B     	 cmp r3,#0
 789 0080 08D1     	 bne .L32
 410:../Dave/Generated/UART/uart.c ****       {
 411:../Dave/Generated/UART/uart.c ****         XMC_UART_CH_SetSamplePoint(handle->channel, (uint32_t)(oversampling >> 1U)+1U);
 790              	 .loc 3 411 0
 791 0082 FB68     	 ldr r3,[r7,#12]
 792 0084 1A68     	 ldr r2,[r3]
 793 0086 7B68     	 ldr r3,[r7,#4]
 794 0088 5B08     	 lsrs r3,r3,#1
 795 008a 0133     	 adds r3,r3,#1
 796 008c 1046     	 mov r0,r2
 797 008e 1946     	 mov r1,r3
 798 0090 FFF7FEFF 	 bl XMC_UART_CH_SetSamplePoint
 799              	.L32:
 412:../Dave/Generated/UART/uart.c ****       }
 413:../Dave/Generated/UART/uart.c ****       /*Enable UART*/
 414:../Dave/Generated/UART/uart.c ****       XMC_UART_CH_Start(handle->channel);
 800              	 .loc 3 414 0
 801 0094 FB68     	 ldr r3,[r7,#12]
 802 0096 1B68     	 ldr r3,[r3]
 803 0098 1846     	 mov r0,r3
 804 009a FFF7FEFF 	 bl XMC_UART_CH_Start
 415:../Dave/Generated/UART/uart.c ****       /* Initialize UART TX pin */
 416:../Dave/Generated/UART/uart.c ****       if (handle->config->mode != UART_MODE_LOOPBACK)
 805              	 .loc 3 416 0
 806 009e FB68     	 ldr r3,[r7,#12]
 807 00a0 5B68     	 ldr r3,[r3,#4]
 808 00a2 93F82030 	 ldrb r3,[r3,#32]
 809 00a6 022B     	 cmp r3,#2
 810 00a8 0DD0     	 beq .L29
 417:../Dave/Generated/UART/uart.c ****       {
 418:../Dave/Generated/UART/uart.c ****         XMC_GPIO_Init(ptr_tx_conf->port, ptr_tx_conf->pin, ptr_tx_conf->config);
 811              	 .loc 3 418 0
 812 00aa 3B69     	 ldr r3,[r7,#16]
 813 00ac 1968     	 ldr r1,[r3]
 814 00ae 3B69     	 ldr r3,[r7,#16]
 815 00b0 1A79     	 ldrb r2,[r3,#4]
 816 00b2 3B69     	 ldr r3,[r7,#16]
 817 00b4 9B68     	 ldr r3,[r3,#8]
 818 00b6 0846     	 mov r0,r1
 819 00b8 1146     	 mov r1,r2
 820 00ba 1A46     	 mov r2,r3
 821 00bc FFF7FEFF 	 bl XMC_GPIO_Init
 822 00c0 01E0     	 b .L29
 823              	.L31:
 419:../Dave/Generated/UART/uart.c ****       }
 420:../Dave/Generated/UART/uart.c ****     }
 421:../Dave/Generated/UART/uart.c ****     else
 422:../Dave/Generated/UART/uart.c ****     {
 423:../Dave/Generated/UART/uart.c ****       ret_stat = UART_STATUS_BUSY;
 824              	 .loc 3 423 0
 825 00c2 0223     	 movs r3,#2
 826 00c4 FB75     	 strb r3,[r7,#23]
 827              	.L29:
 424:../Dave/Generated/UART/uart.c ****     }
 425:../Dave/Generated/UART/uart.c ****   }
 426:../Dave/Generated/UART/uart.c ****   return ret_stat;
 828              	 .loc 3 426 0
 829 00c6 FB7D     	 ldrb r3,[r7,#23]
 427:../Dave/Generated/UART/uart.c **** }
 830              	 .loc 3 427 0
 831 00c8 1846     	 mov r0,r3
 832 00ca 1837     	 adds r7,r7,#24
 833              	.LCFI78:
 834              	 .cfi_def_cfa_offset 8
 835 00cc BD46     	 mov sp,r7
 836              	.LCFI79:
 837              	 .cfi_def_cfa_register 13
 838              	 
 839 00ce 80BD     	 pop {r7,pc}
 840              	 .cfi_endproc
 841              	.LFE294:
 843              	 .section .text.UART_lStartTransmitPolling,"ax",%progbits
 844              	 .align 2
 845              	 .thumb
 846              	 .thumb_func
 848              	UART_lStartTransmitPolling:
 849              	.LFB295:
 428:../Dave/Generated/UART/uart.c **** 
 429:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_INTERRUPT_USED
 430:../Dave/Generated/UART/uart.c **** /*
 431:../Dave/Generated/UART/uart.c ****  * @brief Registers a request for transmitting data over UART channel.
 432:../Dave/Generated/UART/uart.c ****  *
 433:../Dave/Generated/UART/uart.c ****  * @param[in]  UART_t*  UART APP handle pointer of type UART_t
 434:../Dave/Generated/UART/uart.c ****  * @param[in]  uint8_t* Pointer to data
 435:../Dave/Generated/UART/uart.c ****  * @param[in]  uint32_t Total no of words to be transmitted.
 436:../Dave/Generated/UART/uart.c ****  *
 437:../Dave/Generated/UART/uart.c ****  * @return  UART_STATUS_t UART_STATUS_SUCCESS if the request is accepted.
 438:../Dave/Generated/UART/uart.c ****  *                        UART_STATUS_BUSY if a transmission is in progress.
 439:../Dave/Generated/UART/uart.c ****  * Details of function:
 440:../Dave/Generated/UART/uart.c ****  * The data transmission is accomplished using transmit interrupt. User can configure
 441:../Dave/Generated/UART/uart.c ****  * a callback function in the APP UI. When the data is fully transmitted, the callback
 442:../Dave/Generated/UART/uart.c ****  * function will be executed. If transmit FIFO is enabled, the trigger limit is set to 0.
 443:../Dave/Generated/UART/uart.c ****  * So the transmit interrupt will be generated when all the data in FIFO is moved from FIFO.
 444:../Dave/Generated/UART/uart.c ****  *
 445:../Dave/Generated/UART/uart.c ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 446:../Dave/Generated/UART/uart.c ****  * request is registered.
 447:../Dave/Generated/UART/uart.c ****  *
 448:../Dave/Generated/UART/uart.c ****  *
 449:../Dave/Generated/UART/uart.c ****  */
 450:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_StartTransmitIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
 451:../Dave/Generated/UART/uart.c **** {
 452:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 453:../Dave/Generated/UART/uart.c ****   UART_RUNTIME_t * ptr_runtime = handle->runtime;
 454:../Dave/Generated/UART/uart.c **** 
 455:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_StartTransmitIRQ: UART APP handle invalid", ((handle != NULL)&&
 456:../Dave/Generated/UART/uart.c ****             (handle->runtime != NULL)));
 457:../Dave/Generated/UART/uart.c **** 
 458:../Dave/Generated/UART/uart.c ****   if (handle->config->transmit_mode == UART_TRANSFER_MODE_INTERRUPT)
 459:../Dave/Generated/UART/uart.c ****   {
 460:../Dave/Generated/UART/uart.c ****     ret_stat = UART_STATUS_BUSY;
 461:../Dave/Generated/UART/uart.c ****     if (ptr_runtime->tx_busy == false)
 462:../Dave/Generated/UART/uart.c ****     {
 463:../Dave/Generated/UART/uart.c ****       /*If there is no transmission in progress*/
 464:../Dave/Generated/UART/uart.c ****       if ((data_ptr != NULL) && (count > 0U))
 465:../Dave/Generated/UART/uart.c ****       {
 466:../Dave/Generated/UART/uart.c ****         /*Obtain the address of data, size of data*/
 467:../Dave/Generated/UART/uart.c ****         ptr_runtime->tx_data = data_ptr;
 468:../Dave/Generated/UART/uart.c ****         ptr_runtime->tx_data_count = count;
 469:../Dave/Generated/UART/uart.c ****         /*Initialize to first index and set the busy flag*/
 470:../Dave/Generated/UART/uart.c ****         ptr_runtime->tx_data_index = 0U;
 471:../Dave/Generated/UART/uart.c ****         ptr_runtime->tx_busy = true;
 472:../Dave/Generated/UART/uart.c **** 
 473:../Dave/Generated/UART/uart.c ****         /*Enable the transmit buffer event*/
 474:../Dave/Generated/UART/uart.c ****         if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 475:../Dave/Generated/UART/uart.c ****         {
 476:../Dave/Generated/UART/uart.c ****           /*Clear the transmit FIFO*/
 477:../Dave/Generated/UART/uart.c ****           XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 478:../Dave/Generated/UART/uart.c ****           /*Enable transmit buffer interrupt*/
 479:../Dave/Generated/UART/uart.c ****           XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_ST
 480:../Dave/Generated/UART/uart.c ****         }
 481:../Dave/Generated/UART/uart.c ****         else
 482:../Dave/Generated/UART/uart.c ****         {
 483:../Dave/Generated/UART/uart.c ****           XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 484:../Dave/Generated/UART/uart.c ****         }
 485:../Dave/Generated/UART/uart.c ****         ret_stat = UART_STATUS_SUCCESS;
 486:../Dave/Generated/UART/uart.c ****         /*Trigger the transmit buffer interrupt*/
 487:../Dave/Generated/UART/uart.c ****         XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
 488:../Dave/Generated/UART/uart.c ****       }
 489:../Dave/Generated/UART/uart.c ****       else
 490:../Dave/Generated/UART/uart.c ****       {
 491:../Dave/Generated/UART/uart.c ****         ret_stat = UART_STATUS_BUFFER_INVALID;
 492:../Dave/Generated/UART/uart.c ****       }
 493:../Dave/Generated/UART/uart.c ****     }
 494:../Dave/Generated/UART/uart.c ****   }
 495:../Dave/Generated/UART/uart.c ****   return ret_stat;
 496:../Dave/Generated/UART/uart.c **** }
 497:../Dave/Generated/UART/uart.c **** #endif
 498:../Dave/Generated/UART/uart.c **** 
 499:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_INTERRUPT_USED
 500:../Dave/Generated/UART/uart.c **** /*
 501:../Dave/Generated/UART/uart.c ****  * @brief Registers a request to receive data over UART channel.
 502:../Dave/Generated/UART/uart.c ****  *
 503:../Dave/Generated/UART/uart.c ****  * @param[in]  UART_t* UART APP handle pointer of type UART_t
 504:../Dave/Generated/UART/uart.c ****  * @param[in]  uint8_t*  Pointer to data array
 505:../Dave/Generated/UART/uart.c ****  * @param[in]  uint32_t  Total no of bytes to be read.
 506:../Dave/Generated/UART/uart.c ****  *
 507:../Dave/Generated/UART/uart.c ****  * @return  UART_STATUS_t UART_STATUS_SUCCESS if the request is accepted.
 508:../Dave/Generated/UART/uart.c ****  *                        UART_STATUS_BUSY if a reception is in progress.
 509:../Dave/Generated/UART/uart.c ****  * Details of function:
 510:../Dave/Generated/UART/uart.c ****  * This function registers the receive request by configuring the UART
 511:../Dave/Generated/UART/uart.c ****  * receive FIFO/Standard buffer (depending on the user configuration). The data
 512:../Dave/Generated/UART/uart.c ****  * is received asynchronously. When the requested number of data bytes are received,
 513:../Dave/Generated/UART/uart.c ****  * optionally, the user configured callback function will be executed. If a callback
 514:../Dave/Generated/UART/uart.c ****  * function is not configured on the APP UI, the user has to poll for the status of
 515:../Dave/Generated/UART/uart.c ****  * rx_busy variable of the APP handle structure.
 516:../Dave/Generated/UART/uart.c ****  *
 517:../Dave/Generated/UART/uart.c ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 518:../Dave/Generated/UART/uart.c ****  * request is registered.
 519:../Dave/Generated/UART/uart.c ****  *
 520:../Dave/Generated/UART/uart.c ****  *
 521:../Dave/Generated/UART/uart.c ****  */
 522:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_StartReceiveIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
 523:../Dave/Generated/UART/uart.c **** {
 524:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 525:../Dave/Generated/UART/uart.c ****   UART_RUNTIME_t * ptr_runtime = handle->runtime;
 526:../Dave/Generated/UART/uart.c **** 
 527:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_StartReceiveIRQ: UART APP handle invalid", ((handle != NULL)&&
 528:../Dave/Generated/UART/uart.c ****             (handle->runtime != NULL)));
 529:../Dave/Generated/UART/uart.c **** 
 530:../Dave/Generated/UART/uart.c ****   if (handle->config->receive_mode == UART_TRANSFER_MODE_INTERRUPT)
 531:../Dave/Generated/UART/uart.c ****   {
 532:../Dave/Generated/UART/uart.c ****     ret_stat = UART_STATUS_BUSY;
 533:../Dave/Generated/UART/uart.c ****     if (ptr_runtime->rx_busy == false)
 534:../Dave/Generated/UART/uart.c ****     {
 535:../Dave/Generated/UART/uart.c ****       /*If no active reception in progress*/
 536:../Dave/Generated/UART/uart.c ****       if ((data_ptr != NULL) && (count > 0U))
 537:../Dave/Generated/UART/uart.c ****       {
 538:../Dave/Generated/UART/uart.c ****         /*Obtain the address of data buffer and
 539:../Dave/Generated/UART/uart.c ****          * number of data bytes to be received*/
 540:../Dave/Generated/UART/uart.c ****         ptr_runtime->rx_data = data_ptr;
 541:../Dave/Generated/UART/uart.c ****         ptr_runtime->rx_data_count = count;
 542:../Dave/Generated/UART/uart.c ****         ptr_runtime->rx_busy = true;
 543:../Dave/Generated/UART/uart.c ****         ptr_runtime->rx_data_index = 0U;
 544:../Dave/Generated/UART/uart.c **** 
 545:../Dave/Generated/UART/uart.c ****         if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 546:../Dave/Generated/UART/uart.c ****         {
 547:../Dave/Generated/UART/uart.c ****           /*Clear the receive FIFO, configure the trigger lime
 548:../Dave/Generated/UART/uart.c ****            * and enable the receive events*/
 549:../Dave/Generated/UART/uart.c ****           XMC_USIC_CH_RXFIFO_Flush(handle->channel);
 550:../Dave/Generated/UART/uart.c **** 
 551:../Dave/Generated/UART/uart.c ****           /*Configure the FIFO trigger limit based on the required data size*/
 552:../Dave/Generated/UART/uart.c ****           UART_lReconfigureRxFIFO(handle, count);
 553:../Dave/Generated/UART/uart.c **** 
 554:../Dave/Generated/UART/uart.c ****           XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,
 555:../Dave/Generated/UART/uart.c ****             (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
 556:../Dave/Generated/UART/uart.c ****             (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
 557:../Dave/Generated/UART/uart.c ****         }
 558:../Dave/Generated/UART/uart.c ****         else
 559:../Dave/Generated/UART/uart.c ****         {
 560:../Dave/Generated/UART/uart.c ****           XMC_USIC_CH_EnableEvent(handle->channel,
 561:../Dave/Generated/UART/uart.c ****           (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_ALT
 562:../Dave/Generated/UART/uart.c ****         }
 563:../Dave/Generated/UART/uart.c ****         ret_stat = UART_STATUS_SUCCESS;
 564:../Dave/Generated/UART/uart.c ****       }
 565:../Dave/Generated/UART/uart.c ****       else
 566:../Dave/Generated/UART/uart.c ****       {
 567:../Dave/Generated/UART/uart.c ****         ret_stat = UART_STATUS_BUFFER_INVALID;
 568:../Dave/Generated/UART/uart.c ****       }
 569:../Dave/Generated/UART/uart.c ****     }
 570:../Dave/Generated/UART/uart.c ****   }
 571:../Dave/Generated/UART/uart.c ****   return ret_stat;
 572:../Dave/Generated/UART/uart.c **** }
 573:../Dave/Generated/UART/uart.c **** #endif
 574:../Dave/Generated/UART/uart.c **** 
 575:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_DMA_USED
 576:../Dave/Generated/UART/uart.c **** /*
 577:../Dave/Generated/UART/uart.c ****  * @brief Registers a request for transmitting data over UART channel using DMA.
 578:../Dave/Generated/UART/uart.c ****  *
 579:../Dave/Generated/UART/uart.c ****  * @param[in]  UART_t*  UART APP handle pointer of type UART_t
 580:../Dave/Generated/UART/uart.c ****  * @param[in]  uint8_t* Pointer to data
 581:../Dave/Generated/UART/uart.c ****  * @param[in]  uint32_t Total no of words to be transmitted.
 582:../Dave/Generated/UART/uart.c ****  *
 583:../Dave/Generated/UART/uart.c ****  * @return  UART_STATUS_t UART_STATUS_SUCCESS if the request is accepted.
 584:../Dave/Generated/UART/uart.c ****  *                        UART_STATUS_BUSY if a transmission is in progress.
 585:../Dave/Generated/UART/uart.c ****  * Details of function:
 586:../Dave/Generated/UART/uart.c ****  * The data transmission is accomplished using a DMA channel. User can configure
 587:../Dave/Generated/UART/uart.c ****  * a callback function in the APP UI. When the data is fully transmitted, the callback
 588:../Dave/Generated/UART/uart.c ****  * function will be executed.
 589:../Dave/Generated/UART/uart.c ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 590:../Dave/Generated/UART/uart.c ****  * request is registered.
 591:../Dave/Generated/UART/uart.c ****  *
 592:../Dave/Generated/UART/uart.c ****  *
 593:../Dave/Generated/UART/uart.c ****  */
 594:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_StartTransmitDMA(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
 595:../Dave/Generated/UART/uart.c **** {
 596:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 597:../Dave/Generated/UART/uart.c ****   UART_RUNTIME_t * ptr_runtime = handle->runtime;
 598:../Dave/Generated/UART/uart.c ****   const UART_DMA_CONFIG_t * ptr_dma_config = handle->config->transmit_dma_config;
 599:../Dave/Generated/UART/uart.c ****   XMC_DMA_t * ptr_gpdma = handle->config->global_dma->dma;
 600:../Dave/Generated/UART/uart.c **** 
 601:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_StartTransmitDMA: UART APP handle invalid", (((handle != NULL)&&
 602:../Dave/Generated/UART/uart.c ****             (handle->runtime != NULL))&&(handle->config != NULL)));
 603:../Dave/Generated/UART/uart.c **** 
 604:../Dave/Generated/UART/uart.c ****   if (handle->config->transmit_mode == UART_TRANSFER_MODE_DMA)
 605:../Dave/Generated/UART/uart.c ****   {
 606:../Dave/Generated/UART/uart.c ****     ret_stat = UART_STATUS_BUSY;
 607:../Dave/Generated/UART/uart.c ****     if (ptr_runtime->tx_busy == false)
 608:../Dave/Generated/UART/uart.c ****     {
 609:../Dave/Generated/UART/uart.c ****       /*If there is no transmission in progress*/
 610:../Dave/Generated/UART/uart.c ****       if ((data_ptr != NULL) && ((count > 0U) &&(count <= UART_DMA_MAXCOUNT)))
 611:../Dave/Generated/UART/uart.c ****       {
 612:../Dave/Generated/UART/uart.c ****         /*Obtain the address of data, size of data*/
 613:../Dave/Generated/UART/uart.c ****         ptr_runtime->tx_data = data_ptr;
 614:../Dave/Generated/UART/uart.c ****         ptr_runtime->tx_data_count = count;
 615:../Dave/Generated/UART/uart.c ****         /*Initialize to first index and set the busy flag*/
 616:../Dave/Generated/UART/uart.c ****         ptr_runtime->tx_data_index = 0U;
 617:../Dave/Generated/UART/uart.c ****         ptr_runtime->tx_busy = true;
 618:../Dave/Generated/UART/uart.c **** 
 619:../Dave/Generated/UART/uart.c ****         /*Enable transmit event generation*/
 620:../Dave/Generated/UART/uart.c ****         XMC_UART_CH_EnableEvent(handle->channel, (uint32_t)XMC_UART_CH_EVENT_TRANSMIT_BUFFER);
 621:../Dave/Generated/UART/uart.c ****         ret_stat = UART_STATUS_SUCCESS;
 622:../Dave/Generated/UART/uart.c **** 
 623:../Dave/Generated/UART/uart.c ****         /*Enable DMA channel*/
 624:../Dave/Generated/UART/uart.c ****         XMC_DMA_CH_SetBlockSize(ptr_gpdma, ptr_dma_config->dma_channel, count);
 625:../Dave/Generated/UART/uart.c ****         XMC_DMA_CH_SetSourceAddress(ptr_gpdma, ptr_dma_config->dma_channel, (uint32_t)data_ptr);
 626:../Dave/Generated/UART/uart.c ****         XMC_DMA_CH_SetDestinationAddress(ptr_gpdma, ptr_dma_config->dma_channel,
 627:../Dave/Generated/UART/uart.c ****                                          (uint32_t)&(handle->channel->TBUF[0]));
 628:../Dave/Generated/UART/uart.c ****         XMC_DMA_CH_Enable(ptr_gpdma, ptr_dma_config->dma_channel);
 629:../Dave/Generated/UART/uart.c ****       }
 630:../Dave/Generated/UART/uart.c ****       else
 631:../Dave/Generated/UART/uart.c ****       {
 632:../Dave/Generated/UART/uart.c ****         ret_stat = UART_STATUS_BUFFER_INVALID;
 633:../Dave/Generated/UART/uart.c ****       }
 634:../Dave/Generated/UART/uart.c ****     }
 635:../Dave/Generated/UART/uart.c ****   }
 636:../Dave/Generated/UART/uart.c ****   return ret_stat;
 637:../Dave/Generated/UART/uart.c **** }
 638:../Dave/Generated/UART/uart.c **** #endif
 639:../Dave/Generated/UART/uart.c **** 
 640:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_DMA_USED
 641:../Dave/Generated/UART/uart.c **** /*
 642:../Dave/Generated/UART/uart.c ****  * @brief Registers a request to receive data over UART channel using DMA.
 643:../Dave/Generated/UART/uart.c ****  *
 644:../Dave/Generated/UART/uart.c ****  * @param[in]  UART_t* UART APP handle pointer of type UART_t
 645:../Dave/Generated/UART/uart.c ****  * @param[in]  uint8_t*  Pointer to data array
 646:../Dave/Generated/UART/uart.c ****  * @param[in]  uint32_t  Total no of bytes to be read.
 647:../Dave/Generated/UART/uart.c ****  *
 648:../Dave/Generated/UART/uart.c ****  * @return  UART_STATUS_t UART_STATUS_SUCCESS if the request is accepted.
 649:../Dave/Generated/UART/uart.c ****  *                        UART_STATUS_BUSY if a reception is in progress.
 650:../Dave/Generated/UART/uart.c ****  * Details of function:
 651:../Dave/Generated/UART/uart.c ****  * This function registers the receive request by configuring the UART
 652:../Dave/Generated/UART/uart.c ****  * receive Standard buffer and the DMA channel. The data
 653:../Dave/Generated/UART/uart.c ****  * is received asynchronously. When the requested number of data bytes are received,
 654:../Dave/Generated/UART/uart.c ****  * optionally, the user configured callback function will be executed.
 655:../Dave/Generated/UART/uart.c ****  *
 656:../Dave/Generated/UART/uart.c ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 657:../Dave/Generated/UART/uart.c ****  * request is registered.
 658:../Dave/Generated/UART/uart.c ****  *
 659:../Dave/Generated/UART/uart.c ****  *
 660:../Dave/Generated/UART/uart.c ****  */
 661:../Dave/Generated/UART/uart.c **** UART_STATUS_t UART_StartReceiveDMA(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
 662:../Dave/Generated/UART/uart.c **** {
 663:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 664:../Dave/Generated/UART/uart.c ****   UART_RUNTIME_t * ptr_runtime = handle->runtime;
 665:../Dave/Generated/UART/uart.c ****   const UART_DMA_CONFIG_t * ptr_dma_config = handle->config->receive_dma_config;
 666:../Dave/Generated/UART/uart.c ****   XMC_DMA_t * ptr_gpdma = handle->config->global_dma->dma;
 667:../Dave/Generated/UART/uart.c **** 
 668:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_StartReceiveDMA: UART APP handle invalid", (((handle != NULL)&&
 669:../Dave/Generated/UART/uart.c ****             (handle->runtime != NULL)) && (handle->config != NULL)));
 670:../Dave/Generated/UART/uart.c **** 
 671:../Dave/Generated/UART/uart.c ****   if (handle->config->receive_mode == UART_TRANSFER_MODE_DMA)
 672:../Dave/Generated/UART/uart.c ****   {
 673:../Dave/Generated/UART/uart.c ****     ret_stat = UART_STATUS_BUSY;
 674:../Dave/Generated/UART/uart.c ****     if (ptr_runtime->rx_busy == false)
 675:../Dave/Generated/UART/uart.c ****     {
 676:../Dave/Generated/UART/uart.c ****       /*If no active reception in progress*/
 677:../Dave/Generated/UART/uart.c ****       if ((data_ptr != NULL) && ((count > 0U) && (count <= UART_DMA_MAXCOUNT)))
 678:../Dave/Generated/UART/uart.c ****       {
 679:../Dave/Generated/UART/uart.c ****         /*Obtain the address of data buffer and
 680:../Dave/Generated/UART/uart.c ****          * number of data bytes to be received*/
 681:../Dave/Generated/UART/uart.c ****         ptr_runtime->rx_data = data_ptr;
 682:../Dave/Generated/UART/uart.c ****         ptr_runtime->rx_data_count = count;
 683:../Dave/Generated/UART/uart.c ****         ptr_runtime->rx_busy = true;
 684:../Dave/Generated/UART/uart.c ****         ptr_runtime->rx_data_index = 0U;
 685:../Dave/Generated/UART/uart.c **** 
 686:../Dave/Generated/UART/uart.c ****         XMC_USIC_CH_EnableEvent(handle->channel,
 687:../Dave/Generated/UART/uart.c ****           (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_ALT
 688:../Dave/Generated/UART/uart.c ****         ret_stat = UART_STATUS_SUCCESS;
 689:../Dave/Generated/UART/uart.c **** 
 690:../Dave/Generated/UART/uart.c ****         /*Enable DMA channel*/
 691:../Dave/Generated/UART/uart.c ****         XMC_DMA_CH_SetBlockSize(ptr_gpdma, ptr_dma_config->dma_channel, count);
 692:../Dave/Generated/UART/uart.c ****         XMC_DMA_CH_SetSourceAddress(ptr_gpdma, ptr_dma_config->dma_channel, (uint32_t)&(handle->cha
 693:../Dave/Generated/UART/uart.c ****         XMC_DMA_CH_SetDestinationAddress(ptr_gpdma, ptr_dma_config->dma_channel, (uint32_t)data_ptr
 694:../Dave/Generated/UART/uart.c ****         XMC_DMA_CH_Enable(ptr_gpdma, ptr_dma_config->dma_channel);
 695:../Dave/Generated/UART/uart.c ****       }
 696:../Dave/Generated/UART/uart.c ****       else
 697:../Dave/Generated/UART/uart.c ****       {
 698:../Dave/Generated/UART/uart.c ****         ret_stat = UART_STATUS_BUFFER_INVALID;
 699:../Dave/Generated/UART/uart.c ****       }
 700:../Dave/Generated/UART/uart.c ****     }
 701:../Dave/Generated/UART/uart.c ****   }
 702:../Dave/Generated/UART/uart.c ****   return ret_stat;
 703:../Dave/Generated/UART/uart.c **** }
 704:../Dave/Generated/UART/uart.c **** #endif
 705:../Dave/Generated/UART/uart.c **** 
 706:../Dave/Generated/UART/uart.c **** #ifdef UART_TX_DIRECT_USED
 707:../Dave/Generated/UART/uart.c **** /*
 708:../Dave/Generated/UART/uart.c ****  * Polling method to transmit data.
 709:../Dave/Generated/UART/uart.c ****  * @param[in] UART_t* handle UART APP handle pointer
 710:../Dave/Generated/UART/uart.c ****  * @param[in] uint8_t*  Pointer to data array
 711:../Dave/Generated/UART/uart.c ****  * @param[in] uint32_t number of bytes to be transmitted.
 712:../Dave/Generated/UART/uart.c ****  *
 713:../Dave/Generated/UART/uart.c ****  * @return UART_STATUS_t Status of transmit request handling.
 714:../Dave/Generated/UART/uart.c ****  *
 715:../Dave/Generated/UART/uart.c ****  * Description:
 716:../Dave/Generated/UART/uart.c ****  * Transmits data by blocking the CPU until all data is sent. Transmission
 717:../Dave/Generated/UART/uart.c ****  * cannot be aborted since it is blocking implementation. Based on FIFO selection,
 718:../Dave/Generated/UART/uart.c ****  * either TBUF or IN register is updated with the data.
 719:../Dave/Generated/UART/uart.c ****  *
 720:../Dave/Generated/UART/uart.c ****  */
 721:../Dave/Generated/UART/uart.c **** static UART_STATUS_t UART_lStartTransmitPolling(const UART_t *const handle, uint8_t* data_ptr, uint
 722:../Dave/Generated/UART/uart.c **** {
 850              	 .loc 3 722 0
 851              	 .cfi_startproc
 852              	 
 853              	 
 854 0000 80B5     	 push {r7,lr}
 855              	.LCFI80:
 856              	 .cfi_def_cfa_offset 8
 857              	 .cfi_offset 7,-8
 858              	 .cfi_offset 14,-4
 859 0002 86B0     	 sub sp,sp,#24
 860              	.LCFI81:
 861              	 .cfi_def_cfa_offset 32
 862 0004 00AF     	 add r7,sp,#0
 863              	.LCFI82:
 864              	 .cfi_def_cfa_register 7
 865 0006 F860     	 str r0,[r7,#12]
 866 0008 B960     	 str r1,[r7,#8]
 867 000a 7A60     	 str r2,[r7,#4]
 723:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_BUFFER_INVALID;
 868              	 .loc 3 723 0
 869 000c 0323     	 movs r3,#3
 870 000e FB75     	 strb r3,[r7,#23]
 724:../Dave/Generated/UART/uart.c ****   uint32_t loc_index;
 725:../Dave/Generated/UART/uart.c **** 
 726:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_Transmit: UART APP handle invalid", (((handle != NULL)&&
 727:../Dave/Generated/UART/uart.c ****             (handle->runtime != NULL))&&(handle->config != NULL)));
 728:../Dave/Generated/UART/uart.c **** 
 729:../Dave/Generated/UART/uart.c ****   if ((data_ptr != NULL) && (count > 0U))
 871              	 .loc 3 729 0
 872 0010 BB68     	 ldr r3,[r7,#8]
 873 0012 002B     	 cmp r3,#0
 874 0014 58D0     	 beq .L36
 875              	 .loc 3 729 0 is_stmt 0 discriminator 1
 876 0016 7B68     	 ldr r3,[r7,#4]
 877 0018 002B     	 cmp r3,#0
 878 001a 55D0     	 beq .L36
 730:../Dave/Generated/UART/uart.c ****   {
 731:../Dave/Generated/UART/uart.c ****     ret_stat = UART_STATUS_BUSY;
 879              	 .loc 3 731 0 is_stmt 1
 880 001c 0223     	 movs r3,#2
 881 001e FB75     	 strb r3,[r7,#23]
 732:../Dave/Generated/UART/uart.c ****     if (handle->runtime->tx_busy == false)
 882              	 .loc 3 732 0
 883 0020 FB68     	 ldr r3,[r7,#12]
 884 0022 9B68     	 ldr r3,[r3,#8]
 885 0024 1B7E     	 ldrb r3,[r3,#24]
 886 0026 DBB2     	 uxtb r3,r3
 887 0028 83F00103 	 eor r3,r3,#1
 888 002c DBB2     	 uxtb r3,r3
 889 002e 002B     	 cmp r3,#0
 890 0030 4AD0     	 beq .L36
 733:../Dave/Generated/UART/uart.c ****     {
 734:../Dave/Generated/UART/uart.c ****       handle->runtime->tx_busy = true;
 891              	 .loc 3 734 0
 892 0032 FB68     	 ldr r3,[r7,#12]
 893 0034 9B68     	 ldr r3,[r3,#8]
 894 0036 0122     	 movs r2,#1
 895 0038 1A76     	 strb r2,[r3,#24]
 735:../Dave/Generated/UART/uart.c ****       if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 896              	 .loc 3 735 0
 897 003a FB68     	 ldr r3,[r7,#12]
 898 003c 5B68     	 ldr r3,[r3,#4]
 899 003e 93F82330 	 ldrb r3,[r3,#35]
 900 0042 002B     	 cmp r3,#0
 901 0044 04D0     	 beq .L37
 736:../Dave/Generated/UART/uart.c ****       {
 737:../Dave/Generated/UART/uart.c ****         /*Clear the transmit FIFO*/
 738:../Dave/Generated/UART/uart.c ****         XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 902              	 .loc 3 738 0
 903 0046 FB68     	 ldr r3,[r7,#12]
 904 0048 1B68     	 ldr r3,[r3]
 905 004a 1846     	 mov r0,r3
 906 004c FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Flush
 907              	.L37:
 739:../Dave/Generated/UART/uart.c ****       }
 740:../Dave/Generated/UART/uart.c ****       /*Loop through each byte*/
 741:../Dave/Generated/UART/uart.c ****       for (loc_index = 0U; loc_index < count; loc_index++)
 908              	 .loc 3 741 0
 909 0050 0023     	 movs r3,#0
 910 0052 3B61     	 str r3,[r7,#16]
 911 0054 1CE0     	 b .L38
 912              	.L41:
 742:../Dave/Generated/UART/uart.c ****       {
 743:../Dave/Generated/UART/uart.c ****         /*If FIFO is enabled, FIFO filling status should be checked
 744:../Dave/Generated/UART/uart.c ****          * to avoid overflow error*/
 745:../Dave/Generated/UART/uart.c ****         if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 913              	 .loc 3 745 0
 914 0056 FB68     	 ldr r3,[r7,#12]
 915 0058 5B68     	 ldr r3,[r3,#4]
 916 005a 93F82330 	 ldrb r3,[r3,#35]
 917 005e 002B     	 cmp r3,#0
 918 0060 08D0     	 beq .L39
 746:../Dave/Generated/UART/uart.c ****         {
 747:../Dave/Generated/UART/uart.c ****           /*Wait if transmit FIFO is full*/
 748:../Dave/Generated/UART/uart.c ****           while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == true)
 919              	 .loc 3 748 0
 920 0062 00BF     	 nop
 921              	.L40:
 922              	 .loc 3 748 0 is_stmt 0 discriminator 1
 923 0064 FB68     	 ldr r3,[r7,#12]
 924 0066 1B68     	 ldr r3,[r3]
 925 0068 1846     	 mov r0,r3
 926 006a FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_IsFull
 927 006e 0346     	 mov r3,r0
 928 0070 002B     	 cmp r3,#0
 929 0072 F7D1     	 bne .L40
 930              	.L39:
 749:../Dave/Generated/UART/uart.c ****           {
 750:../Dave/Generated/UART/uart.c ****           }
 751:../Dave/Generated/UART/uart.c ****         }
 752:../Dave/Generated/UART/uart.c ****         XMC_UART_CH_Transmit(handle->channel, (uint16_t)data_ptr[loc_index]);
 931              	 .loc 3 752 0 is_stmt 1 discriminator 2
 932 0074 FB68     	 ldr r3,[r7,#12]
 933 0076 1968     	 ldr r1,[r3]
 934 0078 BA68     	 ldr r2,[r7,#8]
 935 007a 3B69     	 ldr r3,[r7,#16]
 936 007c 1344     	 add r3,r3,r2
 937 007e 1B78     	 ldrb r3,[r3]
 938 0080 9BB2     	 uxth r3,r3
 939 0082 0846     	 mov r0,r1
 940 0084 1946     	 mov r1,r3
 941 0086 FFF7FEFF 	 bl XMC_UART_CH_Transmit
 741:../Dave/Generated/UART/uart.c ****       {
 942              	 .loc 3 741 0 discriminator 2
 943 008a 3B69     	 ldr r3,[r7,#16]
 944 008c 0133     	 adds r3,r3,#1
 945 008e 3B61     	 str r3,[r7,#16]
 946              	.L38:
 741:../Dave/Generated/UART/uart.c ****       {
 947              	 .loc 3 741 0 is_stmt 0 discriminator 1
 948 0090 3A69     	 ldr r2,[r7,#16]
 949 0092 7B68     	 ldr r3,[r7,#4]
 950 0094 9A42     	 cmp r2,r3
 951 0096 DED3     	 bcc .L41
 753:../Dave/Generated/UART/uart.c ****       }
 754:../Dave/Generated/UART/uart.c **** 
 755:../Dave/Generated/UART/uart.c ****       if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 952              	 .loc 3 755 0 is_stmt 1
 953 0098 FB68     	 ldr r3,[r7,#12]
 954 009a 5B68     	 ldr r3,[r3,#4]
 955 009c 93F82330 	 ldrb r3,[r3,#35]
 956 00a0 002B     	 cmp r3,#0
 957 00a2 0BD0     	 beq .L42
 756:../Dave/Generated/UART/uart.c ****       {
 757:../Dave/Generated/UART/uart.c ****         /*Wait till FIFO is empty*/
 758:../Dave/Generated/UART/uart.c ****         while (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == false)
 958              	 .loc 3 758 0
 959 00a4 00BF     	 nop
 960              	.L43:
 961              	 .loc 3 758 0 is_stmt 0 discriminator 1
 962 00a6 FB68     	 ldr r3,[r7,#12]
 963 00a8 1B68     	 ldr r3,[r3]
 964 00aa 1846     	 mov r0,r3
 965 00ac FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_IsEmpty
 966 00b0 0346     	 mov r3,r0
 967 00b2 83F00103 	 eor r3,r3,#1
 968 00b6 DBB2     	 uxtb r3,r3
 969 00b8 002B     	 cmp r3,#0
 970 00ba F4D1     	 bne .L43
 971              	.L42:
 759:../Dave/Generated/UART/uart.c ****         {
 760:../Dave/Generated/UART/uart.c ****         }
 761:../Dave/Generated/UART/uart.c ****       }
 762:../Dave/Generated/UART/uart.c ****       ret_stat = UART_STATUS_SUCCESS;
 972              	 .loc 3 762 0 is_stmt 1
 973 00bc 0023     	 movs r3,#0
 974 00be FB75     	 strb r3,[r7,#23]
 763:../Dave/Generated/UART/uart.c ****       handle->runtime->tx_busy = false;
 975              	 .loc 3 763 0
 976 00c0 FB68     	 ldr r3,[r7,#12]
 977 00c2 9B68     	 ldr r3,[r3,#8]
 978 00c4 0022     	 movs r2,#0
 979 00c6 1A76     	 strb r2,[r3,#24]
 980              	.L36:
 764:../Dave/Generated/UART/uart.c ****     }
 765:../Dave/Generated/UART/uart.c ****   }
 766:../Dave/Generated/UART/uart.c ****   return ret_stat;
 981              	 .loc 3 766 0
 982 00c8 FB7D     	 ldrb r3,[r7,#23]
 767:../Dave/Generated/UART/uart.c **** }
 983              	 .loc 3 767 0
 984 00ca 1846     	 mov r0,r3
 985 00cc 1837     	 adds r7,r7,#24
 986              	.LCFI83:
 987              	 .cfi_def_cfa_offset 8
 988 00ce BD46     	 mov sp,r7
 989              	.LCFI84:
 990              	 .cfi_def_cfa_register 13
 991              	 
 992 00d0 80BD     	 pop {r7,pc}
 993              	 .cfi_endproc
 994              	.LFE295:
 996 00d2 00BF     	 .section .text.UART_lStartReceivePolling,"ax",%progbits
 997              	 .align 2
 998              	 .thumb
 999              	 .thumb_func
 1001              	UART_lStartReceivePolling:
 1002              	.LFB296:
 768:../Dave/Generated/UART/uart.c **** #endif
 769:../Dave/Generated/UART/uart.c **** 
 770:../Dave/Generated/UART/uart.c **** #ifdef UART_RX_DIRECT_USED
 771:../Dave/Generated/UART/uart.c **** /*
 772:../Dave/Generated/UART/uart.c ****  * Polling method to receive data.
 773:../Dave/Generated/UART/uart.c ****  * @param[in] UART_t* handle UART APP handle pointer
 774:../Dave/Generated/UART/uart.c ****  * @param[in] uint8_t*  Pointer to data array
 775:../Dave/Generated/UART/uart.c ****  * @param[in] uint32_t number of bytes to be received.
 776:../Dave/Generated/UART/uart.c ****  *
 777:../Dave/Generated/UART/uart.c ****  * @return UART_STATUS_t Status of receive request handling.
 778:../Dave/Generated/UART/uart.c ****  *
 779:../Dave/Generated/UART/uart.c ****  * Description:
 780:../Dave/Generated/UART/uart.c ****  * Receives data by blocking the CPU until all data is received. Reception
 781:../Dave/Generated/UART/uart.c ****  * cannot be aborted since it is blocking implementation. Based on FIFO selection,
 782:../Dave/Generated/UART/uart.c ****  * either RBUF or OUT register will be read.
 783:../Dave/Generated/UART/uart.c ****  *
 784:../Dave/Generated/UART/uart.c ****  */
 785:../Dave/Generated/UART/uart.c **** static UART_STATUS_t UART_lStartReceivePolling(const UART_t *const handle, uint8_t* data_ptr, uint3
 786:../Dave/Generated/UART/uart.c **** {
 1003              	 .loc 3 786 0
 1004              	 .cfi_startproc
 1005              	 
 1006              	 
 1007 0000 90B5     	 push {r4,r7,lr}
 1008              	.LCFI85:
 1009              	 .cfi_def_cfa_offset 12
 1010              	 .cfi_offset 4,-12
 1011              	 .cfi_offset 7,-8
 1012              	 .cfi_offset 14,-4
 1013 0002 89B0     	 sub sp,sp,#36
 1014              	.LCFI86:
 1015              	 .cfi_def_cfa_offset 48
 1016 0004 00AF     	 add r7,sp,#0
 1017              	.LCFI87:
 1018              	 .cfi_def_cfa_register 7
 1019 0006 F860     	 str r0,[r7,#12]
 1020 0008 B960     	 str r1,[r7,#8]
 1021 000a 7A60     	 str r2,[r7,#4]
 787:../Dave/Generated/UART/uart.c ****   UART_STATUS_t ret_stat = UART_STATUS_BUFFER_INVALID;
 1022              	 .loc 3 787 0
 1023 000c 0323     	 movs r3,#3
 1024 000e FB77     	 strb r3,[r7,#31]
 788:../Dave/Generated/UART/uart.c ****   uint32_t loc_index;
 789:../Dave/Generated/UART/uart.c ****   uint32_t loc_status;
 790:../Dave/Generated/UART/uart.c **** 
 791:../Dave/Generated/UART/uart.c ****   XMC_ASSERT("UART_Receive: UART APP handle invalid", ((handle != NULL)&&
 792:../Dave/Generated/UART/uart.c ****             (handle->runtime != NULL)));
 793:../Dave/Generated/UART/uart.c **** 
 794:../Dave/Generated/UART/uart.c ****   if ((data_ptr != NULL) && (count > 0U))
 1025              	 .loc 3 794 0
 1026 0010 BB68     	 ldr r3,[r7,#8]
 1027 0012 002B     	 cmp r3,#0
 1028 0014 60D0     	 beq .L46
 1029              	 .loc 3 794 0 is_stmt 0 discriminator 1
 1030 0016 7B68     	 ldr r3,[r7,#4]
 1031 0018 002B     	 cmp r3,#0
 1032 001a 5DD0     	 beq .L46
 795:../Dave/Generated/UART/uart.c ****   {
 796:../Dave/Generated/UART/uart.c ****     ret_stat = UART_STATUS_BUSY;
 1033              	 .loc 3 796 0 is_stmt 1
 1034 001c 0223     	 movs r3,#2
 1035 001e FB77     	 strb r3,[r7,#31]
 797:../Dave/Generated/UART/uart.c ****     if (handle->runtime->rx_busy == false)
 1036              	 .loc 3 797 0
 1037 0020 FB68     	 ldr r3,[r7,#12]
 1038 0022 9B68     	 ldr r3,[r3,#8]
 1039 0024 5B7E     	 ldrb r3,[r3,#25]
 1040 0026 DBB2     	 uxtb r3,r3
 1041 0028 83F00103 	 eor r3,r3,#1
 1042 002c DBB2     	 uxtb r3,r3
 1043 002e 002B     	 cmp r3,#0
 1044 0030 52D0     	 beq .L46
 798:../Dave/Generated/UART/uart.c ****     {
 799:../Dave/Generated/UART/uart.c ****       handle->runtime->rx_busy = true;
 1045              	 .loc 3 799 0
 1046 0032 FB68     	 ldr r3,[r7,#12]
 1047 0034 9B68     	 ldr r3,[r3,#8]
 1048 0036 0122     	 movs r2,#1
 1049 0038 5A76     	 strb r2,[r3,#25]
 800:../Dave/Generated/UART/uart.c ****       if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 1050              	 .loc 3 800 0
 1051 003a FB68     	 ldr r3,[r7,#12]
 1052 003c 5B68     	 ldr r3,[r3,#4]
 1053 003e 93F82430 	 ldrb r3,[r3,#36]
 1054 0042 002B     	 cmp r3,#0
 1055 0044 04D0     	 beq .L47
 801:../Dave/Generated/UART/uart.c ****       {
 802:../Dave/Generated/UART/uart.c ****         /*Clear the receive FIFO, configure the trigger lime
 803:../Dave/Generated/UART/uart.c ****          * and enable the receive events*/
 804:../Dave/Generated/UART/uart.c ****         XMC_USIC_CH_RXFIFO_Flush(handle->channel);
 1056              	 .loc 3 804 0
 1057 0046 FB68     	 ldr r3,[r7,#12]
 1058 0048 1B68     	 ldr r3,[r3]
 1059 004a 1846     	 mov r0,r3
 1060 004c FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Flush
 1061              	.L47:
 805:../Dave/Generated/UART/uart.c ****       }
 806:../Dave/Generated/UART/uart.c ****       for (loc_index = 0U; loc_index < count; loc_index++)
 1062              	 .loc 3 806 0
 1063 0050 0023     	 movs r3,#0
 1064 0052 BB61     	 str r3,[r7,#24]
 1065 0054 36E0     	 b .L48
 1066              	.L54:
 807:../Dave/Generated/UART/uart.c ****       {
 808:../Dave/Generated/UART/uart.c ****         /*If receive FIFO is configured, wait for FIFO to get data.*/
 809:../Dave/Generated/UART/uart.c ****         if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 1067              	 .loc 3 809 0
 1068 0056 FB68     	 ldr r3,[r7,#12]
 1069 0058 5B68     	 ldr r3,[r3,#4]
 1070 005a 93F82430 	 ldrb r3,[r3,#36]
 1071 005e 002B     	 cmp r3,#0
 1072 0060 09D0     	 beq .L49
 810:../Dave/Generated/UART/uart.c ****         {
 811:../Dave/Generated/UART/uart.c ****           /*Wait if FIFO empty*/
 812:../Dave/Generated/UART/uart.c ****           while(XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == true)
 1073              	 .loc 3 812 0
 1074 0062 00BF     	 nop
 1075              	.L50:
 1076              	 .loc 3 812 0 is_stmt 0 discriminator 1
 1077 0064 FB68     	 ldr r3,[r7,#12]
 1078 0066 1B68     	 ldr r3,[r3]
 1079 0068 1846     	 mov r0,r3
 1080 006a FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_IsEmpty
 1081 006e 0346     	 mov r3,r0
 1082 0070 002B     	 cmp r3,#0
 1083 0072 F7D1     	 bne .L50
 1084 0074 18E0     	 b .L51
 1085              	.L49:
 813:../Dave/Generated/UART/uart.c ****           {
 814:../Dave/Generated/UART/uart.c ****           }
 815:../Dave/Generated/UART/uart.c ****         }
 816:../Dave/Generated/UART/uart.c ****         else
 817:../Dave/Generated/UART/uart.c ****         {
 818:../Dave/Generated/UART/uart.c ****           /*Wait for RIF or AIF flag update*/
 819:../Dave/Generated/UART/uart.c ****           loc_status = XMC_UART_CH_GetStatusFlag(handle->channel);
 1086              	 .loc 3 819 0 is_stmt 1
 1087 0076 FB68     	 ldr r3,[r7,#12]
 1088 0078 1B68     	 ldr r3,[r3]
 1089 007a 1846     	 mov r0,r3
 1090 007c FFF7FEFF 	 bl XMC_UART_CH_GetStatusFlag
 1091 0080 7861     	 str r0,[r7,#20]
 820:../Dave/Generated/UART/uart.c ****           while (!(loc_status & ((uint32_t)XMC_UART_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION |
 1092              	 .loc 3 820 0
 1093 0082 05E0     	 b .L52
 1094              	.L53:
 821:../Dave/Generated/UART/uart.c ****                 (uint32_t)XMC_UART_CH_STATUS_FLAG_RECEIVE_INDICATION)))
 822:../Dave/Generated/UART/uart.c ****           {
 823:../Dave/Generated/UART/uart.c ****             loc_status = XMC_UART_CH_GetStatusFlag(handle->channel);
 1095              	 .loc 3 823 0
 1096 0084 FB68     	 ldr r3,[r7,#12]
 1097 0086 1B68     	 ldr r3,[r3]
 1098 0088 1846     	 mov r0,r3
 1099 008a FFF7FEFF 	 bl XMC_UART_CH_GetStatusFlag
 1100 008e 7861     	 str r0,[r7,#20]
 1101              	.L52:
 820:../Dave/Generated/UART/uart.c ****           while (!(loc_status & ((uint32_t)XMC_UART_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION |
 1102              	 .loc 3 820 0
 1103 0090 7B69     	 ldr r3,[r7,#20]
 1104 0092 03F44043 	 and r3,r3,#49152
 1105 0096 002B     	 cmp r3,#0
 1106 0098 F4D0     	 beq .L53
 824:../Dave/Generated/UART/uart.c ****           }
 825:../Dave/Generated/UART/uart.c ****           /*Clear the detected event.
 826:../Dave/Generated/UART/uart.c ****            * Both events should not be cleared at once, otherwise if 2 bytes are received, only
 827:../Dave/Generated/UART/uart.c ****            * one byte will be read.*/
 828:../Dave/Generated/UART/uart.c ****           XMC_UART_CH_ClearStatusFlag(handle->channel,
 1107              	 .loc 3 828 0
 1108 009a FB68     	 ldr r3,[r7,#12]
 1109 009c 1B68     	 ldr r3,[r3]
 1110 009e 1846     	 mov r0,r3
 1111 00a0 4FF44041 	 mov r1,#49152
 1112 00a4 FFF7FEFF 	 bl XMC_UART_CH_ClearStatusFlag
 1113              	.L51:
 829:../Dave/Generated/UART/uart.c ****               ((uint32_t)XMC_UART_CH_STATUS_FLAG_RECEIVE_INDICATION | (uint32_t)XMC_UART_CH_STATUS_
 830:../Dave/Generated/UART/uart.c ****         }
 831:../Dave/Generated/UART/uart.c ****         data_ptr[loc_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
 1114              	 .loc 3 831 0 discriminator 2
 1115 00a8 BA68     	 ldr r2,[r7,#8]
 1116 00aa BB69     	 ldr r3,[r7,#24]
 1117 00ac D418     	 adds r4,r2,r3
 1118 00ae FB68     	 ldr r3,[r7,#12]
 1119 00b0 1B68     	 ldr r3,[r3]
 1120 00b2 1846     	 mov r0,r3
 1121 00b4 FFF7FEFF 	 bl XMC_UART_CH_GetReceivedData
 1122 00b8 0346     	 mov r3,r0
 1123 00ba DBB2     	 uxtb r3,r3
 1124 00bc 2370     	 strb r3,[r4]
 806:../Dave/Generated/UART/uart.c ****       {
 1125              	 .loc 3 806 0 discriminator 2
 1126 00be BB69     	 ldr r3,[r7,#24]
 1127 00c0 0133     	 adds r3,r3,#1
 1128 00c2 BB61     	 str r3,[r7,#24]
 1129              	.L48:
 806:../Dave/Generated/UART/uart.c ****       {
 1130              	 .loc 3 806 0 is_stmt 0 discriminator 1
 1131 00c4 BA69     	 ldr r2,[r7,#24]
 1132 00c6 7B68     	 ldr r3,[r7,#4]
 1133 00c8 9A42     	 cmp r2,r3
 1134 00ca C4D3     	 bcc .L54
 832:../Dave/Generated/UART/uart.c ****       }
 833:../Dave/Generated/UART/uart.c ****       ret_stat = UART_STATUS_SUCCESS;
 1135              	 .loc 3 833 0 is_stmt 1
 1136 00cc 0023     	 movs r3,#0
 1137 00ce FB77     	 strb r3,[r7,#31]
 834:../Dave/Generated/UART/uart.c ****       handle->runtime->rx_busy = false;
 1138              	 .loc 3 834 0
 1139 00d0 FB68     	 ldr r3,[r7,#12]
 1140 00d2 9B68     	 ldr r3,[r3,#8]
 1141 00d4 0022     	 movs r2,#0
 1142 00d6 5A76     	 strb r2,[r3,#25]
 1143              	.L46:
 835:../Dave/Generated/UART/uart.c ****     }
 836:../Dave/Generated/UART/uart.c ****   }
 837:../Dave/Generated/UART/uart.c ****   return ret_stat;
 1144              	 .loc 3 837 0
 1145 00d8 FB7F     	 ldrb r3,[r7,#31]
 838:../Dave/Generated/UART/uart.c **** }
 1146              	 .loc 3 838 0
 1147 00da 1846     	 mov r0,r3
 1148 00dc 2437     	 adds r7,r7,#36
 1149              	.LCFI88:
 1150              	 .cfi_def_cfa_offset 12
 1151 00de BD46     	 mov sp,r7
 1152              	.LCFI89:
 1153              	 .cfi_def_cfa_register 13
 1154              	 
 1155 00e0 90BD     	 pop {r4,r7,pc}
 1156              	 .cfi_endproc
 1157              	.LFE296:
 1159 00e2 00BF     	 .text
 1160              	.Letext0:
 1161              	 .file 4 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1162              	 .file 5 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1163              	 .file 6 "C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc/xmc_gpio.h"
 1164              	 .file 7 "C:/work_mari/XMC4800/UART/Libraries/XMCLib/inc/xmc4_gpio.h"
 1165              	 .file 8 "C:/work_mari/XMC4800/UART/Dave/Generated/DAVE_Common.h"
 1166              	 .file 9 "../Dave/Generated/UART/uart.h"
 1167              	 .file 10 "C:/work_mari/XMC4800/UART/Libraries/CMSIS/Include/cmsis_gcc.h"
 1168              	 .file 11 "C:/work_mari/XMC4800/UART/Libraries/CMSIS/Include/core_cm4.h"
 1169              	 .file 12 "C:/work_mari/XMC4800/UART/Libraries/CMSIS/Infineon/XMC4800_series/Include/system_XMC4800.h"
DEFINED SYMBOLS
                            *ABS*:00000000 uart.c
    {standard input}:20     .text.XMC_USIC_CH_TXFIFO_Flush:00000000 $t
    {standard input}:24     .text.XMC_USIC_CH_TXFIFO_Flush:00000000 XMC_USIC_CH_TXFIFO_Flush
    {standard input}:64     .text.XMC_USIC_CH_TXFIFO_IsFull:00000000 $t
    {standard input}:68     .text.XMC_USIC_CH_TXFIFO_IsFull:00000000 XMC_USIC_CH_TXFIFO_IsFull
    {standard input}:113    .text.XMC_USIC_CH_TXFIFO_IsEmpty:00000000 $t
    {standard input}:117    .text.XMC_USIC_CH_TXFIFO_IsEmpty:00000000 XMC_USIC_CH_TXFIFO_IsEmpty
    {standard input}:162    .text.XMC_USIC_CH_RXFIFO_Flush:00000000 $t
    {standard input}:166    .text.XMC_USIC_CH_RXFIFO_Flush:00000000 XMC_USIC_CH_RXFIFO_Flush
    {standard input}:205    .text.XMC_USIC_CH_RXFIFO_IsEmpty:00000000 $t
    {standard input}:209    .text.XMC_USIC_CH_RXFIFO_IsEmpty:00000000 XMC_USIC_CH_RXFIFO_IsEmpty
    {standard input}:254    .text.XMC_UART_CH_Start:00000000 $t
    {standard input}:258    .text.XMC_UART_CH_Start:00000000 XMC_UART_CH_Start
    {standard input}:301    .text.XMC_UART_CH_GetStatusFlag:00000000 $t
    {standard input}:305    .text.XMC_UART_CH_GetStatusFlag:00000000 XMC_UART_CH_GetStatusFlag
    {standard input}:344    .text.XMC_UART_CH_ClearStatusFlag:00000000 $t
    {standard input}:348    .text.XMC_UART_CH_ClearStatusFlag:00000000 XMC_UART_CH_ClearStatusFlag
    {standard input}:388    .text.XMC_UART_CH_SetSamplePoint:00000000 $t
    {standard input}:392    .text.XMC_UART_CH_SetSamplePoint:00000000 XMC_UART_CH_SetSamplePoint
    {standard input}:443    .rodata.uart_event_status_flags:00000000 uart_event_status_flags
    {standard input}:440    .rodata.uart_event_status_flags:00000000 $d
    {standard input}:454    .rodata.uart_event_conf_flags:00000000 uart_event_conf_flags
    {standard input}:451    .rodata.uart_event_conf_flags:00000000 $d
    {standard input}:461    .text.UART_GetAppVersion:00000000 $t
    {standard input}:466    .text.UART_GetAppVersion:00000000 UART_GetAppVersion
    {standard input}:527    .text.UART_Init:00000000 $t
    {standard input}:532    .text.UART_Init:00000000 UART_Init
    {standard input}:576    .text.UART_Transmit:00000000 $t
    {standard input}:581    .text.UART_Transmit:00000000 UART_Transmit
    {standard input}:848    .text.UART_lStartTransmitPolling:00000000 UART_lStartTransmitPolling
    {standard input}:639    .text.UART_Receive:00000000 $t
    {standard input}:644    .text.UART_Receive:00000000 UART_Receive
    {standard input}:1001   .text.UART_lStartReceivePolling:00000000 UART_lStartReceivePolling
    {standard input}:702    .text.UART_SetBaudrate:00000000 $t
    {standard input}:707    .text.UART_SetBaudrate:00000000 UART_SetBaudrate
    {standard input}:844    .text.UART_lStartTransmitPolling:00000000 $t
    {standard input}:997    .text.UART_lStartReceivePolling:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_GPIO_SetMode
XMC_UART_CH_Stop
XMC_UART_CH_SetBaudrate
XMC_GPIO_Init
XMC_UART_CH_Transmit
XMC_UART_CH_GetReceivedData
