{
  "12bbe19f": {
    "file_id": "12bbe19f",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "-4564828718271643681",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:26:07.660408",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "7539cb53": {
    "file_id": "7539cb53",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "5886936508507276213",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:26:07.653611",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  },
  "e6b45bc0": {
    "file_id": "e6b45bc0",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/testbenches/testbench_adder_16bit.v",
    "file_type": "testbench",
    "content_hash": "-434504010009381666",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:26:07.667494",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}