{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669084523139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669084523140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 23:35:23 2022 " "Processing started: Mon Nov 21 23:35:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669084523140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669084523140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto03 -c projeto03 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto03 -c projeto03 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669084523140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669084523503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669084523503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawer.v 1 1 " "Found 1 design units, including 1 entities, in source file drawer.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawer " "Found entity 1: drawer" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/drawer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669084535153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669084535153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669084535155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669084535155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "drawer " "Elaborating entity \"drawer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669084535199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawer.v(14) " "Verilog HDL assignment warning at drawer.v(14): truncated value with size 32 to match size of target (10)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/drawer.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1669084535200 "|drawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawer.v(15) " "Verilog HDL assignment warning at drawer.v(15): truncated value with size 32 to match size of target (10)" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/drawer.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1669084535200 "|drawer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterY drawer.v(23) " "Verilog HDL Always Construct warning at drawer.v(23): variable \"CounterY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/drawer.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535200 "|drawer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterY drawer.v(24) " "Verilog HDL Always Construct warning at drawer.v(24): variable \"CounterY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/drawer.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535200 "|drawer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:syncgen " "Elaborating entity \"vga\" for hierarchy \"vga:syncgen\"" {  } { { "drawer.v" "syncgen" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/drawer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669084535201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(17) " "Verilog HDL assignment warning at vga.v(17): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(18) " "Verilog HDL assignment warning at vga.v(18): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(21) " "Verilog HDL assignment warning at vga.v(21): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterXmaxed vga.v(25) " "Verilog HDL Always Construct warning at vga.v(25): variable \"CounterXmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterX vga.v(25) " "Verilog HDL Always Construct warning at vga.v(25): variable \"CounterX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(25) " "Verilog HDL assignment warning at vga.v(25): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterYmaxed vga.v(26) " "Verilog HDL Always Construct warning at vga.v(26): variable \"CounterYmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterXmaxed vga.v(26) " "Verilog HDL Always Construct warning at vga.v(26): variable \"CounterXmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterY vga.v(26) " "Verilog HDL Always Construct warning at vga.v(26): variable \"CounterY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(26) " "Verilog HDL assignment warning at vga.v(26): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1669084535203 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterYmaxed vga.v(27) " "Verilog HDL Always Construct warning at vga.v(27): variable \"CounterYmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterXmaxed vga.v(27) " "Verilog HDL Always Construct warning at vga.v(27): variable \"CounterXmaxed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterX vga.v(27) " "Verilog HDL Always Construct warning at vga.v(27): variable \"CounterX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CounterY vga.v(27) " "Verilog HDL Always Construct warning at vga.v(27): variable \"CounterY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(27) " "Verilog HDL assignment warning at vga.v(27): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CounterY vga.v(24) " "Verilog HDL Always Construct warning at vga.v(24): inferring latch(es) for variable \"CounterY\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[0\] vga.v(24) " "Inferred latch for \"CounterY\[0\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[1\] vga.v(24) " "Inferred latch for \"CounterY\[1\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[2\] vga.v(24) " "Inferred latch for \"CounterY\[2\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[3\] vga.v(24) " "Inferred latch for \"CounterY\[3\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[4\] vga.v(24) " "Inferred latch for \"CounterY\[4\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[5\] vga.v(24) " "Inferred latch for \"CounterY\[5\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[6\] vga.v(24) " "Inferred latch for \"CounterY\[6\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[7\] vga.v(24) " "Inferred latch for \"CounterY\[7\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[8\] vga.v(24) " "Inferred latch for \"CounterY\[8\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[9\] vga.v(24) " "Inferred latch for \"CounterY\[9\]\" at vga.v(24)" {  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto03/vga.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669084535204 "|drawer|vga:syncgen"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669084535315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 23:35:35 2022 " "Processing ended: Mon Nov 21 23:35:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669084535315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669084535315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669084535315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669084535315 ""}
