User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/ReadLatency/RRAM/32KB/32KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 32KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 4 x 32
 - Row Activation   : 1 / 4
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 601.780um x 233.696um = 140633.944um^2
 |--- Mat Area      = 150.445um x 7.303um = 1098.703um^2   (0.361%)
 |--- Subarray Area = 72.981um x 3.652um = 266.490um^2   (0.372%)
 - Area Efficiency = 0.361%
Timing:
 -  Read Latency = 1.739ns
 |--- H-Tree Latency = 63.699ps
 |--- Mat Latency    = 1.676ns
    |--- Predecoder Latency = 133.303ps
    |--- Subarray Latency   = 1.542ns
       |--- Row Decoder Latency = 57.266ps
       |--- Bitline Latency     = 0.559ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 30.642ps
       |--- Precharge Latency   = 180.433ps
 - Write Latency = 20.315ns
 |--- H-Tree Latency = 31.849ps
 |--- Mat Latency    = 20.283ns
    |--- Predecoder Latency = 133.303ps
    |--- Subarray Latency   = 20.149ns
       |--- Row Decoder Latency = 57.266ps
       |--- Charge Latency      = 55.508ps
 - Read Bandwidth  = 9.606GB/s
 - Write Bandwidth = 794.067MB/s
Power:
 -  Read Dynamic Energy = 38.051pJ
 |--- H-Tree Dynamic Energy = 16.403pJ
 |--- Mat Dynamic Energy    = 0.676pJ per mat
    |--- Predecoder Dynamic Energy = 0.040pJ
    |--- Subarray Dynamic Energy   = 0.159pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.004pJ
       |--- Bitline & Cell Read Energy = 0.000pJ
       |--- Senseamp Dynamic Energy    = 0.150pJ
       |--- Mux Dynamic Energy         = 0.000pJ
       |--- Precharge Dynamic Energy   = 0.003pJ
 - Write Dynamic Energy = 99.001pJ
 |--- H-Tree Dynamic Energy = 16.403pJ
 |--- Mat Dynamic Energy    = 2.581pJ per mat
    |--- Predecoder Dynamic Energy = 0.040pJ
    |--- Subarray Dynamic Energy   = 0.635pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.004pJ
       |--- Mux Dynamic Energy         = 0.000pJ
 - Leakage Power = 78.479uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 613.118nW per mat

Finished!
