================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.2
  Build 1577090 on Thu Jun 02 16:59:10 MDT 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sec322' on host 'en-ec-ecelinux-01.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue Nov 15 11:23:06 EST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/sec322/ece5775/ece5775_project/project'
INFO: [HLS 200-10] Opening and resetting project '/home/sec322/ece5775/ece5775_project/project/COO_SpMV.prj'.
INFO: [HLS 200-10] Adding design file 'COO_SpMV.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'COO_SpMV_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/sec322/ece5775/ece5775_project/project/COO_SpMV.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
make[1]: Entering directory `/home/sec322/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/csim/build'
   Compiling ../../../../COO_SpMV_test.cpp in debug mode
   Compiling ../../../../COO_SpMV.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory `/home/sec322/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/csim/build'
Testing COO SpMV
-28.5 -87.9 [31mFailed :(
[0mINFO: [SIM 211-1] CSim done with 0 errors.
INFO: [HLS 200-10] Analyzing design file 'COO_SpMV.cpp' ... 
