Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 14:29:02 2019
| Host         : DESKTOP-A11CNTB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : Stimulator
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.602        0.000                      0                  710        0.106        0.000                      0                  710        4.500        0.000                       0                   278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.602        0.000                      0                  710        0.106        0.000                      0                  710        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 2.578ns (51.935%)  route 2.386ns (48.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.588     5.140    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.594 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[4]
                         net (fo=1, routed)           1.401     8.995    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[4]
    SLICE_X58Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.119 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_9/O
                         net (fo=1, routed)           0.985    10.104    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_18
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.523    14.894    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.578ns (53.416%)  route 2.248ns (46.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.588     5.140    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.594 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[6]
                         net (fo=1, routed)           1.263     8.857    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[6]
    SLICE_X58Y84         LUT3 (Prop_lut3_I1_O)        0.124     8.981 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_7/O
                         net (fo=1, routed)           0.985     9.966    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_16
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.523    14.894    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 2.578ns (54.011%)  route 2.195ns (45.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.588     5.140    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.594 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[3]
                         net (fo=1, routed)           1.271     8.865    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[3]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.989 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_10/O
                         net (fo=1, routed)           0.924     9.913    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_19
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.523    14.894    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 2.578ns (54.075%)  route 2.189ns (45.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.588     5.140    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.594 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[1]
                         net (fo=1, routed)           1.393     8.987    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[1]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.124     9.111 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_12/O
                         net (fo=1, routed)           0.796     9.907    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_21
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.523    14.894    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.259    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.967ns (42.895%)  route 2.619ns (57.105%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.545     5.096    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     5.574 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/Q
                         net (fo=12, routed)          1.504     7.078    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[2]
    SLICE_X53Y77         LUT4 (Prop_lut4_I1_O)        0.295     7.373 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.373    ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.923 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.923    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.194 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.440     8.634    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0_n_3
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.373     9.007 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0/O
                         net (fo=10, routed)          0.675     9.682    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0_n_0
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.428    14.799    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[3]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.524    14.513    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.967ns (42.895%)  route 2.619ns (57.105%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.545     5.096    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     5.574 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/Q
                         net (fo=12, routed)          1.504     7.078    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[2]
    SLICE_X53Y77         LUT4 (Prop_lut4_I1_O)        0.295     7.373 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.373    ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.923 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.923    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.194 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.440     8.634    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0_n_3
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.373     9.007 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0/O
                         net (fo=10, routed)          0.675     9.682    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0_n_0
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.428    14.799    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[4]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.524    14.513    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.967ns (42.895%)  route 2.619ns (57.105%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.545     5.096    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     5.574 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/Q
                         net (fo=12, routed)          1.504     7.078    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[2]
    SLICE_X53Y77         LUT4 (Prop_lut4_I1_O)        0.295     7.373 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.373    ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.923 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.923    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.194 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.440     8.634    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0_n_3
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.373     9.007 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0/O
                         net (fo=10, routed)          0.675     9.682    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0_n_0
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.428    14.799    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.524    14.513    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.967ns (42.895%)  route 2.619ns (57.105%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.545     5.096    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     5.574 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/Q
                         net (fo=12, routed)          1.504     7.078    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[2]
    SLICE_X53Y77         LUT4 (Prop_lut4_I1_O)        0.295     7.373 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.373    ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.923 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.923    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.194 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.440     8.634    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0_n_3
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.373     9.007 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0/O
                         net (fo=10, routed)          0.675     9.682    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0_n_0
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.428    14.799    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[7]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.524    14.513    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.967ns (42.895%)  route 2.619ns (57.105%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.545     5.096    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     5.574 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/Q
                         net (fo=12, routed)          1.504     7.078    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[2]
    SLICE_X53Y77         LUT4 (Prop_lut4_I1_O)        0.295     7.373 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.373    ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.923 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.923    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.194 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.440     8.634    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0_n_3
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.373     9.007 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0/O
                         net (fo=10, routed)          0.675     9.682    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0_n_0
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.428    14.799    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.524    14.513    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.967ns (42.895%)  route 2.619ns (57.105%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.545     5.096    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     5.574 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/Q
                         net (fo=12, routed)          1.504     7.078    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[2]
    SLICE_X53Y77         LUT4 (Prop_lut4_I1_O)        0.295     7.373 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.373    ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.923 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.923    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.194 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.440     8.634    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0_n_3
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.373     9.007 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0/O
                         net (fo=10, routed)          0.675     9.682    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0_n_0
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.428    14.799    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[9]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.524    14.513    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/Interface/tx_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.471    ChannelArray[1].ChannelX/CLK_IBUF_BUFG
    SLICE_X53Y86         FDRE                                         r  ChannelArray[1].ChannelX/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ChannelArray[1].ChannelX/Dout_reg[5]/Q
                         net (fo=1, routed)           0.054     1.667    ChannelArray[1].ChannelX/Interface/Q[5]
    SLICE_X52Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.712 r  ChannelArray[1].ChannelX/Interface/tx_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.712    ChannelArray[1].ChannelX/Interface/tx_reg[5]_i_1__0_n_0
    SLICE_X52Y86         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.827     1.986    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[5]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.121     1.605    ChannelArray[1].ChannelX/Interface/tx_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/Interface/tx_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/Interface/tx_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.473    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[13]/Q
                         net (fo=1, routed)           0.056     1.671    ChannelArray[0].ChannelX/Interface/tx_reg[13]
    SLICE_X50Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.716 r  ChannelArray[0].ChannelX/Interface/tx_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.716    ChannelArray[0].ChannelX/Interface/p_1_in[14]
    SLICE_X50Y89         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.831     1.989    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[14]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.120     1.606    ChannelArray[0].ChannelX/Interface/tx_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/Interface/tx_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.559     1.472    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  ChannelArray[0].ChannelX/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ChannelArray[0].ChannelX/Dout_reg[2]/Q
                         net (fo=1, routed)           0.056     1.670    ChannelArray[0].ChannelX/Interface/Q[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.715 r  ChannelArray[0].ChannelX/Interface/tx_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.715    ChannelArray[0].ChannelX/Interface/p_1_in[2]
    SLICE_X52Y87         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.828     1.987    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.120     1.605    ChannelArray[0].ChannelX/Interface/tx_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.839%)  route 0.232ns (62.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.556     1.469    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/Q
                         net (fo=13, routed)          0.232     1.842    ChannelArray[0].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg_n_0_[1]
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.868     2.026    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.497     1.529    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.712    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.249%)  route 0.234ns (58.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.554     1.467    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[3]/Q
                         net (fo=10, routed)          0.234     1.865    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[3]
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.868     2.026    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.478     1.548    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.731    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.273%)  route 0.237ns (62.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.473    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[8]/Q
                         net (fo=7, routed)           0.237     1.852    ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg_n_0_[8]
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.873     2.031    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.497     1.534    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.717    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/Interface/tx_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.471    ChannelArray[1].ChannelX/CLK_IBUF_BUFG
    SLICE_X53Y86         FDRE                                         r  ChannelArray[1].ChannelX/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ChannelArray[1].ChannelX/Dout_reg[3]/Q
                         net (fo=1, routed)           0.087     1.700    ChannelArray[1].ChannelX/Interface/Q[3]
    SLICE_X52Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.745 r  ChannelArray[1].ChannelX/Interface/tx_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.745    ChannelArray[1].ChannelX/Interface/tx_reg[3]_i_1__0_n_0
    SLICE_X52Y86         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.827     1.986    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[3]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.120     1.604    ChannelArray[1].ChannelX/Interface/tx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.497%)  route 0.245ns (63.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.473    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[6]/Q
                         net (fo=10, routed)          0.245     1.860    ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg_n_0_[6]
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.873     2.031    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.497     1.534    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.717    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/Interface/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/Interface/spiclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.032%)  route 0.091ns (32.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.473    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  ChannelArray[0].ChannelX/Interface/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ChannelArray[0].ChannelX/Interface/delay_reg[1]/Q
                         net (fo=4, routed)           0.091     1.706    ChannelArray[0].ChannelX/Interface/sel0[6]
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  ChannelArray[0].ChannelX/Interface/spiclk_i_1/O
                         net (fo=1, routed)           0.000     1.751    ChannelArray[0].ChannelX/Interface/spiclk_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  ChannelArray[0].ChannelX/Interface/spiclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.831     1.989    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  ChannelArray[0].ChannelX/Interface/spiclk_reg/C
                         clock pessimism             -0.502     1.486    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.120     1.606    ChannelArray[0].ChannelX/Interface/spiclk_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.765%)  route 0.259ns (61.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.554     1.467    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[1]/Q
                         net (fo=13, routed)          0.259     1.891    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[1]
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.868     2.026    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.478     1.548    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.731    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y33    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y55    ChanAddressReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82    ChannelArray[0].ChannelREG/OUT_Amplitude_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82    ChannelArray[0].ChannelREG/OUT_Amplitude_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82    ChannelArray[0].ChannelREG/OUT_Amplitude_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82    ChannelArray[0].ChannelREG/OUT_Amplitude_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y82    ChannelArray[0].ChannelREG/OUT_InterInterval_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y87    ChannelArray[0].ChannelX/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y87    ChannelArray[0].ChannelX/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    ChannelArray[0].ChannelX/Dout_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y88    ChannelArray[0].ChannelX/Dout_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y88    ChannelArray[0].ChannelX/Dout_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y88    ChannelArray[0].ChannelX/Dout_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X54Y88    ChannelArray[0].ChannelX/Dout_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    ChannelArray[0].ChannelX/Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    ChannelArray[0].ChannelX/Dout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y87    ChannelArray[0].ChannelX/Dout_reg[3]/C



