{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718807386391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718807386394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 10:29:46 2024 " "Processing started: Wed Jun 19 10:29:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718807386394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718807386394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch1 -c latch1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off latch1 -c latch1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718807386395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718807387044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/latch1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387764 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718807387764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387790 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718807387790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4to16-Behavior " "Found design unit 1: decode4to16-Behavior" {  } { { "decode4to16.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/decode4to16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387841 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Found entity 1: decode4to16" {  } { { "decode4to16.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/decode4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718807387841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387858 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718807387858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FinalDiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FinalDiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalDiagram " "Found entity 1: FinalDiagram" {  } { { "FinalDiagram.bdf" "" { Schematic "/home/student2/apshinde/Desktop/Lab 6/FinalDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718807387874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387897 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718807387897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSMblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FSMblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSMblock " "Found entity 1: FSMblock" {  } { { "FSMblock.bdf" "" { Schematic "/home/student2/apshinde/Desktop/Lab 6/FSMblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718807387918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718807387918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sseg " "Elaborating entity \"sseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718807388100 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sign 0 " "Ignored assignment(s) for \"sign\[0\]\" because \"sign\" is not a bus or array" {  } { { "sseg.vhd" "sign" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1718807388482 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sign 1 " "Ignored assignment(s) for \"sign\[1\]\" because \"sign\" is not a bus or array" {  } { { "sseg.vhd" "sign" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1718807388482 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sign 2 " "Ignored assignment(s) for \"sign\[2\]\" because \"sign\" is not a bus or array" {  } { { "sseg.vhd" "sign" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1718807388482 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sign 3 " "Ignored assignment(s) for \"sign\[3\]\" because \"sign\" is not a bus or array" {  } { { "sseg.vhd" "sign" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1718807388482 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sign 4 " "Ignored assignment(s) for \"sign\[4\]\" because \"sign\" is not a bus or array" {  } { { "sseg.vhd" "sign" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1718807388482 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sign 5 " "Ignored assignment(s) for \"sign\[5\]\" because \"sign\" is not a bus or array" {  } { { "sseg.vhd" "sign" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1718807388482 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sign 6 " "Ignored assignment(s) for \"sign\[6\]\" because \"sign\" is not a bus or array" {  } { { "sseg.vhd" "sign" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1718807388482 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[5\] VCC " "Pin \"ledss\[5\]\" is stuck at VCC" {  } { { "sseg.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718807388647 "|sseg|ledss[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[4\] VCC " "Pin \"ledss\[4\]\" is stuck at VCC" {  } { { "sseg.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718807388647 "|sseg|ledss[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[3\] VCC " "Pin \"ledss\[3\]\" is stuck at VCC" {  } { { "sseg.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718807388647 "|sseg|ledss[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[2\] VCC " "Pin \"ledss\[2\]\" is stuck at VCC" {  } { { "sseg.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718807388647 "|sseg|ledss[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[1\] VCC " "Pin \"ledss\[1\]\" is stuck at VCC" {  } { { "sseg.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718807388647 "|sseg|ledss[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[0\] VCC " "Pin \"ledss\[0\]\" is stuck at VCC" {  } { { "sseg.vhd" "" { Text "/home/student2/apshinde/Desktop/Lab 6/sseg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718807388647 "|sseg|ledss[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718807388647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718807389168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718807389168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718807389619 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718807389619 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718807389619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718807389619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718807389747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 10:29:49 2024 " "Processing ended: Wed Jun 19 10:29:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718807389747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718807389747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718807389747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718807389747 ""}
