

================================================================
== Vitis HLS Report for 'aes_Pipeline_VITIS_LOOP_70_2'
================================================================
* Date:           Wed Apr 17 16:01:40 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       34|  0.180 us|  0.340 us|   18|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_70_2  |       16|       32|         1|          1|          1|  16 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.68>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_dest_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_id_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_last_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_user_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_strb_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %key_and_plaintext_V_keep_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key_and_plaintext_V_data_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%key_array_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %key_array"   --->   Operation 12 'read' 'key_array_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cipherkey_size_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %cipherkey_size"   --->   Operation 13 'read' 'cipherkey_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_31 = load i6 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70]   --->   Operation 16 'load' 'i_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%icmp_ln70 = icmp_eq  i6 %i_31, i6 %cipherkey_size_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70]   --->   Operation 18 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%add_ln70 = add i6 %i_31, i6 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70]   --->   Operation 20 'add' 'add_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.inc.split, void %for.inc17.preheader.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70]   --->   Operation 21 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63]   --->   Operation 22 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_65 = read i14 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %key_and_plaintext_V_data_V, i1 %key_and_plaintext_V_keep_V, i1 %key_and_plaintext_V_strb_V, i1 %key_and_plaintext_V_user_V, i1 %key_and_plaintext_V_last_V, i1 %key_and_plaintext_V_id_V, i1 %key_and_plaintext_V_dest_V"   --->   Operation 23 'read' 'empty_65' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i14 %empty_65"   --->   Operation 24 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %key_array_read, i32 6, i32 10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72]   --->   Operation 25 'partselect' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %tmp, i6 %i_31" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72]   --->   Operation 26 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i11 %add_ln" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72]   --->   Operation 27 'zext' 'zext_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%key_array128_addr = getelementptr i8 %key_array128, i64 0, i64 %zext_ln72" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72]   --->   Operation 28 'getelementptr' 'key_array128_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%store_ln72 = store i8 %tmp_data_V, i11 %key_array128_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72]   --->   Operation 29 'store' 'store_ln72' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1056> <RAM>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln70 = store i6 %add_ln70, i6 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70]   --->   Operation 30 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70]   --->   Operation 31 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.68ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70) on local variable 'i' [24]  (0 ns)
	'add' operation ('add_ln70', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70) [28]  (1.83 ns)
	'store' operation ('store_ln70', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70) of variable 'add_ln70', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70 on local variable 'i' [39]  (1.59 ns)
	blocking operation 1.27 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
