Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Mon Jan 27 17:28:25 2020

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+---------------------------------------------------------------------------------------------+
| Topcell | I2C_LITEON_Op_Sens_test_sd                                                                  |
| Format  | Verilog                                                                                     |
| Source  | C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\I2C_LITEON_Op_Sens_test_sd.vm |
+---------+---------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 1327 | 12084 | 10.98      |
| DFF                       | 593  | 12084 | 4.91       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 16   | 84    | 19.05      |
| -- Single-ended I/O       | 16   | 84    | 19.05      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 5    | 22    | 22.73      |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 3    | 8     | 37.50      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 1147 | 413 |
| RAM64x18 Interface Logic | 180  | 180 |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 1327 | 593 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 10   |
| 8      | 2    |
| 9      | 4    |
| 10     | 2    |
| 15     | 1    |
| 16     | 5    |
| 17     | 1    |
| 18     | 1    |
| 19     | 1    |
| Total  | 27   |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 2            | 0           | 0               |
| Output I/O                    | 12           | 0           | 0               |
| Bidirectional I/O             | 2            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  2    |  12    |  2            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  16   | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 380    | INT_NET | Net   : FCCC_C0_0_GL0                                      |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1               |
|        |         | Source: NETLIST                                            |
| 344    | INT_NET | Net   : COREABC_C0_0_PRESETN                               |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/RSTSYNC2_RNI49BF/U0_RGB1 |
|        |         | Source: NETLIST                                            |
| 39     | INT_NET | Net   : FCCC_C0_0_GL1                                      |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1               |
|        |         | Source: NETLIST                                            |
+--------+---------+------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 49     | INT_NET | Net   : COREABC_C0_0_APB3master_PADDR[2]                   |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/UROM.UROM/INS_0_dreg[12] |
| 36     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/N_101_1                  |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/STKPTR_2_sqmuxa_0_a2_1_0 |
| 34     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[2]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[2]                |
| 33     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[5]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[5]                |
| 32     | INT_NET | Net   : LED_Controller_0/CH0_Value_0_sqmuxa_Z              |
|        |         | Driver: LED_Controller_0/CH0_Value_0_sqmuxa                |
| 31     | INT_NET | Net   : COREABC_C0_0.COREABC_C0_0.INSTR_SCMD[1]            |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/UROM.UROM/INS_0_dreg[4]  |
| 30     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[1]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[1]                |
| 28     | INT_NET | Net   : COREABC_C0_0_APB3master_PADDR[9]                   |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/UROM.UROM/INS_0_dreg[7]  |
| 28     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[3]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[3]                |
| 27     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[0]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[0]                |
+--------+---------+------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 49     | INT_NET | Net   : COREABC_C0_0_APB3master_PADDR[2]                   |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/UROM.UROM/INS_0_dreg[12] |
| 36     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/N_101_1                  |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/STKPTR_2_sqmuxa_0_a2_1_0 |
| 34     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[2]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[2]                |
| 33     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[5]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[5]                |
| 32     | INT_NET | Net   : LED_Controller_0/CH0_Value_0_sqmuxa_Z              |
|        |         | Driver: LED_Controller_0/CH0_Value_0_sqmuxa                |
| 31     | INT_NET | Net   : COREABC_C0_0.COREABC_C0_0.INSTR_SCMD[1]            |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/UROM.UROM/INS_0_dreg[4]  |
| 30     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[1]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[1]                |
| 28     | INT_NET | Net   : COREABC_C0_0_APB3master_PADDR[9]                   |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/UROM.UROM/INS_0_dreg[7]  |
| 28     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[3]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[3]                |
| 27     | INT_NET | Net   : COREABC_C0_0/COREABC_C0_0/SMADDR[0]                |
|        |         | Driver: COREABC_C0_0/COREABC_C0_0/SMADDR[0]                |
+--------+---------+------------------------------------------------------------+

