INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/new/Encryptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encryptor
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/RandomGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RandomGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/new/Validator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module validator
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_csr_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_csr_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_decode
INFO: [VRFC 10-311] analyzing module fetch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_exec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_exec
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_frontend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_frontend
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_issue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_issue
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_lsu
INFO: [VRFC 10-311] analyzing module biriscv_lsu_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_npc
INFO: [VRFC 10-311] analyzing module biriscv_npc_lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_xilinx_2r1w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_xilinx_2r1w
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/dport_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dport_axi
INFO: [VRFC 10-311] analyzing module dport_axi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/dport_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dport_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/top/riscv_tcm_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tcm_top
INFO: [VRFC 10-2458] undeclared symbol random_num_w, assumed default net type wire [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/top/riscv_tcm_top.v:313]
WARNING: [VRFC 10-2938] 'random_num_w' is already implicitly declared on line 313 [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/top/riscv_tcm_top.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcm_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem_pmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcm_mem_pmem
INFO: [VRFC 10-311] analyzing module tcm_mem_pmem_fifo2
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcm_mem_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sim_1/tb/tb_core_icarus/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
