
stm32wl_ds18b20_temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000922c  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  08009370  08009370  0000a370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098a8  080098a8  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080098a8  080098a8  0000a8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098b0  080098b0  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098b0  080098b0  0000a8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098b4  080098b4  0000a8b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080098b8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001d4  08009a8c  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08009a8c  0000b47c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013676  00000000  00000000  0000b1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a31  00000000  00000000  0001e874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  000212a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000105a  00000000  00000000  000227e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b431  00000000  00000000  0002383a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ca8  00000000  00000000  0003ec6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa7df  00000000  00000000  00053913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fe0f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f44  00000000  00000000  000fe138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0010507c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001d4 	.word	0x200001d4
 800015c:	00000000 	.word	0x00000000
 8000160:	08009354 	.word	0x08009354

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001d8 	.word	0x200001d8
 800017c:	08009354 	.word	0x08009354

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_frsub>:
 8000c38:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c3c:	e002      	b.n	8000c44 <__addsf3>
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fsub>:
 8000c40:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c44 <__addsf3>:
 8000c44:	0042      	lsls	r2, r0, #1
 8000c46:	bf1f      	itttt	ne
 8000c48:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c4c:	ea92 0f03 	teqne	r2, r3
 8000c50:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c54:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c58:	d06a      	beq.n	8000d30 <__addsf3+0xec>
 8000c5a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c5e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c62:	bfc1      	itttt	gt
 8000c64:	18d2      	addgt	r2, r2, r3
 8000c66:	4041      	eorgt	r1, r0
 8000c68:	4048      	eorgt	r0, r1
 8000c6a:	4041      	eorgt	r1, r0
 8000c6c:	bfb8      	it	lt
 8000c6e:	425b      	neglt	r3, r3
 8000c70:	2b19      	cmp	r3, #25
 8000c72:	bf88      	it	hi
 8000c74:	4770      	bxhi	lr
 8000c76:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c7a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c7e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c8a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c8e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4249      	negne	r1, r1
 8000c96:	ea92 0f03 	teq	r2, r3
 8000c9a:	d03f      	beq.n	8000d1c <__addsf3+0xd8>
 8000c9c:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca0:	fa41 fc03 	asr.w	ip, r1, r3
 8000ca4:	eb10 000c 	adds.w	r0, r0, ip
 8000ca8:	f1c3 0320 	rsb	r3, r3, #32
 8000cac:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	d502      	bpl.n	8000cbc <__addsf3+0x78>
 8000cb6:	4249      	negs	r1, r1
 8000cb8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cbc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc0:	d313      	bcc.n	8000cea <__addsf3+0xa6>
 8000cc2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cc6:	d306      	bcc.n	8000cd6 <__addsf3+0x92>
 8000cc8:	0840      	lsrs	r0, r0, #1
 8000cca:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cce:	f102 0201 	add.w	r2, r2, #1
 8000cd2:	2afe      	cmp	r2, #254	@ 0xfe
 8000cd4:	d251      	bcs.n	8000d7a <__addsf3+0x136>
 8000cd6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cda:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cde:	bf08      	it	eq
 8000ce0:	f020 0001 	biceq.w	r0, r0, #1
 8000ce4:	ea40 0003 	orr.w	r0, r0, r3
 8000ce8:	4770      	bx	lr
 8000cea:	0049      	lsls	r1, r1, #1
 8000cec:	eb40 0000 	adc.w	r0, r0, r0
 8000cf0:	3a01      	subs	r2, #1
 8000cf2:	bf28      	it	cs
 8000cf4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cf8:	d2ed      	bcs.n	8000cd6 <__addsf3+0x92>
 8000cfa:	fab0 fc80 	clz	ip, r0
 8000cfe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d02:	ebb2 020c 	subs.w	r2, r2, ip
 8000d06:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d0a:	bfaa      	itet	ge
 8000d0c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d10:	4252      	neglt	r2, r2
 8000d12:	4318      	orrge	r0, r3
 8000d14:	bfbc      	itt	lt
 8000d16:	40d0      	lsrlt	r0, r2
 8000d18:	4318      	orrlt	r0, r3
 8000d1a:	4770      	bx	lr
 8000d1c:	f092 0f00 	teq	r2, #0
 8000d20:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d24:	bf06      	itte	eq
 8000d26:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d2a:	3201      	addeq	r2, #1
 8000d2c:	3b01      	subne	r3, #1
 8000d2e:	e7b5      	b.n	8000c9c <__addsf3+0x58>
 8000d30:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d34:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d38:	bf18      	it	ne
 8000d3a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d3e:	d021      	beq.n	8000d84 <__addsf3+0x140>
 8000d40:	ea92 0f03 	teq	r2, r3
 8000d44:	d004      	beq.n	8000d50 <__addsf3+0x10c>
 8000d46:	f092 0f00 	teq	r2, #0
 8000d4a:	bf08      	it	eq
 8000d4c:	4608      	moveq	r0, r1
 8000d4e:	4770      	bx	lr
 8000d50:	ea90 0f01 	teq	r0, r1
 8000d54:	bf1c      	itt	ne
 8000d56:	2000      	movne	r0, #0
 8000d58:	4770      	bxne	lr
 8000d5a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d5e:	d104      	bne.n	8000d6a <__addsf3+0x126>
 8000d60:	0040      	lsls	r0, r0, #1
 8000d62:	bf28      	it	cs
 8000d64:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d68:	4770      	bx	lr
 8000d6a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d6e:	bf3c      	itt	cc
 8000d70:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d74:	4770      	bxcc	lr
 8000d76:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d7a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d82:	4770      	bx	lr
 8000d84:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d88:	bf16      	itet	ne
 8000d8a:	4608      	movne	r0, r1
 8000d8c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d90:	4601      	movne	r1, r0
 8000d92:	0242      	lsls	r2, r0, #9
 8000d94:	bf06      	itte	eq
 8000d96:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d9a:	ea90 0f01 	teqeq	r0, r1
 8000d9e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000da2:	4770      	bx	lr

08000da4 <__aeabi_ui2f>:
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e004      	b.n	8000db4 <__aeabi_i2f+0x8>
 8000daa:	bf00      	nop

08000dac <__aeabi_i2f>:
 8000dac:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db0:	bf48      	it	mi
 8000db2:	4240      	negmi	r0, r0
 8000db4:	ea5f 0c00 	movs.w	ip, r0
 8000db8:	bf08      	it	eq
 8000dba:	4770      	bxeq	lr
 8000dbc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	f04f 0000 	mov.w	r0, #0
 8000dc6:	e01c      	b.n	8000e02 <__aeabi_l2f+0x2a>

08000dc8 <__aeabi_ul2f>:
 8000dc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dcc:	bf08      	it	eq
 8000dce:	4770      	bxeq	lr
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	e00a      	b.n	8000dec <__aeabi_l2f+0x14>
 8000dd6:	bf00      	nop

08000dd8 <__aeabi_l2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000de4:	d502      	bpl.n	8000dec <__aeabi_l2f+0x14>
 8000de6:	4240      	negs	r0, r0
 8000de8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dec:	ea5f 0c01 	movs.w	ip, r1
 8000df0:	bf02      	ittt	eq
 8000df2:	4684      	moveq	ip, r0
 8000df4:	4601      	moveq	r1, r0
 8000df6:	2000      	moveq	r0, #0
 8000df8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dfc:	bf08      	it	eq
 8000dfe:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e02:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e06:	fabc f28c 	clz	r2, ip
 8000e0a:	3a08      	subs	r2, #8
 8000e0c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e10:	db10      	blt.n	8000e34 <__aeabi_l2f+0x5c>
 8000e12:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e16:	4463      	add	r3, ip
 8000e18:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e1c:	f1c2 0220 	rsb	r2, r2, #32
 8000e20:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e24:	fa20 f202 	lsr.w	r2, r0, r2
 8000e28:	eb43 0002 	adc.w	r0, r3, r2
 8000e2c:	bf08      	it	eq
 8000e2e:	f020 0001 	biceq.w	r0, r0, #1
 8000e32:	4770      	bx	lr
 8000e34:	f102 0220 	add.w	r2, r2, #32
 8000e38:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e3c:	f1c2 0220 	rsb	r2, r2, #32
 8000e40:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e44:	fa21 f202 	lsr.w	r2, r1, r2
 8000e48:	eb43 0002 	adc.w	r0, r3, r2
 8000e4c:	bf08      	it	eq
 8000e4e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_fmul>:
 8000e54:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e58:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e5c:	bf1e      	ittt	ne
 8000e5e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e62:	ea92 0f0c 	teqne	r2, ip
 8000e66:	ea93 0f0c 	teqne	r3, ip
 8000e6a:	d06f      	beq.n	8000f4c <__aeabi_fmul+0xf8>
 8000e6c:	441a      	add	r2, r3
 8000e6e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e72:	0240      	lsls	r0, r0, #9
 8000e74:	bf18      	it	ne
 8000e76:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e7a:	d01e      	beq.n	8000eba <__aeabi_fmul+0x66>
 8000e7c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e80:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e84:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e88:	fba0 3101 	umull	r3, r1, r0, r1
 8000e8c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e90:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e94:	bf3e      	ittt	cc
 8000e96:	0049      	lslcc	r1, r1, #1
 8000e98:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e9c:	005b      	lslcc	r3, r3, #1
 8000e9e:	ea40 0001 	orr.w	r0, r0, r1
 8000ea2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000ea6:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea8:	d81d      	bhi.n	8000ee6 <__aeabi_fmul+0x92>
 8000eaa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb2:	bf08      	it	eq
 8000eb4:	f020 0001 	biceq.w	r0, r0, #1
 8000eb8:	4770      	bx	lr
 8000eba:	f090 0f00 	teq	r0, #0
 8000ebe:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ec2:	bf08      	it	eq
 8000ec4:	0249      	lsleq	r1, r1, #9
 8000ec6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eca:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ece:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed0:	bfc2      	ittt	gt
 8000ed2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ed6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eda:	4770      	bxgt	lr
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	3a01      	subs	r2, #1
 8000ee6:	dc5d      	bgt.n	8000fa4 <__aeabi_fmul+0x150>
 8000ee8:	f112 0f19 	cmn.w	r2, #25
 8000eec:	bfdc      	itt	le
 8000eee:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000ef2:	4770      	bxle	lr
 8000ef4:	f1c2 0200 	rsb	r2, r2, #0
 8000ef8:	0041      	lsls	r1, r0, #1
 8000efa:	fa21 f102 	lsr.w	r1, r1, r2
 8000efe:	f1c2 0220 	rsb	r2, r2, #32
 8000f02:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f06:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f0a:	f140 0000 	adc.w	r0, r0, #0
 8000f0e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f12:	bf08      	it	eq
 8000f14:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f18:	4770      	bx	lr
 8000f1a:	f092 0f00 	teq	r2, #0
 8000f1e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f22:	bf02      	ittt	eq
 8000f24:	0040      	lsleq	r0, r0, #1
 8000f26:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f2a:	3a01      	subeq	r2, #1
 8000f2c:	d0f9      	beq.n	8000f22 <__aeabi_fmul+0xce>
 8000f2e:	ea40 000c 	orr.w	r0, r0, ip
 8000f32:	f093 0f00 	teq	r3, #0
 8000f36:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f3a:	bf02      	ittt	eq
 8000f3c:	0049      	lsleq	r1, r1, #1
 8000f3e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f42:	3b01      	subeq	r3, #1
 8000f44:	d0f9      	beq.n	8000f3a <__aeabi_fmul+0xe6>
 8000f46:	ea41 010c 	orr.w	r1, r1, ip
 8000f4a:	e78f      	b.n	8000e6c <__aeabi_fmul+0x18>
 8000f4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	bf18      	it	ne
 8000f56:	ea93 0f0c 	teqne	r3, ip
 8000f5a:	d00a      	beq.n	8000f72 <__aeabi_fmul+0x11e>
 8000f5c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f60:	bf18      	it	ne
 8000f62:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f66:	d1d8      	bne.n	8000f1a <__aeabi_fmul+0xc6>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f70:	4770      	bx	lr
 8000f72:	f090 0f00 	teq	r0, #0
 8000f76:	bf17      	itett	ne
 8000f78:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f7c:	4608      	moveq	r0, r1
 8000f7e:	f091 0f00 	teqne	r1, #0
 8000f82:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f86:	d014      	beq.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f88:	ea92 0f0c 	teq	r2, ip
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_fmul+0x13e>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d10f      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f92:	ea93 0f0c 	teq	r3, ip
 8000f96:	d103      	bne.n	8000fa0 <__aeabi_fmul+0x14c>
 8000f98:	024b      	lsls	r3, r1, #9
 8000f9a:	bf18      	it	ne
 8000f9c:	4608      	movne	r0, r1
 8000f9e:	d108      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000fa0:	ea80 0001 	eor.w	r0, r0, r1
 8000fa4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fa8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fac:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb0:	4770      	bx	lr
 8000fb2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fba:	4770      	bx	lr

08000fbc <__aeabi_fdiv>:
 8000fbc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fc4:	bf1e      	ittt	ne
 8000fc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fca:	ea92 0f0c 	teqne	r2, ip
 8000fce:	ea93 0f0c 	teqne	r3, ip
 8000fd2:	d069      	beq.n	80010a8 <__aeabi_fdiv+0xec>
 8000fd4:	eba2 0203 	sub.w	r2, r2, r3
 8000fd8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fdc:	0249      	lsls	r1, r1, #9
 8000fde:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fe2:	d037      	beq.n	8001054 <__aeabi_fdiv+0x98>
 8000fe4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fe8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fec:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ff4:	428b      	cmp	r3, r1
 8000ff6:	bf38      	it	cc
 8000ff8:	005b      	lslcc	r3, r3, #1
 8000ffa:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ffe:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001002:	428b      	cmp	r3, r1
 8001004:	bf24      	itt	cs
 8001006:	1a5b      	subcs	r3, r3, r1
 8001008:	ea40 000c 	orrcs.w	r0, r0, ip
 800100c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001010:	bf24      	itt	cs
 8001012:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001016:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800101a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800101e:	bf24      	itt	cs
 8001020:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001024:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001028:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800102c:	bf24      	itt	cs
 800102e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001032:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001036:	011b      	lsls	r3, r3, #4
 8001038:	bf18      	it	ne
 800103a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800103e:	d1e0      	bne.n	8001002 <__aeabi_fdiv+0x46>
 8001040:	2afd      	cmp	r2, #253	@ 0xfd
 8001042:	f63f af50 	bhi.w	8000ee6 <__aeabi_fmul+0x92>
 8001046:	428b      	cmp	r3, r1
 8001048:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800104c:	bf08      	it	eq
 800104e:	f020 0001 	biceq.w	r0, r0, #1
 8001052:	4770      	bx	lr
 8001054:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001058:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800105c:	327f      	adds	r2, #127	@ 0x7f
 800105e:	bfc2      	ittt	gt
 8001060:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001064:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001068:	4770      	bxgt	lr
 800106a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	3a01      	subs	r2, #1
 8001074:	e737      	b.n	8000ee6 <__aeabi_fmul+0x92>
 8001076:	f092 0f00 	teq	r2, #0
 800107a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800107e:	bf02      	ittt	eq
 8001080:	0040      	lsleq	r0, r0, #1
 8001082:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8001086:	3a01      	subeq	r2, #1
 8001088:	d0f9      	beq.n	800107e <__aeabi_fdiv+0xc2>
 800108a:	ea40 000c 	orr.w	r0, r0, ip
 800108e:	f093 0f00 	teq	r3, #0
 8001092:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001096:	bf02      	ittt	eq
 8001098:	0049      	lsleq	r1, r1, #1
 800109a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800109e:	3b01      	subeq	r3, #1
 80010a0:	d0f9      	beq.n	8001096 <__aeabi_fdiv+0xda>
 80010a2:	ea41 010c 	orr.w	r1, r1, ip
 80010a6:	e795      	b.n	8000fd4 <__aeabi_fdiv+0x18>
 80010a8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010ac:	ea92 0f0c 	teq	r2, ip
 80010b0:	d108      	bne.n	80010c4 <__aeabi_fdiv+0x108>
 80010b2:	0242      	lsls	r2, r0, #9
 80010b4:	f47f af7d 	bne.w	8000fb2 <__aeabi_fmul+0x15e>
 80010b8:	ea93 0f0c 	teq	r3, ip
 80010bc:	f47f af70 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010c0:	4608      	mov	r0, r1
 80010c2:	e776      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010c4:	ea93 0f0c 	teq	r3, ip
 80010c8:	d104      	bne.n	80010d4 <__aeabi_fdiv+0x118>
 80010ca:	024b      	lsls	r3, r1, #9
 80010cc:	f43f af4c 	beq.w	8000f68 <__aeabi_fmul+0x114>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e76e      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010d4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010d8:	bf18      	it	ne
 80010da:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010de:	d1ca      	bne.n	8001076 <__aeabi_fdiv+0xba>
 80010e0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010e4:	f47f af5c 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010e8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010ec:	f47f af3c 	bne.w	8000f68 <__aeabi_fmul+0x114>
 80010f0:	e75f      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010f2:	bf00      	nop

080010f4 <__aeabi_uldivmod>:
 80010f4:	b953      	cbnz	r3, 800110c <__aeabi_uldivmod+0x18>
 80010f6:	b94a      	cbnz	r2, 800110c <__aeabi_uldivmod+0x18>
 80010f8:	2900      	cmp	r1, #0
 80010fa:	bf08      	it	eq
 80010fc:	2800      	cmpeq	r0, #0
 80010fe:	bf1c      	itt	ne
 8001100:	f04f 31ff 	movne.w	r1, #4294967295
 8001104:	f04f 30ff 	movne.w	r0, #4294967295
 8001108:	f000 b9a0 	b.w	800144c <__aeabi_idiv0>
 800110c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001110:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001114:	f000 f83c 	bl	8001190 <__udivmoddi4>
 8001118:	f8dd e004 	ldr.w	lr, [sp, #4]
 800111c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001120:	b004      	add	sp, #16
 8001122:	4770      	bx	lr

08001124 <__aeabi_d2lz>:
 8001124:	b538      	push	{r3, r4, r5, lr}
 8001126:	2200      	movs	r2, #0
 8001128:	2300      	movs	r3, #0
 800112a:	4604      	mov	r4, r0
 800112c:	460d      	mov	r5, r1
 800112e:	f7ff fcad 	bl	8000a8c <__aeabi_dcmplt>
 8001132:	b928      	cbnz	r0, 8001140 <__aeabi_d2lz+0x1c>
 8001134:	4620      	mov	r0, r4
 8001136:	4629      	mov	r1, r5
 8001138:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800113c:	f000 b80a 	b.w	8001154 <__aeabi_d2ulz>
 8001140:	4620      	mov	r0, r4
 8001142:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001146:	f000 f805 	bl	8001154 <__aeabi_d2ulz>
 800114a:	4240      	negs	r0, r0
 800114c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001150:	bd38      	pop	{r3, r4, r5, pc}
 8001152:	bf00      	nop

08001154 <__aeabi_d2ulz>:
 8001154:	b5d0      	push	{r4, r6, r7, lr}
 8001156:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <__aeabi_d2ulz+0x34>)
 8001158:	2200      	movs	r2, #0
 800115a:	4606      	mov	r6, r0
 800115c:	460f      	mov	r7, r1
 800115e:	f7ff fa23 	bl	80005a8 <__aeabi_dmul>
 8001162:	f7ff fcf9 	bl	8000b58 <__aeabi_d2uiz>
 8001166:	4604      	mov	r4, r0
 8001168:	f7ff f9a4 	bl	80004b4 <__aeabi_ui2d>
 800116c:	4b07      	ldr	r3, [pc, #28]	@ (800118c <__aeabi_d2ulz+0x38>)
 800116e:	2200      	movs	r2, #0
 8001170:	f7ff fa1a 	bl	80005a8 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4630      	mov	r0, r6
 800117a:	4639      	mov	r1, r7
 800117c:	f7ff f85c 	bl	8000238 <__aeabi_dsub>
 8001180:	f7ff fcea 	bl	8000b58 <__aeabi_d2uiz>
 8001184:	4621      	mov	r1, r4
 8001186:	bdd0      	pop	{r4, r6, r7, pc}
 8001188:	3df00000 	.word	0x3df00000
 800118c:	41f00000 	.word	0x41f00000

08001190 <__udivmoddi4>:
 8001190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001194:	9d08      	ldr	r5, [sp, #32]
 8001196:	460c      	mov	r4, r1
 8001198:	2b00      	cmp	r3, #0
 800119a:	d14e      	bne.n	800123a <__udivmoddi4+0xaa>
 800119c:	4694      	mov	ip, r2
 800119e:	458c      	cmp	ip, r1
 80011a0:	4686      	mov	lr, r0
 80011a2:	fab2 f282 	clz	r2, r2
 80011a6:	d962      	bls.n	800126e <__udivmoddi4+0xde>
 80011a8:	b14a      	cbz	r2, 80011be <__udivmoddi4+0x2e>
 80011aa:	f1c2 0320 	rsb	r3, r2, #32
 80011ae:	4091      	lsls	r1, r2
 80011b0:	fa20 f303 	lsr.w	r3, r0, r3
 80011b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80011b8:	4319      	orrs	r1, r3
 80011ba:	fa00 fe02 	lsl.w	lr, r0, r2
 80011be:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011c2:	fa1f f68c 	uxth.w	r6, ip
 80011c6:	fbb1 f4f7 	udiv	r4, r1, r7
 80011ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011ce:	fb07 1114 	mls	r1, r7, r4, r1
 80011d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011d6:	fb04 f106 	mul.w	r1, r4, r6
 80011da:	4299      	cmp	r1, r3
 80011dc:	d90a      	bls.n	80011f4 <__udivmoddi4+0x64>
 80011de:	eb1c 0303 	adds.w	r3, ip, r3
 80011e2:	f104 30ff 	add.w	r0, r4, #4294967295
 80011e6:	f080 8112 	bcs.w	800140e <__udivmoddi4+0x27e>
 80011ea:	4299      	cmp	r1, r3
 80011ec:	f240 810f 	bls.w	800140e <__udivmoddi4+0x27e>
 80011f0:	3c02      	subs	r4, #2
 80011f2:	4463      	add	r3, ip
 80011f4:	1a59      	subs	r1, r3, r1
 80011f6:	fa1f f38e 	uxth.w	r3, lr
 80011fa:	fbb1 f0f7 	udiv	r0, r1, r7
 80011fe:	fb07 1110 	mls	r1, r7, r0, r1
 8001202:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001206:	fb00 f606 	mul.w	r6, r0, r6
 800120a:	429e      	cmp	r6, r3
 800120c:	d90a      	bls.n	8001224 <__udivmoddi4+0x94>
 800120e:	eb1c 0303 	adds.w	r3, ip, r3
 8001212:	f100 31ff 	add.w	r1, r0, #4294967295
 8001216:	f080 80fc 	bcs.w	8001412 <__udivmoddi4+0x282>
 800121a:	429e      	cmp	r6, r3
 800121c:	f240 80f9 	bls.w	8001412 <__udivmoddi4+0x282>
 8001220:	4463      	add	r3, ip
 8001222:	3802      	subs	r0, #2
 8001224:	1b9b      	subs	r3, r3, r6
 8001226:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800122a:	2100      	movs	r1, #0
 800122c:	b11d      	cbz	r5, 8001236 <__udivmoddi4+0xa6>
 800122e:	40d3      	lsrs	r3, r2
 8001230:	2200      	movs	r2, #0
 8001232:	e9c5 3200 	strd	r3, r2, [r5]
 8001236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800123a:	428b      	cmp	r3, r1
 800123c:	d905      	bls.n	800124a <__udivmoddi4+0xba>
 800123e:	b10d      	cbz	r5, 8001244 <__udivmoddi4+0xb4>
 8001240:	e9c5 0100 	strd	r0, r1, [r5]
 8001244:	2100      	movs	r1, #0
 8001246:	4608      	mov	r0, r1
 8001248:	e7f5      	b.n	8001236 <__udivmoddi4+0xa6>
 800124a:	fab3 f183 	clz	r1, r3
 800124e:	2900      	cmp	r1, #0
 8001250:	d146      	bne.n	80012e0 <__udivmoddi4+0x150>
 8001252:	42a3      	cmp	r3, r4
 8001254:	d302      	bcc.n	800125c <__udivmoddi4+0xcc>
 8001256:	4290      	cmp	r0, r2
 8001258:	f0c0 80f0 	bcc.w	800143c <__udivmoddi4+0x2ac>
 800125c:	1a86      	subs	r6, r0, r2
 800125e:	eb64 0303 	sbc.w	r3, r4, r3
 8001262:	2001      	movs	r0, #1
 8001264:	2d00      	cmp	r5, #0
 8001266:	d0e6      	beq.n	8001236 <__udivmoddi4+0xa6>
 8001268:	e9c5 6300 	strd	r6, r3, [r5]
 800126c:	e7e3      	b.n	8001236 <__udivmoddi4+0xa6>
 800126e:	2a00      	cmp	r2, #0
 8001270:	f040 8090 	bne.w	8001394 <__udivmoddi4+0x204>
 8001274:	eba1 040c 	sub.w	r4, r1, ip
 8001278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800127c:	fa1f f78c 	uxth.w	r7, ip
 8001280:	2101      	movs	r1, #1
 8001282:	fbb4 f6f8 	udiv	r6, r4, r8
 8001286:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800128a:	fb08 4416 	mls	r4, r8, r6, r4
 800128e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001292:	fb07 f006 	mul.w	r0, r7, r6
 8001296:	4298      	cmp	r0, r3
 8001298:	d908      	bls.n	80012ac <__udivmoddi4+0x11c>
 800129a:	eb1c 0303 	adds.w	r3, ip, r3
 800129e:	f106 34ff 	add.w	r4, r6, #4294967295
 80012a2:	d202      	bcs.n	80012aa <__udivmoddi4+0x11a>
 80012a4:	4298      	cmp	r0, r3
 80012a6:	f200 80cd 	bhi.w	8001444 <__udivmoddi4+0x2b4>
 80012aa:	4626      	mov	r6, r4
 80012ac:	1a1c      	subs	r4, r3, r0
 80012ae:	fa1f f38e 	uxth.w	r3, lr
 80012b2:	fbb4 f0f8 	udiv	r0, r4, r8
 80012b6:	fb08 4410 	mls	r4, r8, r0, r4
 80012ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012be:	fb00 f707 	mul.w	r7, r0, r7
 80012c2:	429f      	cmp	r7, r3
 80012c4:	d908      	bls.n	80012d8 <__udivmoddi4+0x148>
 80012c6:	eb1c 0303 	adds.w	r3, ip, r3
 80012ca:	f100 34ff 	add.w	r4, r0, #4294967295
 80012ce:	d202      	bcs.n	80012d6 <__udivmoddi4+0x146>
 80012d0:	429f      	cmp	r7, r3
 80012d2:	f200 80b0 	bhi.w	8001436 <__udivmoddi4+0x2a6>
 80012d6:	4620      	mov	r0, r4
 80012d8:	1bdb      	subs	r3, r3, r7
 80012da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80012de:	e7a5      	b.n	800122c <__udivmoddi4+0x9c>
 80012e0:	f1c1 0620 	rsb	r6, r1, #32
 80012e4:	408b      	lsls	r3, r1
 80012e6:	fa22 f706 	lsr.w	r7, r2, r6
 80012ea:	431f      	orrs	r7, r3
 80012ec:	fa20 fc06 	lsr.w	ip, r0, r6
 80012f0:	fa04 f301 	lsl.w	r3, r4, r1
 80012f4:	ea43 030c 	orr.w	r3, r3, ip
 80012f8:	40f4      	lsrs	r4, r6
 80012fa:	fa00 f801 	lsl.w	r8, r0, r1
 80012fe:	0c38      	lsrs	r0, r7, #16
 8001300:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8001304:	fbb4 fef0 	udiv	lr, r4, r0
 8001308:	fa1f fc87 	uxth.w	ip, r7
 800130c:	fb00 441e 	mls	r4, r0, lr, r4
 8001310:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8001314:	fb0e f90c 	mul.w	r9, lr, ip
 8001318:	45a1      	cmp	r9, r4
 800131a:	fa02 f201 	lsl.w	r2, r2, r1
 800131e:	d90a      	bls.n	8001336 <__udivmoddi4+0x1a6>
 8001320:	193c      	adds	r4, r7, r4
 8001322:	f10e 3aff 	add.w	sl, lr, #4294967295
 8001326:	f080 8084 	bcs.w	8001432 <__udivmoddi4+0x2a2>
 800132a:	45a1      	cmp	r9, r4
 800132c:	f240 8081 	bls.w	8001432 <__udivmoddi4+0x2a2>
 8001330:	f1ae 0e02 	sub.w	lr, lr, #2
 8001334:	443c      	add	r4, r7
 8001336:	eba4 0409 	sub.w	r4, r4, r9
 800133a:	fa1f f983 	uxth.w	r9, r3
 800133e:	fbb4 f3f0 	udiv	r3, r4, r0
 8001342:	fb00 4413 	mls	r4, r0, r3, r4
 8001346:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800134a:	fb03 fc0c 	mul.w	ip, r3, ip
 800134e:	45a4      	cmp	ip, r4
 8001350:	d907      	bls.n	8001362 <__udivmoddi4+0x1d2>
 8001352:	193c      	adds	r4, r7, r4
 8001354:	f103 30ff 	add.w	r0, r3, #4294967295
 8001358:	d267      	bcs.n	800142a <__udivmoddi4+0x29a>
 800135a:	45a4      	cmp	ip, r4
 800135c:	d965      	bls.n	800142a <__udivmoddi4+0x29a>
 800135e:	3b02      	subs	r3, #2
 8001360:	443c      	add	r4, r7
 8001362:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001366:	fba0 9302 	umull	r9, r3, r0, r2
 800136a:	eba4 040c 	sub.w	r4, r4, ip
 800136e:	429c      	cmp	r4, r3
 8001370:	46ce      	mov	lr, r9
 8001372:	469c      	mov	ip, r3
 8001374:	d351      	bcc.n	800141a <__udivmoddi4+0x28a>
 8001376:	d04e      	beq.n	8001416 <__udivmoddi4+0x286>
 8001378:	b155      	cbz	r5, 8001390 <__udivmoddi4+0x200>
 800137a:	ebb8 030e 	subs.w	r3, r8, lr
 800137e:	eb64 040c 	sbc.w	r4, r4, ip
 8001382:	fa04 f606 	lsl.w	r6, r4, r6
 8001386:	40cb      	lsrs	r3, r1
 8001388:	431e      	orrs	r6, r3
 800138a:	40cc      	lsrs	r4, r1
 800138c:	e9c5 6400 	strd	r6, r4, [r5]
 8001390:	2100      	movs	r1, #0
 8001392:	e750      	b.n	8001236 <__udivmoddi4+0xa6>
 8001394:	f1c2 0320 	rsb	r3, r2, #32
 8001398:	fa20 f103 	lsr.w	r1, r0, r3
 800139c:	fa0c fc02 	lsl.w	ip, ip, r2
 80013a0:	fa24 f303 	lsr.w	r3, r4, r3
 80013a4:	4094      	lsls	r4, r2
 80013a6:	430c      	orrs	r4, r1
 80013a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80013ac:	fa00 fe02 	lsl.w	lr, r0, r2
 80013b0:	fa1f f78c 	uxth.w	r7, ip
 80013b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80013b8:	fb08 3110 	mls	r1, r8, r0, r3
 80013bc:	0c23      	lsrs	r3, r4, #16
 80013be:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80013c2:	fb00 f107 	mul.w	r1, r0, r7
 80013c6:	4299      	cmp	r1, r3
 80013c8:	d908      	bls.n	80013dc <__udivmoddi4+0x24c>
 80013ca:	eb1c 0303 	adds.w	r3, ip, r3
 80013ce:	f100 36ff 	add.w	r6, r0, #4294967295
 80013d2:	d22c      	bcs.n	800142e <__udivmoddi4+0x29e>
 80013d4:	4299      	cmp	r1, r3
 80013d6:	d92a      	bls.n	800142e <__udivmoddi4+0x29e>
 80013d8:	3802      	subs	r0, #2
 80013da:	4463      	add	r3, ip
 80013dc:	1a5b      	subs	r3, r3, r1
 80013de:	b2a4      	uxth	r4, r4
 80013e0:	fbb3 f1f8 	udiv	r1, r3, r8
 80013e4:	fb08 3311 	mls	r3, r8, r1, r3
 80013e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80013ec:	fb01 f307 	mul.w	r3, r1, r7
 80013f0:	42a3      	cmp	r3, r4
 80013f2:	d908      	bls.n	8001406 <__udivmoddi4+0x276>
 80013f4:	eb1c 0404 	adds.w	r4, ip, r4
 80013f8:	f101 36ff 	add.w	r6, r1, #4294967295
 80013fc:	d213      	bcs.n	8001426 <__udivmoddi4+0x296>
 80013fe:	42a3      	cmp	r3, r4
 8001400:	d911      	bls.n	8001426 <__udivmoddi4+0x296>
 8001402:	3902      	subs	r1, #2
 8001404:	4464      	add	r4, ip
 8001406:	1ae4      	subs	r4, r4, r3
 8001408:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800140c:	e739      	b.n	8001282 <__udivmoddi4+0xf2>
 800140e:	4604      	mov	r4, r0
 8001410:	e6f0      	b.n	80011f4 <__udivmoddi4+0x64>
 8001412:	4608      	mov	r0, r1
 8001414:	e706      	b.n	8001224 <__udivmoddi4+0x94>
 8001416:	45c8      	cmp	r8, r9
 8001418:	d2ae      	bcs.n	8001378 <__udivmoddi4+0x1e8>
 800141a:	ebb9 0e02 	subs.w	lr, r9, r2
 800141e:	eb63 0c07 	sbc.w	ip, r3, r7
 8001422:	3801      	subs	r0, #1
 8001424:	e7a8      	b.n	8001378 <__udivmoddi4+0x1e8>
 8001426:	4631      	mov	r1, r6
 8001428:	e7ed      	b.n	8001406 <__udivmoddi4+0x276>
 800142a:	4603      	mov	r3, r0
 800142c:	e799      	b.n	8001362 <__udivmoddi4+0x1d2>
 800142e:	4630      	mov	r0, r6
 8001430:	e7d4      	b.n	80013dc <__udivmoddi4+0x24c>
 8001432:	46d6      	mov	lr, sl
 8001434:	e77f      	b.n	8001336 <__udivmoddi4+0x1a6>
 8001436:	4463      	add	r3, ip
 8001438:	3802      	subs	r0, #2
 800143a:	e74d      	b.n	80012d8 <__udivmoddi4+0x148>
 800143c:	4606      	mov	r6, r0
 800143e:	4623      	mov	r3, r4
 8001440:	4608      	mov	r0, r1
 8001442:	e70f      	b.n	8001264 <__udivmoddi4+0xd4>
 8001444:	3e02      	subs	r6, #2
 8001446:	4463      	add	r3, ip
 8001448:	e730      	b.n	80012ac <__udivmoddi4+0x11c>
 800144a:	bf00      	nop

0800144c <__aeabi_idiv0>:
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop

08001450 <delay_us>:
static TIM_HandleTypeDef *timer;
static GPIO_TypeDef *data_port;
static uint16_t data_pin;

void delay_us(uint16_t us)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(timer, 0);
 800145a:	4b09      	ldr	r3, [pc, #36]	@ (8001480 <delay_us+0x30>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2200      	movs	r2, #0
 8001462:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(timer) < us);
 8001464:	bf00      	nop
 8001466:	4b06      	ldr	r3, [pc, #24]	@ (8001480 <delay_us+0x30>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	429a      	cmp	r2, r3
 8001472:	d3f8      	bcc.n	8001466 <delay_us+0x16>
}
 8001474:	bf00      	nop
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr
 8001480:	200001f0 	.word	0x200001f0

08001484 <DS18B20_Init>:

void DS18B20_Init(TIM_HandleTypeDef *htim, GPIO_TypeDef *port, uint16_t pin)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	4613      	mov	r3, r2
 8001490:	80fb      	strh	r3, [r7, #6]
    timer = htim;
 8001492:	4a09      	ldr	r2, [pc, #36]	@ (80014b8 <DS18B20_Init+0x34>)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	6013      	str	r3, [r2, #0]
    data_port = port;
 8001498:	4a08      	ldr	r2, [pc, #32]	@ (80014bc <DS18B20_Init+0x38>)
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	6013      	str	r3, [r2, #0]
    data_pin = pin;
 800149e:	4a08      	ldr	r2, [pc, #32]	@ (80014c0 <DS18B20_Init+0x3c>)
 80014a0:	88fb      	ldrh	r3, [r7, #6]
 80014a2:	8013      	strh	r3, [r2, #0]
    HAL_TIM_Base_Start(timer);
 80014a4:	4b04      	ldr	r3, [pc, #16]	@ (80014b8 <DS18B20_Init+0x34>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f002 fb6f 	bl	8003b8c <HAL_TIM_Base_Start>
}
 80014ae:	bf00      	nop
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	200001f0 	.word	0x200001f0
 80014bc:	200001f4 	.word	0x200001f4
 80014c0:	200001f8 	.word	0x200001f8

080014c4 <set_pin_output>:

static void set_pin_output(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	605a      	str	r2, [r3, #4]
 80014d2:	609a      	str	r2, [r3, #8]
 80014d4:	60da      	str	r2, [r3, #12]
 80014d6:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = data_pin;
 80014d8:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <set_pin_output+0x3c>)
 80014da:	881b      	ldrh	r3, [r3, #0]
 80014dc:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014de:	2301      	movs	r3, #1
 80014e0:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014e6:	2302      	movs	r3, #2
 80014e8:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(data_port, &GPIO_InitStruct);
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <set_pin_output+0x40>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	1d3a      	adds	r2, r7, #4
 80014f0:	4611      	mov	r1, r2
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 fe7c 	bl	80021f0 <HAL_GPIO_Init>
}
 80014f8:	bf00      	nop
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	200001f8 	.word	0x200001f8
 8001504:	200001f4 	.word	0x200001f4

08001508 <set_pin_input>:

static void set_pin_input(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	60da      	str	r2, [r3, #12]
 800151a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = data_pin;
 800151c:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <set_pin_input+0x38>)
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001522:	2300      	movs	r3, #0
 8001524:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(data_port, &GPIO_InitStruct);
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <set_pin_input+0x3c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	1d3a      	adds	r2, r7, #4
 8001530:	4611      	mov	r1, r2
 8001532:	4618      	mov	r0, r3
 8001534:	f000 fe5c 	bl	80021f0 <HAL_GPIO_Init>
}
 8001538:	bf00      	nop
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	200001f8 	.word	0x200001f8
 8001544:	200001f4 	.word	0x200001f4

08001548 <reset_pulse>:

static uint8_t reset_pulse(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
    uint8_t presence = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	71fb      	strb	r3, [r7, #7]

    set_pin_output();
 8001552:	f7ff ffb7 	bl	80014c4 <set_pin_output>
    HAL_GPIO_WritePin(data_port, data_pin, GPIO_PIN_RESET);
 8001556:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <reset_pulse+0x60>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a14      	ldr	r2, [pc, #80]	@ (80015ac <reset_pulse+0x64>)
 800155c:	8811      	ldrh	r1, [r2, #0]
 800155e:	2200      	movs	r2, #0
 8001560:	4618      	mov	r0, r3
 8001562:	f000 ffbc 	bl	80024de <HAL_GPIO_WritePin>
    delay_us(480);
 8001566:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 800156a:	f7ff ff71 	bl	8001450 <delay_us>

    set_pin_input();
 800156e:	f7ff ffcb 	bl	8001508 <set_pin_input>
    delay_us(70);
 8001572:	2046      	movs	r0, #70	@ 0x46
 8001574:	f7ff ff6c 	bl	8001450 <delay_us>

    presence = !HAL_GPIO_ReadPin(data_port, data_pin);
 8001578:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <reset_pulse+0x60>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a0b      	ldr	r2, [pc, #44]	@ (80015ac <reset_pulse+0x64>)
 800157e:	8812      	ldrh	r2, [r2, #0]
 8001580:	4611      	mov	r1, r2
 8001582:	4618      	mov	r0, r3
 8001584:	f000 ff94 	bl	80024b0 <HAL_GPIO_ReadPin>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	bf0c      	ite	eq
 800158e:	2301      	moveq	r3, #1
 8001590:	2300      	movne	r3, #0
 8001592:	b2db      	uxtb	r3, r3
 8001594:	71fb      	strb	r3, [r7, #7]
    delay_us(410);
 8001596:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 800159a:	f7ff ff59 	bl	8001450 <delay_us>

    return presence;
 800159e:	79fb      	ldrb	r3, [r7, #7]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200001f4 	.word	0x200001f4
 80015ac:	200001f8 	.word	0x200001f8

080015b0 <write_bit>:

static void write_bit(uint8_t bit)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	71fb      	strb	r3, [r7, #7]
    set_pin_output();
 80015ba:	f7ff ff83 	bl	80014c4 <set_pin_output>
    HAL_GPIO_WritePin(data_port, data_pin, GPIO_PIN_RESET);
 80015be:	4b0c      	ldr	r3, [pc, #48]	@ (80015f0 <write_bit+0x40>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a0c      	ldr	r2, [pc, #48]	@ (80015f4 <write_bit+0x44>)
 80015c4:	8811      	ldrh	r1, [r2, #0]
 80015c6:	2200      	movs	r2, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f000 ff88 	bl	80024de <HAL_GPIO_WritePin>
    delay_us(2);
 80015ce:	2002      	movs	r0, #2
 80015d0:	f7ff ff3e 	bl	8001450 <delay_us>

    if (bit)
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <write_bit+0x2e>
        set_pin_input();
 80015da:	f7ff ff95 	bl	8001508 <set_pin_input>

    delay_us(60);
 80015de:	203c      	movs	r0, #60	@ 0x3c
 80015e0:	f7ff ff36 	bl	8001450 <delay_us>
    set_pin_input();
 80015e4:	f7ff ff90 	bl	8001508 <set_pin_input>
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	200001f4 	.word	0x200001f4
 80015f4:	200001f8 	.word	0x200001f8

080015f8 <read_bit>:

static uint8_t read_bit(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
    uint8_t bit = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	71fb      	strb	r3, [r7, #7]

    set_pin_output();
 8001602:	f7ff ff5f 	bl	80014c4 <set_pin_output>
    HAL_GPIO_WritePin(data_port, data_pin, GPIO_PIN_RESET);
 8001606:	4b12      	ldr	r3, [pc, #72]	@ (8001650 <read_bit+0x58>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a12      	ldr	r2, [pc, #72]	@ (8001654 <read_bit+0x5c>)
 800160c:	8811      	ldrh	r1, [r2, #0]
 800160e:	2200      	movs	r2, #0
 8001610:	4618      	mov	r0, r3
 8001612:	f000 ff64 	bl	80024de <HAL_GPIO_WritePin>
    delay_us(2);
 8001616:	2002      	movs	r0, #2
 8001618:	f7ff ff1a 	bl	8001450 <delay_us>
    set_pin_input();
 800161c:	f7ff ff74 	bl	8001508 <set_pin_input>
    delay_us(10);
 8001620:	200a      	movs	r0, #10
 8001622:	f7ff ff15 	bl	8001450 <delay_us>

    if (HAL_GPIO_ReadPin(data_port, data_pin))
 8001626:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <read_bit+0x58>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a0a      	ldr	r2, [pc, #40]	@ (8001654 <read_bit+0x5c>)
 800162c:	8812      	ldrh	r2, [r2, #0]
 800162e:	4611      	mov	r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f000 ff3d 	bl	80024b0 <HAL_GPIO_ReadPin>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <read_bit+0x48>
        bit = 1;
 800163c:	2301      	movs	r3, #1
 800163e:	71fb      	strb	r3, [r7, #7]

    delay_us(50);
 8001640:	2032      	movs	r0, #50	@ 0x32
 8001642:	f7ff ff05 	bl	8001450 <delay_us>
    return bit;
 8001646:	79fb      	ldrb	r3, [r7, #7]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	200001f4 	.word	0x200001f4
 8001654:	200001f8 	.word	0x200001f8

08001658 <write_byte>:

static void write_byte(uint8_t data)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++)
 8001662:	2300      	movs	r3, #0
 8001664:	73fb      	strb	r3, [r7, #15]
 8001666:	e00c      	b.n	8001682 <write_byte+0x2a>
    {
        write_bit(data & 0x01);
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	b2db      	uxtb	r3, r3
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff ff9d 	bl	80015b0 <write_bit>
        data >>= 1;
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	085b      	lsrs	r3, r3, #1
 800167a:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++)
 800167c:	7bfb      	ldrb	r3, [r7, #15]
 800167e:	3301      	adds	r3, #1
 8001680:	73fb      	strb	r3, [r7, #15]
 8001682:	7bfb      	ldrb	r3, [r7, #15]
 8001684:	2b07      	cmp	r3, #7
 8001686:	d9ef      	bls.n	8001668 <write_byte+0x10>
    }
}
 8001688:	bf00      	nop
 800168a:	bf00      	nop
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <read_byte>:

static uint8_t read_byte(void)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
    uint8_t value = 0;
 8001698:	2300      	movs	r3, #0
 800169a:	71fb      	strb	r3, [r7, #7]

    for (uint8_t i = 0; i < 8; i++)
 800169c:	2300      	movs	r3, #0
 800169e:	71bb      	strb	r3, [r7, #6]
 80016a0:	e00f      	b.n	80016c2 <read_byte+0x30>
    {
        value |= (read_bit() << i);
 80016a2:	f7ff ffa9 	bl	80015f8 <read_bit>
 80016a6:	4603      	mov	r3, r0
 80016a8:	461a      	mov	r2, r3
 80016aa:	79bb      	ldrb	r3, [r7, #6]
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	b25a      	sxtb	r2, r3
 80016b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b25b      	sxtb	r3, r3
 80016ba:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++)
 80016bc:	79bb      	ldrb	r3, [r7, #6]
 80016be:	3301      	adds	r3, #1
 80016c0:	71bb      	strb	r3, [r7, #6]
 80016c2:	79bb      	ldrb	r3, [r7, #6]
 80016c4:	2b07      	cmp	r3, #7
 80016c6:	d9ec      	bls.n	80016a2 <read_byte+0x10>
    }

    return value;
 80016c8:	79fb      	ldrb	r3, [r7, #7]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <DS18B20_ReadTemp>:

float DS18B20_ReadTemp(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
    uint8_t presence = reset_pulse();
 80016da:	f7ff ff35 	bl	8001548 <reset_pulse>
 80016de:	4603      	mov	r3, r0
 80016e0:	73fb      	strb	r3, [r7, #15]
    if (!presence)
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d101      	bne.n	80016ec <DS18B20_ReadTemp+0x18>
        return -127.0f;
 80016e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001758 <DS18B20_ReadTemp+0x84>)
 80016ea:	e030      	b.n	800174e <DS18B20_ReadTemp+0x7a>

    write_byte(0xCC); // Skip ROM
 80016ec:	20cc      	movs	r0, #204	@ 0xcc
 80016ee:	f7ff ffb3 	bl	8001658 <write_byte>
    write_byte(0x44); // Convert T
 80016f2:	2044      	movs	r0, #68	@ 0x44
 80016f4:	f7ff ffb0 	bl	8001658 <write_byte>
    HAL_Delay(800);   // Wait for conversion
 80016f8:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80016fc:	f000 fc72 	bl	8001fe4 <HAL_Delay>

    presence = reset_pulse();
 8001700:	f7ff ff22 	bl	8001548 <reset_pulse>
 8001704:	4603      	mov	r3, r0
 8001706:	73fb      	strb	r3, [r7, #15]
    write_byte(0xCC);
 8001708:	20cc      	movs	r0, #204	@ 0xcc
 800170a:	f7ff ffa5 	bl	8001658 <write_byte>
    write_byte(0xBE);
 800170e:	20be      	movs	r0, #190	@ 0xbe
 8001710:	f7ff ffa2 	bl	8001658 <write_byte>

    uint8_t temp_LSB = read_byte();
 8001714:	f7ff ffbd 	bl	8001692 <read_byte>
 8001718:	4603      	mov	r3, r0
 800171a:	73bb      	strb	r3, [r7, #14]
    uint8_t temp_MSB = read_byte();
 800171c:	f7ff ffb9 	bl	8001692 <read_byte>
 8001720:	4603      	mov	r3, r0
 8001722:	737b      	strb	r3, [r7, #13]

    int16_t rawTemp = (temp_MSB << 8) | temp_LSB;
 8001724:	7b7b      	ldrb	r3, [r7, #13]
 8001726:	021b      	lsls	r3, r3, #8
 8001728:	b21a      	sxth	r2, r3
 800172a:	7bbb      	ldrb	r3, [r7, #14]
 800172c:	b21b      	sxth	r3, r3
 800172e:	4313      	orrs	r3, r2
 8001730:	817b      	strh	r3, [r7, #10]
    float temperature = (float)rawTemp / 16.0f;
 8001732:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fb38 	bl	8000dac <__aeabi_i2f>
 800173c:	4603      	mov	r3, r0
 800173e:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fc3a 	bl	8000fbc <__aeabi_fdiv>
 8001748:	4603      	mov	r3, r0
 800174a:	607b      	str	r3, [r7, #4]

    return temperature;
 800174c:	687b      	ldr	r3, [r7, #4]
}
 800174e:	4618      	mov	r0, r3
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	c2fe0000 	.word	0xc2fe0000

0800175c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001768:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800176a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4313      	orrs	r3, r2
 8001772:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001774:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001778:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4013      	ands	r3, r2
 800177e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001780:	68fb      	ldr	r3, [r7, #12]
}
 8001782:	bf00      	nop
 8001784:	3714      	adds	r7, #20
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr

0800178c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08e      	sub	sp, #56	@ 0x38
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001792:	f000 fbb1 	bl	8001ef8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001796:	f000 f847 	bl	8001828 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800179a:	f000 f997 	bl	8001acc <MX_GPIO_Init>
  MX_TIM2_Init();
 800179e:	f000 f8fb 	bl	8001998 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80017a2:	f000 f947 	bl	8001a34 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80017a6:	f000 f8a3 	bl	80018f0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  DS18B20_Init(&htim1, GPIOA, GPIO_PIN_8);
 80017aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017ae:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80017b2:	4819      	ldr	r0, [pc, #100]	@ (8001818 <main+0x8c>)
 80017b4:	f7ff fe66 	bl	8001484 <DS18B20_Init>
  /* USER CODE END 2 */
  char msg[50];
  sprintf(msg, "Temp: device onC\r\n");
 80017b8:	463b      	mov	r3, r7
 80017ba:	4918      	ldr	r1, [pc, #96]	@ (800181c <main+0x90>)
 80017bc:	4618      	mov	r0, r3
 80017be:	f004 f9a9 	bl	8005b14 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80017c2:	463b      	mov	r3, r7
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fd2b 	bl	8000220 <strlen>
 80017ca:	4603      	mov	r3, r0
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	4639      	mov	r1, r7
 80017d0:	f04f 33ff 	mov.w	r3, #4294967295
 80017d4:	4812      	ldr	r0, [pc, #72]	@ (8001820 <main+0x94>)
 80017d6:	f002 fcbc 	bl	8004152 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	    float temp = DS18B20_ReadTemp();
 80017da:	f7ff ff7b 	bl	80016d4 <DS18B20_ReadTemp>
 80017de:	6378      	str	r0, [r7, #52]	@ 0x34
	    sprintf(msg, "Temp: %.2f C\r\n", temp);
 80017e0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80017e2:	f7fe fe89 	bl	80004f8 <__aeabi_f2d>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	4638      	mov	r0, r7
 80017ec:	490d      	ldr	r1, [pc, #52]	@ (8001824 <main+0x98>)
 80017ee:	f004 f991 	bl	8005b14 <siprintf>
	    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80017f2:	463b      	mov	r3, r7
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe fd13 	bl	8000220 <strlen>
 80017fa:	4603      	mov	r3, r0
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	4639      	mov	r1, r7
 8001800:	f04f 33ff 	mov.w	r3, #4294967295
 8001804:	4806      	ldr	r0, [pc, #24]	@ (8001820 <main+0x94>)
 8001806:	f002 fca4 	bl	8004152 <HAL_UART_Transmit>
	    HAL_Delay(1000);
 800180a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800180e:	f000 fbe9 	bl	8001fe4 <HAL_Delay>
  {
 8001812:	bf00      	nop
 8001814:	e7e1      	b.n	80017da <main+0x4e>
 8001816:	bf00      	nop
 8001818:	200001fc 	.word	0x200001fc
 800181c:	08009370 	.word	0x08009370
 8001820:	20000294 	.word	0x20000294
 8001824:	08009384 	.word	0x08009384

08001828 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b09a      	sub	sp, #104	@ 0x68
 800182c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800182e:	f107 0320 	add.w	r3, r7, #32
 8001832:	2248      	movs	r2, #72	@ 0x48
 8001834:	2100      	movs	r1, #0
 8001836:	4618      	mov	r0, r3
 8001838:	f004 f9cf 	bl	8005bda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800183c:	f107 0308 	add.w	r3, r7, #8
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
 800184c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800184e:	4b27      	ldr	r3, [pc, #156]	@ (80018ec <SystemClock_Config+0xc4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001856:	4a25      	ldr	r2, [pc, #148]	@ (80018ec <SystemClock_Config+0xc4>)
 8001858:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	4b23      	ldr	r3, [pc, #140]	@ (80018ec <SystemClock_Config+0xc4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001866:	607b      	str	r3, [r7, #4]
 8001868:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800186a:	2324      	movs	r3, #36	@ 0x24
 800186c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800186e:	2385      	movs	r3, #133	@ 0x85
 8001870:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001872:	2301      	movs	r3, #1
 8001874:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001876:	2300      	movs	r3, #0
 8001878:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800187a:	2360      	movs	r3, #96	@ 0x60
 800187c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800187e:	2302      	movs	r3, #2
 8001880:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001882:	2301      	movs	r3, #1
 8001884:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001886:	2300      	movs	r3, #0
 8001888:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 24;
 800188a:	2318      	movs	r3, #24
 800188c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800188e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001892:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001894:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001898:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800189a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800189e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018a0:	f107 0320 	add.w	r3, r7, #32
 80018a4:	4618      	mov	r0, r3
 80018a6:	f001 f8db 	bl	8002a60 <HAL_RCC_OscConfig>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80018b0:	f000 f94e 	bl	8001b50 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80018b4:	234f      	movs	r3, #79	@ 0x4f
 80018b6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018b8:	2303      	movs	r3, #3
 80018ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018bc:	2300      	movs	r3, #0
 80018be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018ce:	f107 0308 	add.w	r3, r7, #8
 80018d2:	2102      	movs	r1, #2
 80018d4:	4618      	mov	r0, r3
 80018d6:	f001 fc45 	bl	8003164 <HAL_RCC_ClockConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80018e0:	f000 f936 	bl	8001b50 <Error_Handler>
  }
}
 80018e4:	bf00      	nop
 80018e6:	3768      	adds	r7, #104	@ 0x68
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	58000400 	.word	0x58000400

080018f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018f6:	f107 0310 	add.w	r3, r7, #16
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800190e:	4b20      	ldr	r3, [pc, #128]	@ (8001990 <MX_TIM1_Init+0xa0>)
 8001910:	4a20      	ldr	r2, [pc, #128]	@ (8001994 <MX_TIM1_Init+0xa4>)
 8001912:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001914:	4b1e      	ldr	r3, [pc, #120]	@ (8001990 <MX_TIM1_Init+0xa0>)
 8001916:	2200      	movs	r2, #0
 8001918:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191a:	4b1d      	ldr	r3, [pc, #116]	@ (8001990 <MX_TIM1_Init+0xa0>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001920:	4b1b      	ldr	r3, [pc, #108]	@ (8001990 <MX_TIM1_Init+0xa0>)
 8001922:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001926:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001928:	4b19      	ldr	r3, [pc, #100]	@ (8001990 <MX_TIM1_Init+0xa0>)
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800192e:	4b18      	ldr	r3, [pc, #96]	@ (8001990 <MX_TIM1_Init+0xa0>)
 8001930:	2200      	movs	r2, #0
 8001932:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001934:	4b16      	ldr	r3, [pc, #88]	@ (8001990 <MX_TIM1_Init+0xa0>)
 8001936:	2200      	movs	r2, #0
 8001938:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800193a:	4815      	ldr	r0, [pc, #84]	@ (8001990 <MX_TIM1_Init+0xa0>)
 800193c:	f002 f8ce 	bl	8003adc <HAL_TIM_Base_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001946:	f000 f903 	bl	8001b50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800194a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800194e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001950:	f107 0310 	add.w	r3, r7, #16
 8001954:	4619      	mov	r1, r3
 8001956:	480e      	ldr	r0, [pc, #56]	@ (8001990 <MX_TIM1_Init+0xa0>)
 8001958:	f002 f95c 	bl	8003c14 <HAL_TIM_ConfigClockSource>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001962:	f000 f8f5 	bl	8001b50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001966:	2300      	movs	r3, #0
 8001968:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800196a:	2300      	movs	r3, #0
 800196c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	4619      	mov	r1, r3
 8001976:	4806      	ldr	r0, [pc, #24]	@ (8001990 <MX_TIM1_Init+0xa0>)
 8001978:	f002 fb1c 	bl	8003fb4 <HAL_TIMEx_MasterConfigSynchronization>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001982:	f000 f8e5 	bl	8001b50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001986:	bf00      	nop
 8001988:	3720      	adds	r7, #32
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200001fc 	.word	0x200001fc
 8001994:	40012c00 	.word	0x40012c00

08001998 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b088      	sub	sp, #32
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800199e:	f107 0310 	add.w	r3, r7, #16
 80019a2:	2200      	movs	r2, #0
 80019a4:	601a      	str	r2, [r3, #0]
 80019a6:	605a      	str	r2, [r3, #4]
 80019a8:	609a      	str	r2, [r3, #8]
 80019aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ac:	1d3b      	adds	r3, r7, #4
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a30 <MX_TIM2_Init+0x98>)
 80019b8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 80019be:	4b1c      	ldr	r3, [pc, #112]	@ (8001a30 <MX_TIM2_Init+0x98>)
 80019c0:	222f      	movs	r2, #47	@ 0x2f
 80019c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <MX_TIM2_Init+0x98>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80019ca:	4b19      	ldr	r3, [pc, #100]	@ (8001a30 <MX_TIM2_Init+0x98>)
 80019cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d2:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <MX_TIM2_Init+0x98>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d8:	4b15      	ldr	r3, [pc, #84]	@ (8001a30 <MX_TIM2_Init+0x98>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019de:	4814      	ldr	r0, [pc, #80]	@ (8001a30 <MX_TIM2_Init+0x98>)
 80019e0:	f002 f87c 	bl	8003adc <HAL_TIM_Base_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80019ea:	f000 f8b1 	bl	8001b50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019f4:	f107 0310 	add.w	r3, r7, #16
 80019f8:	4619      	mov	r1, r3
 80019fa:	480d      	ldr	r0, [pc, #52]	@ (8001a30 <MX_TIM2_Init+0x98>)
 80019fc:	f002 f90a 	bl	8003c14 <HAL_TIM_ConfigClockSource>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001a06:	f000 f8a3 	bl	8001b50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	4619      	mov	r1, r3
 8001a16:	4806      	ldr	r0, [pc, #24]	@ (8001a30 <MX_TIM2_Init+0x98>)
 8001a18:	f002 facc 	bl	8003fb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001a22:	f000 f895 	bl	8001b50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a26:	bf00      	nop
 8001a28:	3720      	adds	r7, #32
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000248 	.word	0x20000248

08001a34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a38:	4b22      	ldr	r3, [pc, #136]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a3a:	4a23      	ldr	r2, [pc, #140]	@ (8001ac8 <MX_USART2_UART_Init+0x94>)
 8001a3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a3e:	4b21      	ldr	r3, [pc, #132]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a46:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a52:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a58:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a5a:	220c      	movs	r2, #12
 8001a5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5e:	4b19      	ldr	r3, [pc, #100]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a64:	4b17      	ldr	r3, [pc, #92]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a6a:	4b16      	ldr	r3, [pc, #88]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a70:	4b14      	ldr	r3, [pc, #80]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a76:	4b13      	ldr	r3, [pc, #76]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a7c:	4811      	ldr	r0, [pc, #68]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a7e:	f002 fb18 	bl	80040b2 <HAL_UART_Init>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001a88:	f000 f862 	bl	8001b50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	480d      	ldr	r0, [pc, #52]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a90:	f003 f84f 	bl	8004b32 <HAL_UARTEx_SetTxFifoThreshold>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001a9a:	f000 f859 	bl	8001b50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4808      	ldr	r0, [pc, #32]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001aa2:	f003 f884 	bl	8004bae <HAL_UARTEx_SetRxFifoThreshold>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001aac:	f000 f850 	bl	8001b50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001ab0:	4804      	ldr	r0, [pc, #16]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001ab2:	f003 f806 	bl	8004ac2 <HAL_UARTEx_DisableFifoMode>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001abc:	f000 f848 	bl	8001b50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000294 	.word	0x20000294
 8001ac8:	40004400 	.word	0x40004400

08001acc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae0:	2002      	movs	r0, #2
 8001ae2:	f7ff fe3b 	bl	800175c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae6:	2001      	movs	r0, #1
 8001ae8:	f7ff fe38 	bl	800175c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aec:	2004      	movs	r0, #4
 8001aee:	f7ff fe35 	bl	800175c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2120      	movs	r1, #32
 8001af6:	4815      	ldr	r0, [pc, #84]	@ (8001b4c <MX_GPIO_Init+0x80>)
 8001af8:	f000 fcf1 	bl	80024de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001afc:	2200      	movs	r2, #0
 8001afe:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001b02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b06:	f000 fcea 	bl	80024de <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b0a:	2320      	movs	r3, #32
 8001b0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b16:	2300      	movs	r3, #0
 8001b18:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	480b      	ldr	r0, [pc, #44]	@ (8001b4c <MX_GPIO_Init+0x80>)
 8001b20:	f000 fb66 	bl	80021f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b24:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b28:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b36:	1d3b      	adds	r3, r7, #4
 8001b38:	4619      	mov	r1, r3
 8001b3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b3e:	f000 fb57 	bl	80021f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b42:	bf00      	nop
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	48000400 	.word	0x48000400

08001b50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b54:	b672      	cpsid	i
}
 8001b56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b58:	bf00      	nop
 8001b5a:	e7fd      	b.n	8001b58 <Error_Handler+0x8>

08001b5c <LL_AHB2_GRP1_EnableClock>:
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b68:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b78:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b80:	68fb      	ldr	r3, [r7, #12]
}
 8001b82:	bf00      	nop
 8001b84:	3714      	adds	r7, #20
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bc80      	pop	{r7}
 8001b8a:	4770      	bx	lr

08001b8c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001b94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b98:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b9a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001ba4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ba8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4013      	ands	r3, r2
 8001bae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
}
 8001bb2:	bf00      	nop
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr

08001bbc <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bc8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001bca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001bd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bd8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001be0:	68fb      	ldr	r3, [r7, #12]
}
 8001be2:	bf00      	nop
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr

08001bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a09      	ldr	r2, [pc, #36]	@ (8001c2c <HAL_TIM_Base_MspInit+0x34>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d104      	bne.n	8001c14 <HAL_TIM_Base_MspInit+0x1c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c0a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001c0e:	f7ff ffd5 	bl	8001bbc <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c12:	e007      	b.n	8001c24 <HAL_TIM_Base_MspInit+0x2c>
  else if(htim_base->Instance==TIM2)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c1c:	d102      	bne.n	8001c24 <HAL_TIM_Base_MspInit+0x2c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c1e:	2001      	movs	r0, #1
 8001c20:	f7ff ffb4 	bl	8001b8c <LL_APB1_GRP1_EnableClock>
}
 8001c24:	bf00      	nop
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40012c00 	.word	0x40012c00

08001c30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b096      	sub	sp, #88	@ 0x58
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c48:	f107 030c 	add.w	r3, r7, #12
 8001c4c:	2238      	movs	r2, #56	@ 0x38
 8001c4e:	2100      	movs	r1, #0
 8001c50:	4618      	mov	r0, r3
 8001c52:	f003 ffc2 	bl	8005bda <memset>
  if(huart->Instance==USART2)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a17      	ldr	r2, [pc, #92]	@ (8001cb8 <HAL_UART_MspInit+0x88>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d126      	bne.n	8001cae <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c60:	2302      	movs	r3, #2
 8001c62:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c64:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8001c68:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c6a:	f107 030c 	add.w	r3, r7, #12
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f001 fe1a 	bl	80038a8 <HAL_RCCEx_PeriphCLKConfig>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001c7a:	f7ff ff69 	bl	8001b50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c7e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001c82:	f7ff ff83 	bl	8001b8c <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	2001      	movs	r0, #1
 8001c88:	f7ff ff68 	bl	8001b5c <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c8c:	230c      	movs	r3, #12
 8001c8e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	2302      	movs	r3, #2
 8001c92:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c9c:	2307      	movs	r3, #7
 8001c9e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001caa:	f000 faa1 	bl	80021f0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001cae:	bf00      	nop
 8001cb0:	3758      	adds	r7, #88	@ 0x58
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40004400 	.word	0x40004400

08001cbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <NMI_Handler+0x4>

08001cc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <HardFault_Handler+0x4>

08001ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <MemManage_Handler+0x4>

08001cd4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <BusFault_Handler+0x4>

08001cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <UsageFault_Handler+0x4>

08001ce4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr

08001cf0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr

08001d08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d0c:	f000 f94e 	bl	8001fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return 1;
 8001d18:	2301      	movs	r3, #1
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr

08001d22 <_kill>:

int _kill(int pid, int sig)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b082      	sub	sp, #8
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
 8001d2a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d2c:	f003 ffa8 	bl	8005c80 <__errno>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2216      	movs	r2, #22
 8001d34:	601a      	str	r2, [r3, #0]
  return -1;
 8001d36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <_exit>:

void _exit (int status)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d4a:	f04f 31ff 	mov.w	r1, #4294967295
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff ffe7 	bl	8001d22 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <_exit+0x12>

08001d58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
 8001d68:	e00a      	b.n	8001d80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d6a:	f3af 8000 	nop.w
 8001d6e:	4601      	mov	r1, r0
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	1c5a      	adds	r2, r3, #1
 8001d74:	60ba      	str	r2, [r7, #8]
 8001d76:	b2ca      	uxtb	r2, r1
 8001d78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	dbf0      	blt.n	8001d6a <_read+0x12>
  }

  return len;
 8001d88:	687b      	ldr	r3, [r7, #4]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3718      	adds	r7, #24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b086      	sub	sp, #24
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	60f8      	str	r0, [r7, #12]
 8001d9a:	60b9      	str	r1, [r7, #8]
 8001d9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
 8001da2:	e009      	b.n	8001db8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	1c5a      	adds	r2, r3, #1
 8001da8:	60ba      	str	r2, [r7, #8]
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	3301      	adds	r3, #1
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	dbf1      	blt.n	8001da4 <_write+0x12>
  }
  return len;
 8001dc0:	687b      	ldr	r3, [r7, #4]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3718      	adds	r7, #24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <_close>:

int _close(int file)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	b083      	sub	sp, #12
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr

08001de0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001df0:	605a      	str	r2, [r3, #4]
  return 0;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bc80      	pop	{r7}
 8001dfc:	4770      	bx	lr

08001dfe <_isatty>:

int _isatty(int file)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	b083      	sub	sp, #12
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e06:	2301      	movs	r3, #1
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr

08001e12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b085      	sub	sp, #20
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	60f8      	str	r0, [r7, #12]
 8001e1a:	60b9      	str	r1, [r7, #8]
 8001e1c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr
	...

08001e2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e34:	4a14      	ldr	r2, [pc, #80]	@ (8001e88 <_sbrk+0x5c>)
 8001e36:	4b15      	ldr	r3, [pc, #84]	@ (8001e8c <_sbrk+0x60>)
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e40:	4b13      	ldr	r3, [pc, #76]	@ (8001e90 <_sbrk+0x64>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d102      	bne.n	8001e4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e48:	4b11      	ldr	r3, [pc, #68]	@ (8001e90 <_sbrk+0x64>)
 8001e4a:	4a12      	ldr	r2, [pc, #72]	@ (8001e94 <_sbrk+0x68>)
 8001e4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e4e:	4b10      	ldr	r3, [pc, #64]	@ (8001e90 <_sbrk+0x64>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4413      	add	r3, r2
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d207      	bcs.n	8001e6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e5c:	f003 ff10 	bl	8005c80 <__errno>
 8001e60:	4603      	mov	r3, r0
 8001e62:	220c      	movs	r2, #12
 8001e64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e66:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6a:	e009      	b.n	8001e80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e6c:	4b08      	ldr	r3, [pc, #32]	@ (8001e90 <_sbrk+0x64>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e72:	4b07      	ldr	r3, [pc, #28]	@ (8001e90 <_sbrk+0x64>)
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4413      	add	r3, r2
 8001e7a:	4a05      	ldr	r2, [pc, #20]	@ (8001e90 <_sbrk+0x64>)
 8001e7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20010000 	.word	0x20010000
 8001e8c:	00000400 	.word	0x00000400
 8001e90:	20000328 	.word	0x20000328
 8001e94:	20000480 	.word	0x20000480

08001e98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr

08001ea4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ea4:	480d      	ldr	r0, [pc, #52]	@ (8001edc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ea6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ea8:	f7ff fff6 	bl	8001e98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001eac:	480c      	ldr	r0, [pc, #48]	@ (8001ee0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001eae:	490d      	ldr	r1, [pc, #52]	@ (8001ee4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee8 <LoopForever+0xe>)
  movs r3, #0
 8001eb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001eb4:	e002      	b.n	8001ebc <LoopCopyDataInit>

08001eb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001eb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eba:	3304      	adds	r3, #4

08001ebc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ebc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ebe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ec0:	d3f9      	bcc.n	8001eb6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ec4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ef0 <LoopForever+0x16>)
  movs r3, #0
 8001ec6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ec8:	e001      	b.n	8001ece <LoopFillZerobss>

08001eca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ecc:	3204      	adds	r2, #4

08001ece <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ece:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ed0:	d3fb      	bcc.n	8001eca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ed2:	f003 fedb 	bl	8005c8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ed6:	f7ff fc59 	bl	800178c <main>

08001eda <LoopForever>:

LoopForever:
    b LoopForever
 8001eda:	e7fe      	b.n	8001eda <LoopForever>
  ldr   r0, =_estack
 8001edc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001ee0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ee4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ee8:	080098b8 	.word	0x080098b8
  ldr r2, =_sbss
 8001eec:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ef0:	2000047c 	.word	0x2000047c

08001ef4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ef4:	e7fe      	b.n	8001ef4 <ADC_IRQHandler>
	...

08001ef8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001efe:	2300      	movs	r3, #0
 8001f00:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f02:	2003      	movs	r0, #3
 8001f04:	f000 f942 	bl	800218c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001f08:	f001 faf0 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	4a09      	ldr	r2, [pc, #36]	@ (8001f34 <HAL_Init+0x3c>)
 8001f10:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f12:	200f      	movs	r0, #15
 8001f14:	f000 f810 	bl	8001f38 <HAL_InitTick>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d002      	beq.n	8001f24 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	71fb      	strb	r3, [r7, #7]
 8001f22:	e001      	b.n	8001f28 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f24:	f7ff fe62 	bl	8001bec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f28:	79fb      	ldrb	r3, [r7, #7]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000000 	.word	0x20000000

08001f38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f40:	2300      	movs	r3, #0
 8001f42:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f44:	4b17      	ldr	r3, [pc, #92]	@ (8001fa4 <HAL_InitTick+0x6c>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d024      	beq.n	8001f96 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f4c:	f001 face 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 8001f50:	4602      	mov	r2, r0
 8001f52:	4b14      	ldr	r3, [pc, #80]	@ (8001fa4 <HAL_InitTick+0x6c>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	4619      	mov	r1, r3
 8001f58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f64:	4618      	mov	r0, r3
 8001f66:	f000 f936 	bl	80021d6 <HAL_SYSTICK_Config>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10f      	bne.n	8001f90 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b0f      	cmp	r3, #15
 8001f74:	d809      	bhi.n	8001f8a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f76:	2200      	movs	r2, #0
 8001f78:	6879      	ldr	r1, [r7, #4]
 8001f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f7e:	f000 f910 	bl	80021a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f82:	4a09      	ldr	r2, [pc, #36]	@ (8001fa8 <HAL_InitTick+0x70>)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6013      	str	r3, [r2, #0]
 8001f88:	e007      	b.n	8001f9a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	73fb      	strb	r3, [r7, #15]
 8001f8e:	e004      	b.n	8001f9a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	73fb      	strb	r3, [r7, #15]
 8001f94:	e001      	b.n	8001f9a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3710      	adds	r7, #16
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20000008 	.word	0x20000008
 8001fa8:	20000004 	.word	0x20000004

08001fac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fb0:	4b05      	ldr	r3, [pc, #20]	@ (8001fc8 <HAL_IncTick+0x1c>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4b05      	ldr	r3, [pc, #20]	@ (8001fcc <HAL_IncTick+0x20>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a03      	ldr	r2, [pc, #12]	@ (8001fcc <HAL_IncTick+0x20>)
 8001fbe:	6013      	str	r3, [r2, #0]
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr
 8001fc8:	20000008 	.word	0x20000008
 8001fcc:	2000032c 	.word	0x2000032c

08001fd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fd4:	4b02      	ldr	r3, [pc, #8]	@ (8001fe0 <HAL_GetTick+0x10>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr
 8001fe0:	2000032c 	.word	0x2000032c

08001fe4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fec:	f7ff fff0 	bl	8001fd0 <HAL_GetTick>
 8001ff0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ffc:	d005      	beq.n	800200a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8002028 <HAL_Delay+0x44>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	461a      	mov	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	4413      	add	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800200a:	bf00      	nop
 800200c:	f7ff ffe0 	bl	8001fd0 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	429a      	cmp	r2, r3
 800201a:	d8f7      	bhi.n	800200c <HAL_Delay+0x28>
  {
  }
}
 800201c:	bf00      	nop
 800201e:	bf00      	nop
 8002020:	3710      	adds	r7, #16
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000008 	.word	0x20000008

0800202c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800203c:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <__NVIC_SetPriorityGrouping+0x44>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002042:	68ba      	ldr	r2, [r7, #8]
 8002044:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002048:	4013      	ands	r3, r2
 800204a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002054:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002058:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800205c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800205e:	4a04      	ldr	r2, [pc, #16]	@ (8002070 <__NVIC_SetPriorityGrouping+0x44>)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	60d3      	str	r3, [r2, #12]
}
 8002064:	bf00      	nop
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	bc80      	pop	{r7}
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000ed00 	.word	0xe000ed00

08002074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002078:	4b04      	ldr	r3, [pc, #16]	@ (800208c <__NVIC_GetPriorityGrouping+0x18>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	0a1b      	lsrs	r3, r3, #8
 800207e:	f003 0307 	and.w	r3, r3, #7
}
 8002082:	4618      	mov	r0, r3
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	6039      	str	r1, [r7, #0]
 800209a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800209c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	db0a      	blt.n	80020ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	b2da      	uxtb	r2, r3
 80020a8:	490c      	ldr	r1, [pc, #48]	@ (80020dc <__NVIC_SetPriority+0x4c>)
 80020aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ae:	0112      	lsls	r2, r2, #4
 80020b0:	b2d2      	uxtb	r2, r2
 80020b2:	440b      	add	r3, r1
 80020b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020b8:	e00a      	b.n	80020d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	b2da      	uxtb	r2, r3
 80020be:	4908      	ldr	r1, [pc, #32]	@ (80020e0 <__NVIC_SetPriority+0x50>)
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	f003 030f 	and.w	r3, r3, #15
 80020c6:	3b04      	subs	r3, #4
 80020c8:	0112      	lsls	r2, r2, #4
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	440b      	add	r3, r1
 80020ce:	761a      	strb	r2, [r3, #24]
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	e000e100 	.word	0xe000e100
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b089      	sub	sp, #36	@ 0x24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f003 0307 	and.w	r3, r3, #7
 80020f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	f1c3 0307 	rsb	r3, r3, #7
 80020fe:	2b04      	cmp	r3, #4
 8002100:	bf28      	it	cs
 8002102:	2304      	movcs	r3, #4
 8002104:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	3304      	adds	r3, #4
 800210a:	2b06      	cmp	r3, #6
 800210c:	d902      	bls.n	8002114 <NVIC_EncodePriority+0x30>
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	3b03      	subs	r3, #3
 8002112:	e000      	b.n	8002116 <NVIC_EncodePriority+0x32>
 8002114:	2300      	movs	r3, #0
 8002116:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002118:	f04f 32ff 	mov.w	r2, #4294967295
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	43da      	mvns	r2, r3
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	401a      	ands	r2, r3
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800212c:	f04f 31ff 	mov.w	r1, #4294967295
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	fa01 f303 	lsl.w	r3, r1, r3
 8002136:	43d9      	mvns	r1, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800213c:	4313      	orrs	r3, r2
         );
}
 800213e:	4618      	mov	r0, r3
 8002140:	3724      	adds	r7, #36	@ 0x24
 8002142:	46bd      	mov	sp, r7
 8002144:	bc80      	pop	{r7}
 8002146:	4770      	bx	lr

08002148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3b01      	subs	r3, #1
 8002154:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002158:	d301      	bcc.n	800215e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800215a:	2301      	movs	r3, #1
 800215c:	e00f      	b.n	800217e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800215e:	4a0a      	ldr	r2, [pc, #40]	@ (8002188 <SysTick_Config+0x40>)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3b01      	subs	r3, #1
 8002164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002166:	210f      	movs	r1, #15
 8002168:	f04f 30ff 	mov.w	r0, #4294967295
 800216c:	f7ff ff90 	bl	8002090 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002170:	4b05      	ldr	r3, [pc, #20]	@ (8002188 <SysTick_Config+0x40>)
 8002172:	2200      	movs	r2, #0
 8002174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002176:	4b04      	ldr	r3, [pc, #16]	@ (8002188 <SysTick_Config+0x40>)
 8002178:	2207      	movs	r2, #7
 800217a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	e000e010 	.word	0xe000e010

0800218c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff ff49 	bl	800202c <__NVIC_SetPriorityGrouping>
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b086      	sub	sp, #24
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	4603      	mov	r3, r0
 80021aa:	60b9      	str	r1, [r7, #8]
 80021ac:	607a      	str	r2, [r7, #4]
 80021ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021b0:	f7ff ff60 	bl	8002074 <__NVIC_GetPriorityGrouping>
 80021b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	68b9      	ldr	r1, [r7, #8]
 80021ba:	6978      	ldr	r0, [r7, #20]
 80021bc:	f7ff ff92 	bl	80020e4 <NVIC_EncodePriority>
 80021c0:	4602      	mov	r2, r0
 80021c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021c6:	4611      	mov	r1, r2
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff61 	bl	8002090 <__NVIC_SetPriority>
}
 80021ce:	bf00      	nop
 80021d0:	3718      	adds	r7, #24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7ff ffb2 	bl	8002148 <SysTick_Config>
 80021e4:	4603      	mov	r3, r0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b087      	sub	sp, #28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021fa:	2300      	movs	r3, #0
 80021fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021fe:	e140      	b.n	8002482 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	2101      	movs	r1, #1
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	fa01 f303 	lsl.w	r3, r1, r3
 800220c:	4013      	ands	r3, r2
 800220e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	f000 8132 	beq.w	800247c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f003 0303 	and.w	r3, r3, #3
 8002220:	2b01      	cmp	r3, #1
 8002222:	d005      	beq.n	8002230 <HAL_GPIO_Init+0x40>
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f003 0303 	and.w	r3, r3, #3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d130      	bne.n	8002292 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	2203      	movs	r2, #3
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	4013      	ands	r3, r2
 8002246:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4313      	orrs	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002266:	2201      	movs	r2, #1
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43db      	mvns	r3, r3
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4013      	ands	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	091b      	lsrs	r3, r3, #4
 800227c:	f003 0201 	and.w	r2, r3, #1
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4313      	orrs	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	2b03      	cmp	r3, #3
 800229c:	d017      	beq.n	80022ce <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	2203      	movs	r2, #3
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	4013      	ands	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f003 0303 	and.w	r3, r3, #3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d123      	bne.n	8002322 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	08da      	lsrs	r2, r3, #3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	3208      	adds	r2, #8
 80022e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	220f      	movs	r2, #15
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	693a      	ldr	r2, [r7, #16]
 80022fa:	4013      	ands	r3, r2
 80022fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	691a      	ldr	r2, [r3, #16]
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	08da      	lsrs	r2, r3, #3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3208      	adds	r2, #8
 800231c:	6939      	ldr	r1, [r7, #16]
 800231e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	2203      	movs	r2, #3
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	43db      	mvns	r3, r3
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	4013      	ands	r3, r2
 8002338:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f003 0203 	and.w	r2, r3, #3
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	4313      	orrs	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800235e:	2b00      	cmp	r3, #0
 8002360:	f000 808c 	beq.w	800247c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002364:	4a4e      	ldr	r2, [pc, #312]	@ (80024a0 <HAL_GPIO_Init+0x2b0>)
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	089b      	lsrs	r3, r3, #2
 800236a:	3302      	adds	r3, #2
 800236c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002370:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	2207      	movs	r2, #7
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	43db      	mvns	r3, r3
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	4013      	ands	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800238e:	d00d      	beq.n	80023ac <HAL_GPIO_Init+0x1bc>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a44      	ldr	r2, [pc, #272]	@ (80024a4 <HAL_GPIO_Init+0x2b4>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d007      	beq.n	80023a8 <HAL_GPIO_Init+0x1b8>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a43      	ldr	r2, [pc, #268]	@ (80024a8 <HAL_GPIO_Init+0x2b8>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d101      	bne.n	80023a4 <HAL_GPIO_Init+0x1b4>
 80023a0:	2302      	movs	r3, #2
 80023a2:	e004      	b.n	80023ae <HAL_GPIO_Init+0x1be>
 80023a4:	2307      	movs	r3, #7
 80023a6:	e002      	b.n	80023ae <HAL_GPIO_Init+0x1be>
 80023a8:	2301      	movs	r3, #1
 80023aa:	e000      	b.n	80023ae <HAL_GPIO_Init+0x1be>
 80023ac:	2300      	movs	r3, #0
 80023ae:	697a      	ldr	r2, [r7, #20]
 80023b0:	f002 0203 	and.w	r2, r2, #3
 80023b4:	0092      	lsls	r2, r2, #2
 80023b6:	4093      	lsls	r3, r2
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023be:	4938      	ldr	r1, [pc, #224]	@ (80024a0 <HAL_GPIO_Init+0x2b0>)
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	089b      	lsrs	r3, r3, #2
 80023c4:	3302      	adds	r3, #2
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023cc:	4b37      	ldr	r3, [pc, #220]	@ (80024ac <HAL_GPIO_Init+0x2bc>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	43db      	mvns	r3, r3
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	4013      	ands	r3, r2
 80023da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d003      	beq.n	80023f0 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023f0:	4a2e      	ldr	r2, [pc, #184]	@ (80024ac <HAL_GPIO_Init+0x2bc>)
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80023f6:	4b2d      	ldr	r3, [pc, #180]	@ (80024ac <HAL_GPIO_Init+0x2bc>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	43db      	mvns	r3, r3
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	4013      	ands	r3, r2
 8002404:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	4313      	orrs	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800241a:	4a24      	ldr	r2, [pc, #144]	@ (80024ac <HAL_GPIO_Init+0x2bc>)
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002420:	4b22      	ldr	r3, [pc, #136]	@ (80024ac <HAL_GPIO_Init+0x2bc>)
 8002422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002426:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	43db      	mvns	r3, r3
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	4013      	ands	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4313      	orrs	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8002446:	4a19      	ldr	r2, [pc, #100]	@ (80024ac <HAL_GPIO_Init+0x2bc>)
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800244e:	4b17      	ldr	r3, [pc, #92]	@ (80024ac <HAL_GPIO_Init+0x2bc>)
 8002450:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002454:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	43db      	mvns	r3, r3
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4013      	ands	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002474:	4a0d      	ldr	r2, [pc, #52]	@ (80024ac <HAL_GPIO_Init+0x2bc>)
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	3301      	adds	r3, #1
 8002480:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	fa22 f303 	lsr.w	r3, r2, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	f47f aeb7 	bne.w	8002200 <HAL_GPIO_Init+0x10>
  }
}
 8002492:	bf00      	nop
 8002494:	bf00      	nop
 8002496:	371c      	adds	r7, #28
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40010000 	.word	0x40010000
 80024a4:	48000400 	.word	0x48000400
 80024a8:	48000800 	.word	0x48000800
 80024ac:	58000800 	.word	0x58000800

080024b0 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	460b      	mov	r3, r1
 80024ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	691a      	ldr	r2, [r3, #16]
 80024c0:	887b      	ldrh	r3, [r7, #2]
 80024c2:	4013      	ands	r3, r2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d002      	beq.n	80024ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024c8:	2301      	movs	r3, #1
 80024ca:	73fb      	strb	r3, [r7, #15]
 80024cc:	e001      	b.n	80024d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024ce:	2300      	movs	r3, #0
 80024d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr

080024de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
 80024e6:	460b      	mov	r3, r1
 80024e8:	807b      	strh	r3, [r7, #2]
 80024ea:	4613      	mov	r3, r2
 80024ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024ee:	787b      	ldrb	r3, [r7, #1]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d003      	beq.n	80024fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024f4:	887a      	ldrh	r2, [r7, #2]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024fa:	e002      	b.n	8002502 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024fc:	887a      	ldrh	r2, [r7, #2]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr

0800250c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002510:	4b04      	ldr	r3, [pc, #16]	@ (8002524 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a03      	ldr	r2, [pc, #12]	@ (8002524 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002516:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800251a:	6013      	str	r3, [r2, #0]
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr
 8002524:	58000400 	.word	0x58000400

08002528 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800252c:	4b03      	ldr	r3, [pc, #12]	@ (800253c <HAL_PWREx_GetVoltageRange+0x14>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr
 800253c:	58000400 	.word	0x58000400

08002540 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002544:	4b06      	ldr	r3, [pc, #24]	@ (8002560 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800254c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002550:	d101      	bne.n	8002556 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8002552:	2301      	movs	r3, #1
 8002554:	e000      	b.n	8002558 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	58000400 	.word	0x58000400

08002564 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002568:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002572:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002576:	6013      	str	r3, [r2, #0]
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr

08002580 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002584:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800258e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002592:	6013      	str	r3, [r2, #0]
}
 8002594:	bf00      	nop
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80025a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025ae:	d101      	bne.n	80025b4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80025b0:	2301      	movs	r3, #1
 80025b2:	e000      	b.n	80025b6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bc80      	pop	{r7}
 80025bc:	4770      	bx	lr

080025be <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80025be:	b480      	push	{r7}
 80025c0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80025c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025d0:	6013      	str	r3, [r2, #0]
}
 80025d2:	bf00      	nop
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr

080025da <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80025da:	b480      	push	{r7}
 80025dc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80025de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ec:	6013      	str	r3, [r2, #0]
}
 80025ee:	bf00      	nop
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bc80      	pop	{r7}
 80025f4:	4770      	bx	lr

080025f6 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80025f6:	b480      	push	{r7}
 80025f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80025fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002604:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002608:	d101      	bne.n	800260e <LL_RCC_HSE_IsReady+0x18>
 800260a:	2301      	movs	r3, #1
 800260c:	e000      	b.n	8002610 <LL_RCC_HSE_IsReady+0x1a>
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr

08002618 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800261c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002626:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800262a:	6013      	str	r3, [r2, #0]
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002642:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002646:	6013      	str	r3, [r2, #0]
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr

08002650 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002654:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800265e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002662:	d101      	bne.n	8002668 <LL_RCC_HSI_IsReady+0x18>
 8002664:	2301      	movs	r3, #1
 8002666:	e000      	b.n	800266a <LL_RCC_HSI_IsReady+0x1a>
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr

08002672 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002672:	b480      	push	{r7}
 8002674:	b083      	sub	sp, #12
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800267a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	061b      	lsls	r3, r3, #24
 8002688:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800268c:	4313      	orrs	r3, r2
 800268e:	604b      	str	r3, [r1, #4]
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr

0800269a <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800269a:	b480      	push	{r7}
 800269c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800269e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d101      	bne.n	80026b2 <LL_RCC_LSE_IsReady+0x18>
 80026ae:	2301      	movs	r3, #1
 80026b0:	e000      	b.n	80026b4 <LL_RCC_LSE_IsReady+0x1a>
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80026c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80026d4:	bf00      	nop
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr

080026dc <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80026e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026ec:	f023 0301 	bic.w	r3, r3, #1
 80026f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002700:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002704:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b02      	cmp	r3, #2
 800270e:	d101      	bne.n	8002714 <LL_RCC_LSI_IsReady+0x18>
 8002710:	2301      	movs	r3, #1
 8002712:	e000      	b.n	8002716 <LL_RCC_LSI_IsReady+0x1a>
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr

0800271e <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 800271e:	b480      	push	{r7}
 8002720:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002722:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800272c:	f043 0301 	orr.w	r3, r3, #1
 8002730:	6013      	str	r3, [r2, #0]
}
 8002732:	bf00      	nop
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr

0800273a <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 800273a:	b480      	push	{r7}
 800273c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800273e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002748:	f023 0301 	bic.w	r3, r3, #1
 800274c:	6013      	str	r3, [r2, #0]
}
 800274e:	bf00      	nop
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr

08002756 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002756:	b480      	push	{r7}
 8002758:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800275a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b02      	cmp	r3, #2
 8002766:	d101      	bne.n	800276c <LL_RCC_MSI_IsReady+0x16>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <LL_RCC_MSI_IsReady+0x18>
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr

08002776 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8002776:	b480      	push	{r7}
 8002778:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800277a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0308 	and.w	r3, r3, #8
 8002784:	2b08      	cmp	r3, #8
 8002786:	d101      	bne.n	800278c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002788:	2301      	movs	r3, #1
 800278a:	e000      	b.n	800278e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr

08002796 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8002796:	b480      	push	{r7}
 8002798:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800279a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80027b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80027bc:	4618      	mov	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr

080027c4 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80027cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	021b      	lsls	r3, r3, #8
 80027da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027de:	4313      	orrs	r3, r2
 80027e0:	604b      	str	r3, [r1, #4]
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bc80      	pop	{r7}
 80027ea:	4770      	bx	lr

080027ec <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80027f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f023 0203 	bic.w	r2, r3, #3
 80027fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4313      	orrs	r3, r2
 8002806:	608b      	str	r3, [r1, #8]
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr

08002812 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002812:	b480      	push	{r7}
 8002814:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002816:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 030c 	and.w	r3, r3, #12
}
 8002820:	4618      	mov	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr

08002828 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800283a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4313      	orrs	r3, r2
 8002842:	608b      	str	r3, [r1, #8]
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	bc80      	pop	{r7}
 800284c:	4770      	bx	lr

0800284e <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002856:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800285a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800285e:	f023 020f 	bic.w	r2, r3, #15
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	091b      	lsrs	r3, r3, #4
 8002866:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800286a:	4313      	orrs	r3, r2
 800286c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	bc80      	pop	{r7}
 8002878:	4770      	bx	lr

0800287a <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002882:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800288c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4313      	orrs	r3, r2
 8002894:	608b      	str	r3, [r1, #8]
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80028a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	608b      	str	r3, [r1, #8]
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bc80      	pop	{r7}
 80028c4:	4770      	bx	lr

080028c6 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80028c6:	b480      	push	{r7}
 80028c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80028ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr

080028dc <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80028e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028e4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80028e8:	011b      	lsls	r3, r3, #4
 80028ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr

080028f6 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80028f6:	b480      	push	{r7}
 80028f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80028fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002904:	4618      	mov	r0, r3
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002910:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800291a:	4618      	mov	r0, r3
 800291c:	46bd      	mov	sp, r7
 800291e:	bc80      	pop	{r7}
 8002920:	4770      	bx	lr

08002922 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002922:	b480      	push	{r7}
 8002924:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002926:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002930:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002934:	6013      	str	r3, [r2, #0]
}
 8002936:	bf00      	nop
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr

0800293e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800293e:	b480      	push	{r7}
 8002940:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002942:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800294c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002950:	6013      	str	r3, [r2, #0]
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	bc80      	pop	{r7}
 8002958:	4770      	bx	lr

0800295a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800295a:	b480      	push	{r7}
 800295c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800295e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002968:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800296c:	d101      	bne.n	8002972 <LL_RCC_PLL_IsReady+0x18>
 800296e:	2301      	movs	r3, #1
 8002970:	e000      	b.n	8002974 <LL_RCC_PLL_IsReady+0x1a>
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002980:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	0a1b      	lsrs	r3, r3, #8
 8002988:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800298c:	4618      	mov	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002998:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr

080029aa <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80029aa:	b480      	push	{r7}
 80029ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80029ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80029c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	f003 0303 	and.w	r3, r3, #3
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr

080029d6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80029d6:	b480      	push	{r7}
 80029d8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80029da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e8:	d101      	bne.n	80029ee <LL_RCC_IsActiveFlag_HPRE+0x18>
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr

080029f8 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80029fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a00:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002a04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a0c:	d101      	bne.n	8002a12 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e000      	b.n	8002a14 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr

08002a1c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002a20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a2e:	d101      	bne.n	8002a34 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bc80      	pop	{r7}
 8002a3c:	4770      	bx	lr

08002a3e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002a42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a50:	d101      	bne.n	8002a56 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr

08002a60 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b088      	sub	sp, #32
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e36f      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a72:	f7ff fece 	bl	8002812 <LL_RCC_GetSysClkSource>
 8002a76:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a78:	f7ff ffa2 	bl	80029c0 <LL_RCC_PLL_GetMainSource>
 8002a7c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0320 	and.w	r3, r3, #32
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	f000 80c4 	beq.w	8002c14 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d005      	beq.n	8002a9e <HAL_RCC_OscConfig+0x3e>
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	2b0c      	cmp	r3, #12
 8002a96:	d176      	bne.n	8002b86 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d173      	bne.n	8002b86 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e353      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002aae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0308 	and.w	r3, r3, #8
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d005      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x68>
 8002abc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ac6:	e006      	b.n	8002ad6 <HAL_RCC_OscConfig+0x76>
 8002ac8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002acc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ad0:	091b      	lsrs	r3, r3, #4
 8002ad2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d222      	bcs.n	8002b20 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f000 fd3c 	bl	800355c <RCC_SetFlashLatencyFromMSIRange>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e331      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002af8:	f043 0308 	orr.w	r3, r3, #8
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b10:	4313      	orrs	r3, r2
 8002b12:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff fe53 	bl	80027c4 <LL_RCC_MSI_SetCalibTrimming>
 8002b1e:	e021      	b.n	8002b64 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b2a:	f043 0308 	orr.w	r3, r3, #8
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b42:	4313      	orrs	r3, r2
 8002b44:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff fe3a 	bl	80027c4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b54:	4618      	mov	r0, r3
 8002b56:	f000 fd01 	bl	800355c <RCC_SetFlashLatencyFromMSIRange>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e2f6      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002b64:	f000 fcc2 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	4aa7      	ldr	r2, [pc, #668]	@ (8002e08 <HAL_RCC_OscConfig+0x3a8>)
 8002b6c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8002b6e:	4ba7      	ldr	r3, [pc, #668]	@ (8002e0c <HAL_RCC_OscConfig+0x3ac>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff f9e0 	bl	8001f38 <HAL_InitTick>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002b7c:	7cfb      	ldrb	r3, [r7, #19]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d047      	beq.n	8002c12 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8002b82:	7cfb      	ldrb	r3, [r7, #19]
 8002b84:	e2e5      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d02c      	beq.n	8002be8 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b8e:	f7ff fdc6 	bl	800271e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b92:	f7ff fa1d 	bl	8001fd0 <HAL_GetTick>
 8002b96:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002b98:	e008      	b.n	8002bac <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b9a:	f7ff fa19 	bl	8001fd0 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e2d2      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002bac:	f7ff fdd3 	bl	8002756 <LL_RCC_MSI_IsReady>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0f1      	beq.n	8002b9a <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002bc0:	f043 0308 	orr.w	r3, r3, #8
 8002bc4:	6013      	str	r3, [r2, #0]
 8002bc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fdef 	bl	80027c4 <LL_RCC_MSI_SetCalibTrimming>
 8002be6:	e015      	b.n	8002c14 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002be8:	f7ff fda7 	bl	800273a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bec:	f7ff f9f0 	bl	8001fd0 <HAL_GetTick>
 8002bf0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bf4:	f7ff f9ec 	bl	8001fd0 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e2a5      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002c06:	f7ff fda6 	bl	8002756 <LL_RCC_MSI_IsReady>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1f1      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x194>
 8002c10:	e000      	b.n	8002c14 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002c12:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d058      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d005      	beq.n	8002c32 <HAL_RCC_OscConfig+0x1d2>
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	2b0c      	cmp	r3, #12
 8002c2a:	d108      	bne.n	8002c3e <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	d105      	bne.n	8002c3e <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d14b      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e289      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002c3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c50:	4313      	orrs	r3, r2
 8002c52:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c5c:	d102      	bne.n	8002c64 <HAL_RCC_OscConfig+0x204>
 8002c5e:	f7ff fcae 	bl	80025be <LL_RCC_HSE_Enable>
 8002c62:	e00d      	b.n	8002c80 <HAL_RCC_OscConfig+0x220>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002c6c:	d104      	bne.n	8002c78 <HAL_RCC_OscConfig+0x218>
 8002c6e:	f7ff fc79 	bl	8002564 <LL_RCC_HSE_EnableTcxo>
 8002c72:	f7ff fca4 	bl	80025be <LL_RCC_HSE_Enable>
 8002c76:	e003      	b.n	8002c80 <HAL_RCC_OscConfig+0x220>
 8002c78:	f7ff fcaf 	bl	80025da <LL_RCC_HSE_Disable>
 8002c7c:	f7ff fc80 	bl	8002580 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d012      	beq.n	8002cae <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c88:	f7ff f9a2 	bl	8001fd0 <HAL_GetTick>
 8002c8c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c90:	f7ff f99e 	bl	8001fd0 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b64      	cmp	r3, #100	@ 0x64
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e257      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002ca2:	f7ff fca8 	bl	80025f6 <LL_RCC_HSE_IsReady>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d0f1      	beq.n	8002c90 <HAL_RCC_OscConfig+0x230>
 8002cac:	e011      	b.n	8002cd2 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cae:	f7ff f98f 	bl	8001fd0 <HAL_GetTick>
 8002cb2:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cb6:	f7ff f98b 	bl	8001fd0 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b64      	cmp	r3, #100	@ 0x64
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e244      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002cc8:	f7ff fc95 	bl	80025f6 <LL_RCC_HSE_IsReady>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1f1      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d046      	beq.n	8002d6c <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d005      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x290>
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	2b0c      	cmp	r3, #12
 8002ce8:	d10e      	bne.n	8002d08 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d10b      	bne.n	8002d08 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d101      	bne.n	8002cfc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e22a      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	695b      	ldr	r3, [r3, #20]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff fcb6 	bl	8002672 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002d06:	e031      	b.n	8002d6c <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d019      	beq.n	8002d44 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d10:	f7ff fc82 	bl	8002618 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d14:	f7ff f95c 	bl	8001fd0 <HAL_GetTick>
 8002d18:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d1c:	f7ff f958 	bl	8001fd0 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e211      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002d2e:	f7ff fc8f 	bl	8002650 <LL_RCC_HSI_IsReady>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d0f1      	beq.n	8002d1c <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff fc98 	bl	8002672 <LL_RCC_HSI_SetCalibTrimming>
 8002d42:	e013      	b.n	8002d6c <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d44:	f7ff fc76 	bl	8002634 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d48:	f7ff f942 	bl	8001fd0 <HAL_GetTick>
 8002d4c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002d4e:	e008      	b.n	8002d62 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d50:	f7ff f93e 	bl	8001fd0 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e1f7      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002d62:	f7ff fc75 	bl	8002650 <LL_RCC_HSI_IsReady>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1f1      	bne.n	8002d50 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0308 	and.w	r3, r3, #8
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d06e      	beq.n	8002e56 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d056      	beq.n	8002e2e <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8002d80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d88:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69da      	ldr	r2, [r3, #28]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f003 0310 	and.w	r3, r3, #16
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d031      	beq.n	8002dfc <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d006      	beq.n	8002db0 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d101      	bne.n	8002db0 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e1d0      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d013      	beq.n	8002de2 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8002dba:	f7ff fc8f 	bl	80026dc <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002dbe:	f7ff f907 	bl	8001fd0 <HAL_GetTick>
 8002dc2:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc6:	f7ff f903 	bl	8001fd0 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b11      	cmp	r3, #17
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e1bc      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002dd8:	f7ff fc90 	bl	80026fc <LL_RCC_LSI_IsReady>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1f1      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002de2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002de6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dea:	f023 0210 	bic.w	r2, r3, #16
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002df6:	4313      	orrs	r3, r2
 8002df8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dfc:	f7ff fc5e 	bl	80026bc <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e00:	f7ff f8e6 	bl	8001fd0 <HAL_GetTick>
 8002e04:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002e06:	e00c      	b.n	8002e22 <HAL_RCC_OscConfig+0x3c2>
 8002e08:	20000000 	.word	0x20000000
 8002e0c:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e10:	f7ff f8de 	bl	8001fd0 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b11      	cmp	r3, #17
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e197      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8002e22:	f7ff fc6b 	bl	80026fc <LL_RCC_LSI_IsReady>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0f1      	beq.n	8002e10 <HAL_RCC_OscConfig+0x3b0>
 8002e2c:	e013      	b.n	8002e56 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e2e:	f7ff fc55 	bl	80026dc <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e32:	f7ff f8cd 	bl	8001fd0 <HAL_GetTick>
 8002e36:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e3a:	f7ff f8c9 	bl	8001fd0 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b11      	cmp	r3, #17
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e182      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8002e4c:	f7ff fc56 	bl	80026fc <LL_RCC_LSI_IsReady>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1f1      	bne.n	8002e3a <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f000 80d8 	beq.w	8003014 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002e64:	f7ff fb6c 	bl	8002540 <LL_PWR_IsEnabledBkUpAccess>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d113      	bne.n	8002e96 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002e6e:	f7ff fb4d 	bl	800250c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e72:	f7ff f8ad 	bl	8001fd0 <HAL_GetTick>
 8002e76:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002e78:	e008      	b.n	8002e8c <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e7a:	f7ff f8a9 	bl	8001fd0 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e162      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002e8c:	f7ff fb58 	bl	8002540 <LL_PWR_IsEnabledBkUpAccess>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f1      	beq.n	8002e7a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d07b      	beq.n	8002f96 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2b85      	cmp	r3, #133	@ 0x85
 8002ea4:	d003      	beq.n	8002eae <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	2b05      	cmp	r3, #5
 8002eac:	d109      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002eae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eb6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002eba:	f043 0304 	orr.w	r3, r3, #4
 8002ebe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ec2:	f7ff f885 	bl	8001fd0 <HAL_GetTick>
 8002ec6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002ec8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002edc:	e00a      	b.n	8002ef4 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ede:	f7ff f877 	bl	8001fd0 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e12e      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002ef4:	f7ff fbd1 	bl	800269a <LL_RCC_LSE_IsReady>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0ef      	beq.n	8002ede <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	2b81      	cmp	r3, #129	@ 0x81
 8002f04:	d003      	beq.n	8002f0e <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	2b85      	cmp	r3, #133	@ 0x85
 8002f0c:	d121      	bne.n	8002f52 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f0e:	f7ff f85f 	bl	8001fd0 <HAL_GetTick>
 8002f12:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002f14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002f28:	e00a      	b.n	8002f40 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2a:	f7ff f851 	bl	8001fd0 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e108      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002f40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d0ec      	beq.n	8002f2a <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002f50:	e060      	b.n	8003014 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f52:	f7ff f83d 	bl	8001fd0 <HAL_GetTick>
 8002f56:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002f58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002f6c:	e00a      	b.n	8002f84 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f6e:	f7ff f82f 	bl	8001fd0 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e0e6      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002f84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1ec      	bne.n	8002f6e <HAL_RCC_OscConfig+0x50e>
 8002f94:	e03e      	b.n	8003014 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f96:	f7ff f81b 	bl	8001fd0 <HAL_GetTick>
 8002f9a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fa8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002fac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002fb0:	e00a      	b.n	8002fc8 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb2:	f7ff f80d 	bl	8001fd0 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d901      	bls.n	8002fc8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e0c4      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002fc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d1ec      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fd8:	f7fe fffa 	bl	8001fd0 <HAL_GetTick>
 8002fdc:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fea:	f023 0301 	bic.w	r3, r3, #1
 8002fee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002ff2:	e00a      	b.n	800300a <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ff4:	f7fe ffec 	bl	8001fd0 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003002:	4293      	cmp	r3, r2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e0a3      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 800300a:	f7ff fb46 	bl	800269a <LL_RCC_LSE_IsReady>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1ef      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 8099 	beq.w	8003150 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	2b0c      	cmp	r3, #12
 8003022:	d06c      	beq.n	80030fe <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003028:	2b02      	cmp	r3, #2
 800302a:	d14b      	bne.n	80030c4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800302c:	f7ff fc87 	bl	800293e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003030:	f7fe ffce 	bl	8001fd0 <HAL_GetTick>
 8003034:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003038:	f7fe ffca 	bl	8001fd0 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b0a      	cmp	r3, #10
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e083      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 800304a:	f7ff fc86 	bl	800295a <LL_RCC_PLL_IsReady>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1f1      	bne.n	8003038 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003054:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003058:	68da      	ldr	r2, [r3, #12]
 800305a:	4b40      	ldr	r3, [pc, #256]	@ (800315c <HAL_RCC_OscConfig+0x6fc>)
 800305c:	4013      	ands	r3, r2
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003066:	4311      	orrs	r1, r2
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800306c:	0212      	lsls	r2, r2, #8
 800306e:	4311      	orrs	r1, r2
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003074:	4311      	orrs	r1, r2
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800307a:	4311      	orrs	r1, r2
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003080:	430a      	orrs	r2, r1
 8003082:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003086:	4313      	orrs	r3, r2
 8003088:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800308a:	f7ff fc4a 	bl	8002922 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800308e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003098:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800309c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309e:	f7fe ff97 	bl	8001fd0 <HAL_GetTick>
 80030a2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a6:	f7fe ff93 	bl	8001fd0 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b0a      	cmp	r3, #10
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e04c      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80030b8:	f7ff fc4f 	bl	800295a <LL_RCC_PLL_IsReady>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0f1      	beq.n	80030a6 <HAL_RCC_OscConfig+0x646>
 80030c2:	e045      	b.n	8003150 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030c4:	f7ff fc3b 	bl	800293e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c8:	f7fe ff82 	bl	8001fd0 <HAL_GetTick>
 80030cc:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80030ce:	e008      	b.n	80030e2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d0:	f7fe ff7e 	bl	8001fd0 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b0a      	cmp	r3, #10
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e037      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80030e2:	f7ff fc3a 	bl	800295a <LL_RCC_PLL_IsReady>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d1f1      	bne.n	80030d0 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80030ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030f0:	68da      	ldr	r2, [r3, #12]
 80030f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003160 <HAL_RCC_OscConfig+0x700>)
 80030f8:	4013      	ands	r3, r2
 80030fa:	60cb      	str	r3, [r1, #12]
 80030fc:	e028      	b.n	8003150 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e023      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800310a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	f003 0203 	and.w	r2, r3, #3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311c:	429a      	cmp	r2, r3
 800311e:	d115      	bne.n	800314c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800312a:	429a      	cmp	r2, r3
 800312c:	d10e      	bne.n	800314c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003138:	021b      	lsls	r3, r3, #8
 800313a:	429a      	cmp	r2, r3
 800313c:	d106      	bne.n	800314c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003148:	429a      	cmp	r2, r3
 800314a:	d001      	beq.n	8003150 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e000      	b.n	8003152 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3720      	adds	r7, #32
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	11c1808c 	.word	0x11c1808c
 8003160:	eefefffc 	.word	0xeefefffc

08003164 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e10f      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003178:	4b89      	ldr	r3, [pc, #548]	@ (80033a0 <HAL_RCC_ClockConfig+0x23c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	429a      	cmp	r2, r3
 8003184:	d91b      	bls.n	80031be <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003186:	4b86      	ldr	r3, [pc, #536]	@ (80033a0 <HAL_RCC_ClockConfig+0x23c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f023 0207 	bic.w	r2, r3, #7
 800318e:	4984      	ldr	r1, [pc, #528]	@ (80033a0 <HAL_RCC_ClockConfig+0x23c>)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	4313      	orrs	r3, r2
 8003194:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003196:	f7fe ff1b 	bl	8001fd0 <HAL_GetTick>
 800319a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800319c:	e008      	b.n	80031b0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800319e:	f7fe ff17 	bl	8001fd0 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d901      	bls.n	80031b0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e0f3      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b0:	4b7b      	ldr	r3, [pc, #492]	@ (80033a0 <HAL_RCC_ClockConfig+0x23c>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d1ef      	bne.n	800319e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d016      	beq.n	80031f8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff fb2a 	bl	8002828 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80031d4:	f7fe fefc 	bl	8001fd0 <HAL_GetTick>
 80031d8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80031da:	e008      	b.n	80031ee <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80031dc:	f7fe fef8 	bl	8001fd0 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e0d4      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80031ee:	f7ff fbf2 	bl	80029d6 <LL_RCC_IsActiveFlag_HPRE>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0f1      	beq.n	80031dc <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003200:	2b00      	cmp	r3, #0
 8003202:	d016      	beq.n	8003232 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff fb20 	bl	800284e <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800320e:	f7fe fedf 	bl	8001fd0 <HAL_GetTick>
 8003212:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003214:	e008      	b.n	8003228 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003216:	f7fe fedb 	bl	8001fd0 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	2b02      	cmp	r3, #2
 8003222:	d901      	bls.n	8003228 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003224:	2303      	movs	r3, #3
 8003226:	e0b7      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003228:	f7ff fbe6 	bl	80029f8 <LL_RCC_IsActiveFlag_SHDHPRE>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d0f1      	beq.n	8003216 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0304 	and.w	r3, r3, #4
 800323a:	2b00      	cmp	r3, #0
 800323c:	d016      	beq.n	800326c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff fb19 	bl	800287a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003248:	f7fe fec2 	bl	8001fd0 <HAL_GetTick>
 800324c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800324e:	e008      	b.n	8003262 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003250:	f7fe febe 	bl	8001fd0 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e09a      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003262:	f7ff fbdb 	bl	8002a1c <LL_RCC_IsActiveFlag_PPRE1>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d0f1      	beq.n	8003250 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0308 	and.w	r3, r3, #8
 8003274:	2b00      	cmp	r3, #0
 8003276:	d017      	beq.n	80032a8 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff fb0e 	bl	80028a0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003284:	f7fe fea4 	bl	8001fd0 <HAL_GetTick>
 8003288:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800328a:	e008      	b.n	800329e <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800328c:	f7fe fea0 	bl	8001fd0 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b02      	cmp	r3, #2
 8003298:	d901      	bls.n	800329e <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e07c      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800329e:	f7ff fbce 	bl	8002a3e <LL_RCC_IsActiveFlag_PPRE2>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d0f1      	beq.n	800328c <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d043      	beq.n	800333c <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d106      	bne.n	80032ca <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80032bc:	f7ff f99b 	bl	80025f6 <LL_RCC_HSE_IsReady>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d11e      	bne.n	8003304 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e066      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2b03      	cmp	r3, #3
 80032d0:	d106      	bne.n	80032e0 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80032d2:	f7ff fb42 	bl	800295a <LL_RCC_PLL_IsReady>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d113      	bne.n	8003304 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e05b      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d106      	bne.n	80032f6 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80032e8:	f7ff fa35 	bl	8002756 <LL_RCC_MSI_IsReady>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d108      	bne.n	8003304 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e050      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80032f6:	f7ff f9ab 	bl	8002650 <LL_RCC_HSI_IsReady>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e049      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff fa6f 	bl	80027ec <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800330e:	f7fe fe5f 	bl	8001fd0 <HAL_GetTick>
 8003312:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003314:	e00a      	b.n	800332c <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003316:	f7fe fe5b 	bl	8001fd0 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003324:	4293      	cmp	r3, r2
 8003326:	d901      	bls.n	800332c <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e035      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800332c:	f7ff fa71 	bl	8002812 <LL_RCC_GetSysClkSource>
 8003330:	4602      	mov	r2, r0
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	429a      	cmp	r2, r3
 800333a:	d1ec      	bne.n	8003316 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800333c:	4b18      	ldr	r3, [pc, #96]	@ (80033a0 <HAL_RCC_ClockConfig+0x23c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	683a      	ldr	r2, [r7, #0]
 8003346:	429a      	cmp	r2, r3
 8003348:	d21b      	bcs.n	8003382 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800334a:	4b15      	ldr	r3, [pc, #84]	@ (80033a0 <HAL_RCC_ClockConfig+0x23c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f023 0207 	bic.w	r2, r3, #7
 8003352:	4913      	ldr	r1, [pc, #76]	@ (80033a0 <HAL_RCC_ClockConfig+0x23c>)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	4313      	orrs	r3, r2
 8003358:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800335a:	f7fe fe39 	bl	8001fd0 <HAL_GetTick>
 800335e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003360:	e008      	b.n	8003374 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003362:	f7fe fe35 	bl	8001fd0 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e011      	b.n	8003398 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003374:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <HAL_RCC_ClockConfig+0x23c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0307 	and.w	r3, r3, #7
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	429a      	cmp	r2, r3
 8003380:	d1ef      	bne.n	8003362 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003382:	f000 f8b3 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 8003386:	4603      	mov	r3, r0
 8003388:	4a06      	ldr	r2, [pc, #24]	@ (80033a4 <HAL_RCC_ClockConfig+0x240>)
 800338a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 800338c:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <HAL_RCC_ClockConfig+0x244>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4618      	mov	r0, r3
 8003392:	f7fe fdd1 	bl	8001f38 <HAL_InitTick>
 8003396:	4603      	mov	r3, r0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	58004000 	.word	0x58004000
 80033a4:	20000000 	.word	0x20000000
 80033a8:	20000004 	.word	0x20000004

080033ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033ac:	b590      	push	{r4, r7, lr}
 80033ae:	b087      	sub	sp, #28
 80033b0:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80033b2:	2300      	movs	r3, #0
 80033b4:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033ba:	f7ff fa2a 	bl	8002812 <LL_RCC_GetSysClkSource>
 80033be:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033c0:	f7ff fafe 	bl	80029c0 <LL_RCC_PLL_GetMainSource>
 80033c4:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d005      	beq.n	80033d8 <HAL_RCC_GetSysClockFreq+0x2c>
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	2b0c      	cmp	r3, #12
 80033d0:	d139      	bne.n	8003446 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d136      	bne.n	8003446 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80033d8:	f7ff f9cd 	bl	8002776 <LL_RCC_MSI_IsEnabledRangeSelect>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d115      	bne.n	800340e <HAL_RCC_GetSysClockFreq+0x62>
 80033e2:	f7ff f9c8 	bl	8002776 <LL_RCC_MSI_IsEnabledRangeSelect>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d106      	bne.n	80033fa <HAL_RCC_GetSysClockFreq+0x4e>
 80033ec:	f7ff f9d3 	bl	8002796 <LL_RCC_MSI_GetRange>
 80033f0:	4603      	mov	r3, r0
 80033f2:	0a1b      	lsrs	r3, r3, #8
 80033f4:	f003 030f 	and.w	r3, r3, #15
 80033f8:	e005      	b.n	8003406 <HAL_RCC_GetSysClockFreq+0x5a>
 80033fa:	f7ff f9d7 	bl	80027ac <LL_RCC_MSI_GetRangeAfterStandby>
 80033fe:	4603      	mov	r3, r0
 8003400:	0a1b      	lsrs	r3, r3, #8
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	4a36      	ldr	r2, [pc, #216]	@ (80034e0 <HAL_RCC_GetSysClockFreq+0x134>)
 8003408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800340c:	e014      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x8c>
 800340e:	f7ff f9b2 	bl	8002776 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003412:	4603      	mov	r3, r0
 8003414:	2b01      	cmp	r3, #1
 8003416:	d106      	bne.n	8003426 <HAL_RCC_GetSysClockFreq+0x7a>
 8003418:	f7ff f9bd 	bl	8002796 <LL_RCC_MSI_GetRange>
 800341c:	4603      	mov	r3, r0
 800341e:	091b      	lsrs	r3, r3, #4
 8003420:	f003 030f 	and.w	r3, r3, #15
 8003424:	e005      	b.n	8003432 <HAL_RCC_GetSysClockFreq+0x86>
 8003426:	f7ff f9c1 	bl	80027ac <LL_RCC_MSI_GetRangeAfterStandby>
 800342a:	4603      	mov	r3, r0
 800342c:	091b      	lsrs	r3, r3, #4
 800342e:	f003 030f 	and.w	r3, r3, #15
 8003432:	4a2b      	ldr	r2, [pc, #172]	@ (80034e0 <HAL_RCC_GetSysClockFreq+0x134>)
 8003434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003438:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d115      	bne.n	800346c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003444:	e012      	b.n	800346c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b04      	cmp	r3, #4
 800344a:	d102      	bne.n	8003452 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800344c:	4b25      	ldr	r3, [pc, #148]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x138>)
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	e00c      	b.n	800346c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b08      	cmp	r3, #8
 8003456:	d109      	bne.n	800346c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003458:	f7ff f8a0 	bl	800259c <LL_RCC_HSE_IsEnabledDiv2>
 800345c:	4603      	mov	r3, r0
 800345e:	2b01      	cmp	r3, #1
 8003460:	d102      	bne.n	8003468 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003462:	4b20      	ldr	r3, [pc, #128]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x138>)
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	e001      	b.n	800346c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003468:	4b1f      	ldr	r3, [pc, #124]	@ (80034e8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800346a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800346c:	f7ff f9d1 	bl	8002812 <LL_RCC_GetSysClkSource>
 8003470:	4603      	mov	r3, r0
 8003472:	2b0c      	cmp	r3, #12
 8003474:	d12f      	bne.n	80034d6 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003476:	f7ff faa3 	bl	80029c0 <LL_RCC_PLL_GetMainSource>
 800347a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d003      	beq.n	800348a <HAL_RCC_GetSysClockFreq+0xde>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b03      	cmp	r3, #3
 8003486:	d003      	beq.n	8003490 <HAL_RCC_GetSysClockFreq+0xe4>
 8003488:	e00d      	b.n	80034a6 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800348a:	4b16      	ldr	r3, [pc, #88]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x138>)
 800348c:	60fb      	str	r3, [r7, #12]
        break;
 800348e:	e00d      	b.n	80034ac <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003490:	f7ff f884 	bl	800259c <LL_RCC_HSE_IsEnabledDiv2>
 8003494:	4603      	mov	r3, r0
 8003496:	2b01      	cmp	r3, #1
 8003498:	d102      	bne.n	80034a0 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800349a:	4b12      	ldr	r3, [pc, #72]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x138>)
 800349c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800349e:	e005      	b.n	80034ac <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80034a0:	4b11      	ldr	r3, [pc, #68]	@ (80034e8 <HAL_RCC_GetSysClockFreq+0x13c>)
 80034a2:	60fb      	str	r3, [r7, #12]
        break;
 80034a4:	e002      	b.n	80034ac <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	60fb      	str	r3, [r7, #12]
        break;
 80034aa:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80034ac:	f7ff fa66 	bl	800297c <LL_RCC_PLL_GetN>
 80034b0:	4602      	mov	r2, r0
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	fb03 f402 	mul.w	r4, r3, r2
 80034b8:	f7ff fa77 	bl	80029aa <LL_RCC_PLL_GetDivider>
 80034bc:	4603      	mov	r3, r0
 80034be:	091b      	lsrs	r3, r3, #4
 80034c0:	3301      	adds	r3, #1
 80034c2:	fbb4 f4f3 	udiv	r4, r4, r3
 80034c6:	f7ff fa65 	bl	8002994 <LL_RCC_PLL_GetR>
 80034ca:	4603      	mov	r3, r0
 80034cc:	0f5b      	lsrs	r3, r3, #29
 80034ce:	3301      	adds	r3, #1
 80034d0:	fbb4 f3f3 	udiv	r3, r4, r3
 80034d4:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80034d6:	697b      	ldr	r3, [r7, #20]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	371c      	adds	r7, #28
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd90      	pop	{r4, r7, pc}
 80034e0:	08009410 	.word	0x08009410
 80034e4:	00f42400 	.word	0x00f42400
 80034e8:	01e84800 	.word	0x01e84800

080034ec <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034ec:	b598      	push	{r3, r4, r7, lr}
 80034ee:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80034f0:	f7ff ff5c 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 80034f4:	4604      	mov	r4, r0
 80034f6:	f7ff f9e6 	bl	80028c6 <LL_RCC_GetAHBPrescaler>
 80034fa:	4603      	mov	r3, r0
 80034fc:	091b      	lsrs	r3, r3, #4
 80034fe:	f003 030f 	and.w	r3, r3, #15
 8003502:	4a03      	ldr	r2, [pc, #12]	@ (8003510 <HAL_RCC_GetHCLKFreq+0x24>)
 8003504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003508:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800350c:	4618      	mov	r0, r3
 800350e:	bd98      	pop	{r3, r4, r7, pc}
 8003510:	080093b0 	.word	0x080093b0

08003514 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003514:	b598      	push	{r3, r4, r7, lr}
 8003516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003518:	f7ff ffe8 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 800351c:	4604      	mov	r4, r0
 800351e:	f7ff f9ea 	bl	80028f6 <LL_RCC_GetAPB1Prescaler>
 8003522:	4603      	mov	r3, r0
 8003524:	0a1b      	lsrs	r3, r3, #8
 8003526:	4a03      	ldr	r2, [pc, #12]	@ (8003534 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800352c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003530:	4618      	mov	r0, r3
 8003532:	bd98      	pop	{r3, r4, r7, pc}
 8003534:	080093f0 	.word	0x080093f0

08003538 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003538:	b598      	push	{r3, r4, r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800353c:	f7ff ffd6 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 8003540:	4604      	mov	r4, r0
 8003542:	f7ff f9e3 	bl	800290c <LL_RCC_GetAPB2Prescaler>
 8003546:	4603      	mov	r3, r0
 8003548:	0adb      	lsrs	r3, r3, #11
 800354a:	4a03      	ldr	r2, [pc, #12]	@ (8003558 <HAL_RCC_GetPCLK2Freq+0x20>)
 800354c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003550:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003554:	4618      	mov	r0, r3
 8003556:	bd98      	pop	{r3, r4, r7, pc}
 8003558:	080093f0 	.word	0x080093f0

0800355c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800355c:	b590      	push	{r4, r7, lr}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	091b      	lsrs	r3, r3, #4
 8003568:	f003 030f 	and.w	r3, r3, #15
 800356c:	4a10      	ldr	r2, [pc, #64]	@ (80035b0 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800356e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003572:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003574:	f7ff f9b2 	bl	80028dc <LL_RCC_GetAHB3Prescaler>
 8003578:	4603      	mov	r3, r0
 800357a:	091b      	lsrs	r3, r3, #4
 800357c:	f003 030f 	and.w	r3, r3, #15
 8003580:	4a0c      	ldr	r2, [pc, #48]	@ (80035b4 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	fbb2 f3f3 	udiv	r3, r2, r3
 800358c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	4a09      	ldr	r2, [pc, #36]	@ (80035b8 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	0c9c      	lsrs	r4, r3, #18
 8003598:	f7fe ffc6 	bl	8002528 <HAL_PWREx_GetVoltageRange>
 800359c:	4603      	mov	r3, r0
 800359e:	4619      	mov	r1, r3
 80035a0:	4620      	mov	r0, r4
 80035a2:	f000 f80b 	bl	80035bc <RCC_SetFlashLatency>
 80035a6:	4603      	mov	r3, r0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd90      	pop	{r4, r7, pc}
 80035b0:	08009410 	.word	0x08009410
 80035b4:	080093b0 	.word	0x080093b0
 80035b8:	431bde83 	.word	0x431bde83

080035bc <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b08e      	sub	sp, #56	@ 0x38
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80035c6:	4a3a      	ldr	r2, [pc, #232]	@ (80036b0 <RCC_SetFlashLatency+0xf4>)
 80035c8:	f107 0320 	add.w	r3, r7, #32
 80035cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035d0:	6018      	str	r0, [r3, #0]
 80035d2:	3304      	adds	r3, #4
 80035d4:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80035d6:	4a37      	ldr	r2, [pc, #220]	@ (80036b4 <RCC_SetFlashLatency+0xf8>)
 80035d8:	f107 0318 	add.w	r3, r7, #24
 80035dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035e0:	6018      	str	r0, [r3, #0]
 80035e2:	3304      	adds	r3, #4
 80035e4:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80035e6:	4a34      	ldr	r2, [pc, #208]	@ (80036b8 <RCC_SetFlashLatency+0xfc>)
 80035e8:	f107 030c 	add.w	r3, r7, #12
 80035ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80035ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80035f2:	2300      	movs	r3, #0
 80035f4:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035fc:	d11b      	bne.n	8003636 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80035fe:	2300      	movs	r3, #0
 8003600:	633b      	str	r3, [r7, #48]	@ 0x30
 8003602:	e014      	b.n	800362e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	3338      	adds	r3, #56	@ 0x38
 800360a:	443b      	add	r3, r7
 800360c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003610:	461a      	mov	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4293      	cmp	r3, r2
 8003616:	d807      	bhi.n	8003628 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	3338      	adds	r3, #56	@ 0x38
 800361e:	443b      	add	r3, r7
 8003620:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003624:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003626:	e021      	b.n	800366c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362a:	3301      	adds	r3, #1
 800362c:	633b      	str	r3, [r7, #48]	@ 0x30
 800362e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003630:	2b02      	cmp	r3, #2
 8003632:	d9e7      	bls.n	8003604 <RCC_SetFlashLatency+0x48>
 8003634:	e01a      	b.n	800366c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003636:	2300      	movs	r3, #0
 8003638:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800363a:	e014      	b.n	8003666 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800363c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	3338      	adds	r3, #56	@ 0x38
 8003642:	443b      	add	r3, r7
 8003644:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003648:	461a      	mov	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4293      	cmp	r3, r2
 800364e:	d807      	bhi.n	8003660 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	3338      	adds	r3, #56	@ 0x38
 8003656:	443b      	add	r3, r7
 8003658:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800365c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800365e:	e005      	b.n	800366c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003662:	3301      	adds	r3, #1
 8003664:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003668:	2b02      	cmp	r3, #2
 800366a:	d9e7      	bls.n	800363c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800366c:	4b13      	ldr	r3, [pc, #76]	@ (80036bc <RCC_SetFlashLatency+0x100>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f023 0207 	bic.w	r2, r3, #7
 8003674:	4911      	ldr	r1, [pc, #68]	@ (80036bc <RCC_SetFlashLatency+0x100>)
 8003676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003678:	4313      	orrs	r3, r2
 800367a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800367c:	f7fe fca8 	bl	8001fd0 <HAL_GetTick>
 8003680:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003682:	e008      	b.n	8003696 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003684:	f7fe fca4 	bl	8001fd0 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d901      	bls.n	8003696 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e007      	b.n	80036a6 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003696:	4b09      	ldr	r3, [pc, #36]	@ (80036bc <RCC_SetFlashLatency+0x100>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d1ef      	bne.n	8003684 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3738      	adds	r7, #56	@ 0x38
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	08009394 	.word	0x08009394
 80036b4:	0800939c 	.word	0x0800939c
 80036b8:	080093a4 	.word	0x080093a4
 80036bc:	58004000 	.word	0x58004000

080036c0 <LL_RCC_LSE_IsReady>:
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80036c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d101      	bne.n	80036d8 <LL_RCC_LSE_IsReady+0x18>
 80036d4:	2301      	movs	r3, #1
 80036d6:	e000      	b.n	80036da <LL_RCC_LSE_IsReady+0x1a>
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr

080036e2 <LL_RCC_SetUSARTClockSource>:
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80036ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	0c1b      	lsrs	r3, r3, #16
 80036f6:	43db      	mvns	r3, r3
 80036f8:	401a      	ands	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	bc80      	pop	{r7}
 8003710:	4770      	bx	lr

08003712 <LL_RCC_SetI2SClockSource>:
{
 8003712:	b480      	push	{r7}
 8003714:	b083      	sub	sp, #12
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800371a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800371e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003722:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003726:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4313      	orrs	r3, r2
 800372e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	bc80      	pop	{r7}
 800373a:	4770      	bx	lr

0800373c <LL_RCC_SetLPUARTClockSource>:
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003744:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800374c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003750:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4313      	orrs	r3, r2
 8003758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800375c:	bf00      	nop
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr

08003766 <LL_RCC_SetI2CClockSource>:
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800376e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003772:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	091b      	lsrs	r3, r3, #4
 800377a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800377e:	43db      	mvns	r3, r3
 8003780:	401a      	ands	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	011b      	lsls	r3, r3, #4
 8003786:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800378a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800378e:	4313      	orrs	r3, r2
 8003790:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	bc80      	pop	{r7}
 800379c:	4770      	bx	lr

0800379e <LL_RCC_SetLPTIMClockSource>:
{
 800379e:	b480      	push	{r7}
 80037a0:	b083      	sub	sp, #12
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80037a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037aa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	0c1b      	lsrs	r3, r3, #16
 80037b2:	041b      	lsls	r3, r3, #16
 80037b4:	43db      	mvns	r3, r3
 80037b6:	401a      	ands	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	041b      	lsls	r3, r3, #16
 80037bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037c0:	4313      	orrs	r3, r2
 80037c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bc80      	pop	{r7}
 80037ce:	4770      	bx	lr

080037d0 <LL_RCC_SetRNGClockSource>:
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80037d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e0:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80037e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bc80      	pop	{r7}
 80037f8:	4770      	bx	lr

080037fa <LL_RCC_SetADCClockSource>:
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003802:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800380a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800380e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4313      	orrs	r3, r2
 8003816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	bc80      	pop	{r7}
 8003822:	4770      	bx	lr

08003824 <LL_RCC_SetRTCClockSource>:
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800382c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003830:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003834:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003838:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4313      	orrs	r3, r2
 8003840:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr

0800384e <LL_RCC_GetRTCClockSource>:
{
 800384e:	b480      	push	{r7}
 8003850:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003852:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800385a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800385e:	4618      	mov	r0, r3
 8003860:	46bd      	mov	sp, r7
 8003862:	bc80      	pop	{r7}
 8003864:	4770      	bx	lr

08003866 <LL_RCC_ForceBackupDomainReset>:
{
 8003866:	b480      	push	{r7}
 8003868:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800386a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800386e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003872:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003876:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800387a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800387e:	bf00      	nop
 8003880:	46bd      	mov	sp, r7
 8003882:	bc80      	pop	{r7}
 8003884:	4770      	bx	lr

08003886 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003886:	b480      	push	{r7}
 8003888:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800388a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800388e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003892:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800389a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800389e:	bf00      	nop
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bc80      	pop	{r7}
 80038a4:	4770      	bx	lr
	...

080038a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80038b0:	2300      	movs	r3, #0
 80038b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80038b4:	2300      	movs	r3, #0
 80038b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80038b8:	2300      	movs	r3, #0
 80038ba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d058      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80038c8:	f7fe fe20 	bl	800250c <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038cc:	f7fe fb80 	bl	8001fd0 <HAL_GetTick>
 80038d0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80038d2:	e009      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038d4:	f7fe fb7c 	bl	8001fd0 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d902      	bls.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	74fb      	strb	r3, [r7, #19]
        break;
 80038e6:	e006      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80038e8:	4b7b      	ldr	r3, [pc, #492]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038f4:	d1ee      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80038f6:	7cfb      	ldrb	r3, [r7, #19]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d13c      	bne.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80038fc:	f7ff ffa7 	bl	800384e <LL_RCC_GetRTCClockSource>
 8003900:	4602      	mov	r2, r0
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003906:	429a      	cmp	r2, r3
 8003908:	d00f      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800390a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800390e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003912:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003916:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003918:	f7ff ffa5 	bl	8003866 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800391c:	f7ff ffb3 	bl	8003886 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003920:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d014      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003934:	f7fe fb4c 	bl	8001fd0 <HAL_GetTick>
 8003938:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800393a:	e00b      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800393c:	f7fe fb48 	bl	8001fd0 <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	f241 3288 	movw	r2, #5000	@ 0x1388
 800394a:	4293      	cmp	r3, r2
 800394c:	d902      	bls.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	74fb      	strb	r3, [r7, #19]
            break;
 8003952:	e004      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003954:	f7ff feb4 	bl	80036c0 <LL_RCC_LSE_IsReady>
 8003958:	4603      	mov	r3, r0
 800395a:	2b01      	cmp	r3, #1
 800395c:	d1ee      	bne.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800395e:	7cfb      	ldrb	r3, [r7, #19]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d105      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff ff5b 	bl	8003824 <LL_RCC_SetRTCClockSource>
 800396e:	e004      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003970:	7cfb      	ldrb	r3, [r7, #19]
 8003972:	74bb      	strb	r3, [r7, #18]
 8003974:	e001      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003976:	7cfb      	ldrb	r3, [r7, #19]
 8003978:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b00      	cmp	r3, #0
 8003984:	d004      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff fea9 	bl	80036e2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d004      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff fe9e 	bl	80036e2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0320 	and.w	r3, r3, #32
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d004      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7ff fec0 	bl	800373c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d004      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7ff fee6 	bl	800379e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d004      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff fedb 	bl	800379e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d004      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff fed0 	bl	800379e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d004      	beq.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff fea9 	bl	8003766 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d004      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7ff fe9e 	bl	8003766 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d004      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7ff fe93 	bl	8003766 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0310 	and.w	r3, r3, #16
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d011      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff fe5e 	bl	8003712 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a5e:	d107      	bne.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8003a60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a6e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d010      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7ff fea5 	bl	80037d0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d107      	bne.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003a8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a9c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d011      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff fea3 	bl	80037fa <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003abc:	d107      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003abe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003acc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8003ace:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	58000400 	.word	0x58000400

08003adc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e049      	b.n	8003b82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d106      	bne.n	8003b08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f7fe f878 	bl	8001bf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	3304      	adds	r3, #4
 8003b18:	4619      	mov	r1, r3
 8003b1a:	4610      	mov	r0, r2
 8003b1c:	f000 f944 	bl	8003da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
	...

08003b8c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d001      	beq.n	8003ba4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e02e      	b.n	8003c02 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a16      	ldr	r2, [pc, #88]	@ (8003c0c <HAL_TIM_Base_Start+0x80>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d004      	beq.n	8003bc0 <HAL_TIM_Base_Start+0x34>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bbe:	d115      	bne.n	8003bec <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	4b12      	ldr	r3, [pc, #72]	@ (8003c10 <HAL_TIM_Base_Start+0x84>)
 8003bc8:	4013      	ands	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b06      	cmp	r3, #6
 8003bd0:	d015      	beq.n	8003bfe <HAL_TIM_Base_Start+0x72>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bd8:	d011      	beq.n	8003bfe <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f042 0201 	orr.w	r2, r2, #1
 8003be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bea:	e008      	b.n	8003bfe <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0201 	orr.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	e000      	b.n	8003c00 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bfe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3714      	adds	r7, #20
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bc80      	pop	{r7}
 8003c0a:	4770      	bx	lr
 8003c0c:	40012c00 	.word	0x40012c00
 8003c10:	00010007 	.word	0x00010007

08003c14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d101      	bne.n	8003c30 <HAL_TIM_ConfigClockSource+0x1c>
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	e0b6      	b.n	8003d9e <HAL_TIM_ConfigClockSource+0x18a>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003c4e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c6c:	d03e      	beq.n	8003cec <HAL_TIM_ConfigClockSource+0xd8>
 8003c6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c72:	f200 8087 	bhi.w	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c7a:	f000 8086 	beq.w	8003d8a <HAL_TIM_ConfigClockSource+0x176>
 8003c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c82:	d87f      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c84:	2b70      	cmp	r3, #112	@ 0x70
 8003c86:	d01a      	beq.n	8003cbe <HAL_TIM_ConfigClockSource+0xaa>
 8003c88:	2b70      	cmp	r3, #112	@ 0x70
 8003c8a:	d87b      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c8c:	2b60      	cmp	r3, #96	@ 0x60
 8003c8e:	d050      	beq.n	8003d32 <HAL_TIM_ConfigClockSource+0x11e>
 8003c90:	2b60      	cmp	r3, #96	@ 0x60
 8003c92:	d877      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c94:	2b50      	cmp	r3, #80	@ 0x50
 8003c96:	d03c      	beq.n	8003d12 <HAL_TIM_ConfigClockSource+0xfe>
 8003c98:	2b50      	cmp	r3, #80	@ 0x50
 8003c9a:	d873      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c9c:	2b40      	cmp	r3, #64	@ 0x40
 8003c9e:	d058      	beq.n	8003d52 <HAL_TIM_ConfigClockSource+0x13e>
 8003ca0:	2b40      	cmp	r3, #64	@ 0x40
 8003ca2:	d86f      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003ca4:	2b30      	cmp	r3, #48	@ 0x30
 8003ca6:	d064      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x15e>
 8003ca8:	2b30      	cmp	r3, #48	@ 0x30
 8003caa:	d86b      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003cac:	2b20      	cmp	r3, #32
 8003cae:	d060      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x15e>
 8003cb0:	2b20      	cmp	r3, #32
 8003cb2:	d867      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d05c      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x15e>
 8003cb8:	2b10      	cmp	r3, #16
 8003cba:	d05a      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x15e>
 8003cbc:	e062      	b.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cce:	f000 f952 	bl	8003f76 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003ce0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	609a      	str	r2, [r3, #8]
      break;
 8003cea:	e04f      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cfc:	f000 f93b 	bl	8003f76 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d0e:	609a      	str	r2, [r3, #8]
      break;
 8003d10:	e03c      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d1e:	461a      	mov	r2, r3
 8003d20:	f000 f8b0 	bl	8003e84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2150      	movs	r1, #80	@ 0x50
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 f907 	bl	8003f3e <TIM_ITRx_SetConfig>
      break;
 8003d30:	e02c      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d3e:	461a      	mov	r2, r3
 8003d40:	f000 f8ce 	bl	8003ee0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2160      	movs	r1, #96	@ 0x60
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f000 f8f7 	bl	8003f3e <TIM_ITRx_SetConfig>
      break;
 8003d50:	e01c      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d5e:	461a      	mov	r2, r3
 8003d60:	f000 f890 	bl	8003e84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2140      	movs	r1, #64	@ 0x40
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 f8e7 	bl	8003f3e <TIM_ITRx_SetConfig>
      break;
 8003d70:	e00c      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	f000 f8de 	bl	8003f3e <TIM_ITRx_SetConfig>
      break;
 8003d82:	e003      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	73fb      	strb	r3, [r7, #15]
      break;
 8003d88:	e000      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003d8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a2f      	ldr	r2, [pc, #188]	@ (8003e78 <TIM_Base_SetConfig+0xd0>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d003      	beq.n	8003dc8 <TIM_Base_SetConfig+0x20>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dc6:	d108      	bne.n	8003dda <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a26      	ldr	r2, [pc, #152]	@ (8003e78 <TIM_Base_SetConfig+0xd0>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d00b      	beq.n	8003dfa <TIM_Base_SetConfig+0x52>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003de8:	d007      	beq.n	8003dfa <TIM_Base_SetConfig+0x52>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a23      	ldr	r2, [pc, #140]	@ (8003e7c <TIM_Base_SetConfig+0xd4>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d003      	beq.n	8003dfa <TIM_Base_SetConfig+0x52>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a22      	ldr	r2, [pc, #136]	@ (8003e80 <TIM_Base_SetConfig+0xd8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d108      	bne.n	8003e0c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a11      	ldr	r2, [pc, #68]	@ (8003e78 <TIM_Base_SetConfig+0xd0>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d007      	beq.n	8003e48 <TIM_Base_SetConfig+0xa0>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a10      	ldr	r2, [pc, #64]	@ (8003e7c <TIM_Base_SetConfig+0xd4>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d003      	beq.n	8003e48 <TIM_Base_SetConfig+0xa0>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a0f      	ldr	r2, [pc, #60]	@ (8003e80 <TIM_Base_SetConfig+0xd8>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d103      	bne.n	8003e50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	691a      	ldr	r2, [r3, #16]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d105      	bne.n	8003e6e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	f023 0201 	bic.w	r2, r3, #1
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	611a      	str	r2, [r3, #16]
  }
}
 8003e6e:	bf00      	nop
 8003e70:	3714      	adds	r7, #20
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr
 8003e78:	40012c00 	.word	0x40012c00
 8003e7c:	40014400 	.word	0x40014400
 8003e80:	40014800 	.word	0x40014800

08003e84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b087      	sub	sp, #28
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	f023 0201 	bic.w	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003eae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	011b      	lsls	r3, r3, #4
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	f023 030a 	bic.w	r3, r3, #10
 8003ec0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	621a      	str	r2, [r3, #32]
}
 8003ed6:	bf00      	nop
 8003ed8:	371c      	adds	r7, #28
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bc80      	pop	{r7}
 8003ede:	4770      	bx	lr

08003ee0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b087      	sub	sp, #28
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	f023 0210 	bic.w	r2, r3, #16
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	031b      	lsls	r3, r3, #12
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003f1c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	697a      	ldr	r2, [r7, #20]
 8003f32:	621a      	str	r2, [r3, #32]
}
 8003f34:	bf00      	nop
 8003f36:	371c      	adds	r7, #28
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr

08003f3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	b085      	sub	sp, #20
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
 8003f46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003f54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f5a:	683a      	ldr	r2, [r7, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	f043 0307 	orr.w	r3, r3, #7
 8003f64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	609a      	str	r2, [r3, #8]
}
 8003f6c:	bf00      	nop
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bc80      	pop	{r7}
 8003f74:	4770      	bx	lr

08003f76 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f76:	b480      	push	{r7}
 8003f78:	b087      	sub	sp, #28
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	60f8      	str	r0, [r7, #12]
 8003f7e:	60b9      	str	r1, [r7, #8]
 8003f80:	607a      	str	r2, [r7, #4]
 8003f82:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f90:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	021a      	lsls	r2, r3, #8
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	609a      	str	r2, [r3, #8]
}
 8003faa:	bf00      	nop
 8003fac:	371c      	adds	r7, #28
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bc80      	pop	{r7}
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d101      	bne.n	8003fcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fc8:	2302      	movs	r3, #2
 8003fca:	e04a      	b.n	8004062 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a1e      	ldr	r2, [pc, #120]	@ (800406c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d108      	bne.n	8004008 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003ffc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	4313      	orrs	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800400e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	4313      	orrs	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a11      	ldr	r2, [pc, #68]	@ (800406c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d004      	beq.n	8004036 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004034:	d10c      	bne.n	8004050 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800403c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	4313      	orrs	r3, r2
 8004046:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68ba      	ldr	r2, [r7, #8]
 800404e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3714      	adds	r7, #20
 8004066:	46bd      	mov	sp, r7
 8004068:	bc80      	pop	{r7}
 800406a:	4770      	bx	lr
 800406c:	40012c00 	.word	0x40012c00

08004070 <LL_RCC_GetUSARTClockSource>:
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004078:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800407c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	401a      	ands	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	041b      	lsls	r3, r3, #16
 8004088:	4313      	orrs	r3, r2
}
 800408a:	4618      	mov	r0, r3
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	bc80      	pop	{r7}
 8004092:	4770      	bx	lr

08004094 <LL_RCC_GetLPUARTClockSource>:
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800409c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040a0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4013      	ands	r3, r2
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bc80      	pop	{r7}
 80040b0:	4770      	bx	lr

080040b2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d101      	bne.n	80040c4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e042      	b.n	800414a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d106      	bne.n	80040dc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7fd fdaa 	bl	8001c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2224      	movs	r2, #36	@ 0x24
 80040e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0201 	bic.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d002      	beq.n	8004102 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 fb23 	bl	8004748 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f8ac 	bl	8004260 <UART_SetConfig>
 8004108:	4603      	mov	r3, r0
 800410a:	2b01      	cmp	r3, #1
 800410c:	d101      	bne.n	8004112 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e01b      	b.n	800414a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685a      	ldr	r2, [r3, #4]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004120:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	689a      	ldr	r2, [r3, #8]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004130:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f042 0201 	orr.w	r2, r2, #1
 8004140:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 fba1 	bl	800488a <UART_CheckIdleState>
 8004148:	4603      	mov	r3, r0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}

08004152 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004152:	b580      	push	{r7, lr}
 8004154:	b08a      	sub	sp, #40	@ 0x28
 8004156:	af02      	add	r7, sp, #8
 8004158:	60f8      	str	r0, [r7, #12]
 800415a:	60b9      	str	r1, [r7, #8]
 800415c:	603b      	str	r3, [r7, #0]
 800415e:	4613      	mov	r3, r2
 8004160:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004168:	2b20      	cmp	r3, #32
 800416a:	d173      	bne.n	8004254 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d002      	beq.n	8004178 <HAL_UART_Transmit+0x26>
 8004172:	88fb      	ldrh	r3, [r7, #6]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e06c      	b.n	8004256 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2221      	movs	r2, #33	@ 0x21
 8004188:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800418c:	f7fd ff20 	bl	8001fd0 <HAL_GetTick>
 8004190:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	88fa      	ldrh	r2, [r7, #6]
 8004196:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	88fa      	ldrh	r2, [r7, #6]
 800419e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041aa:	d108      	bne.n	80041be <HAL_UART_Transmit+0x6c>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d104      	bne.n	80041be <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041b4:	2300      	movs	r3, #0
 80041b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	61bb      	str	r3, [r7, #24]
 80041bc:	e003      	b.n	80041c6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041c2:	2300      	movs	r3, #0
 80041c4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041c6:	e02c      	b.n	8004222 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	2200      	movs	r2, #0
 80041d0:	2180      	movs	r1, #128	@ 0x80
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 fba7 	bl	8004926 <UART_WaitOnFlagUntilTimeout>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e039      	b.n	8004256 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10b      	bne.n	8004200 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	881b      	ldrh	r3, [r3, #0]
 80041ec:	461a      	mov	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	3302      	adds	r3, #2
 80041fc:	61bb      	str	r3, [r7, #24]
 80041fe:	e007      	b.n	8004210 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	781a      	ldrb	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	3301      	adds	r3, #1
 800420e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004216:	b29b      	uxth	r3, r3
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1cc      	bne.n	80041c8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2200      	movs	r2, #0
 8004236:	2140      	movs	r1, #64	@ 0x40
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 fb74 	bl	8004926 <UART_WaitOnFlagUntilTimeout>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8004244:	2303      	movs	r3, #3
 8004246:	e006      	b.n	8004256 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2220      	movs	r2, #32
 800424c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004250:	2300      	movs	r3, #0
 8004252:	e000      	b.n	8004256 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8004254:	2302      	movs	r3, #2
  }
}
 8004256:	4618      	mov	r0, r3
 8004258:	3720      	adds	r7, #32
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
	...

08004260 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004260:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004264:	b08c      	sub	sp, #48	@ 0x30
 8004266:	af00      	add	r7, sp, #0
 8004268:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800426a:	2300      	movs	r3, #0
 800426c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	689a      	ldr	r2, [r3, #8]
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	431a      	orrs	r2, r3
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	431a      	orrs	r2, r3
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	69db      	ldr	r3, [r3, #28]
 8004284:	4313      	orrs	r3, r2
 8004286:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	4b94      	ldr	r3, [pc, #592]	@ (80044e0 <UART_SetConfig+0x280>)
 8004290:	4013      	ands	r3, r2
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	6812      	ldr	r2, [r2, #0]
 8004296:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004298:	430b      	orrs	r3, r1
 800429a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	699b      	ldr	r3, [r3, #24]
 80042b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a89      	ldr	r2, [pc, #548]	@ (80044e4 <UART_SetConfig+0x284>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d004      	beq.n	80042cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042c8:	4313      	orrs	r3, r2
 80042ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80042d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	6812      	ldr	r2, [r2, #0]
 80042de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042e0:	430b      	orrs	r3, r1
 80042e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ea:	f023 010f 	bic.w	r1, r3, #15
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a7a      	ldr	r2, [pc, #488]	@ (80044e8 <UART_SetConfig+0x288>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d127      	bne.n	8004354 <UART_SetConfig+0xf4>
 8004304:	2003      	movs	r0, #3
 8004306:	f7ff feb3 	bl	8004070 <LL_RCC_GetUSARTClockSource>
 800430a:	4603      	mov	r3, r0
 800430c:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8004310:	2b03      	cmp	r3, #3
 8004312:	d81b      	bhi.n	800434c <UART_SetConfig+0xec>
 8004314:	a201      	add	r2, pc, #4	@ (adr r2, 800431c <UART_SetConfig+0xbc>)
 8004316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800431a:	bf00      	nop
 800431c:	0800432d 	.word	0x0800432d
 8004320:	0800433d 	.word	0x0800433d
 8004324:	08004335 	.word	0x08004335
 8004328:	08004345 	.word	0x08004345
 800432c:	2301      	movs	r3, #1
 800432e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004332:	e080      	b.n	8004436 <UART_SetConfig+0x1d6>
 8004334:	2302      	movs	r3, #2
 8004336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800433a:	e07c      	b.n	8004436 <UART_SetConfig+0x1d6>
 800433c:	2304      	movs	r3, #4
 800433e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004342:	e078      	b.n	8004436 <UART_SetConfig+0x1d6>
 8004344:	2308      	movs	r3, #8
 8004346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800434a:	e074      	b.n	8004436 <UART_SetConfig+0x1d6>
 800434c:	2310      	movs	r3, #16
 800434e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004352:	e070      	b.n	8004436 <UART_SetConfig+0x1d6>
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a64      	ldr	r2, [pc, #400]	@ (80044ec <UART_SetConfig+0x28c>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d138      	bne.n	80043d0 <UART_SetConfig+0x170>
 800435e:	200c      	movs	r0, #12
 8004360:	f7ff fe86 	bl	8004070 <LL_RCC_GetUSARTClockSource>
 8004364:	4603      	mov	r3, r0
 8004366:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 800436a:	2b0c      	cmp	r3, #12
 800436c:	d82c      	bhi.n	80043c8 <UART_SetConfig+0x168>
 800436e:	a201      	add	r2, pc, #4	@ (adr r2, 8004374 <UART_SetConfig+0x114>)
 8004370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004374:	080043a9 	.word	0x080043a9
 8004378:	080043c9 	.word	0x080043c9
 800437c:	080043c9 	.word	0x080043c9
 8004380:	080043c9 	.word	0x080043c9
 8004384:	080043b9 	.word	0x080043b9
 8004388:	080043c9 	.word	0x080043c9
 800438c:	080043c9 	.word	0x080043c9
 8004390:	080043c9 	.word	0x080043c9
 8004394:	080043b1 	.word	0x080043b1
 8004398:	080043c9 	.word	0x080043c9
 800439c:	080043c9 	.word	0x080043c9
 80043a0:	080043c9 	.word	0x080043c9
 80043a4:	080043c1 	.word	0x080043c1
 80043a8:	2300      	movs	r3, #0
 80043aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043ae:	e042      	b.n	8004436 <UART_SetConfig+0x1d6>
 80043b0:	2302      	movs	r3, #2
 80043b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043b6:	e03e      	b.n	8004436 <UART_SetConfig+0x1d6>
 80043b8:	2304      	movs	r3, #4
 80043ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043be:	e03a      	b.n	8004436 <UART_SetConfig+0x1d6>
 80043c0:	2308      	movs	r3, #8
 80043c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043c6:	e036      	b.n	8004436 <UART_SetConfig+0x1d6>
 80043c8:	2310      	movs	r3, #16
 80043ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043ce:	e032      	b.n	8004436 <UART_SetConfig+0x1d6>
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a43      	ldr	r2, [pc, #268]	@ (80044e4 <UART_SetConfig+0x284>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d12a      	bne.n	8004430 <UART_SetConfig+0x1d0>
 80043da:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80043de:	f7ff fe59 	bl	8004094 <LL_RCC_GetLPUARTClockSource>
 80043e2:	4603      	mov	r3, r0
 80043e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043e8:	d01a      	beq.n	8004420 <UART_SetConfig+0x1c0>
 80043ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043ee:	d81b      	bhi.n	8004428 <UART_SetConfig+0x1c8>
 80043f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043f4:	d00c      	beq.n	8004410 <UART_SetConfig+0x1b0>
 80043f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043fa:	d815      	bhi.n	8004428 <UART_SetConfig+0x1c8>
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d003      	beq.n	8004408 <UART_SetConfig+0x1a8>
 8004400:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004404:	d008      	beq.n	8004418 <UART_SetConfig+0x1b8>
 8004406:	e00f      	b.n	8004428 <UART_SetConfig+0x1c8>
 8004408:	2300      	movs	r3, #0
 800440a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800440e:	e012      	b.n	8004436 <UART_SetConfig+0x1d6>
 8004410:	2302      	movs	r3, #2
 8004412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004416:	e00e      	b.n	8004436 <UART_SetConfig+0x1d6>
 8004418:	2304      	movs	r3, #4
 800441a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800441e:	e00a      	b.n	8004436 <UART_SetConfig+0x1d6>
 8004420:	2308      	movs	r3, #8
 8004422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004426:	e006      	b.n	8004436 <UART_SetConfig+0x1d6>
 8004428:	2310      	movs	r3, #16
 800442a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800442e:	e002      	b.n	8004436 <UART_SetConfig+0x1d6>
 8004430:	2310      	movs	r3, #16
 8004432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a2a      	ldr	r2, [pc, #168]	@ (80044e4 <UART_SetConfig+0x284>)
 800443c:	4293      	cmp	r3, r2
 800443e:	f040 80a4 	bne.w	800458a <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004442:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004446:	2b08      	cmp	r3, #8
 8004448:	d823      	bhi.n	8004492 <UART_SetConfig+0x232>
 800444a:	a201      	add	r2, pc, #4	@ (adr r2, 8004450 <UART_SetConfig+0x1f0>)
 800444c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004450:	08004475 	.word	0x08004475
 8004454:	08004493 	.word	0x08004493
 8004458:	0800447d 	.word	0x0800447d
 800445c:	08004493 	.word	0x08004493
 8004460:	08004483 	.word	0x08004483
 8004464:	08004493 	.word	0x08004493
 8004468:	08004493 	.word	0x08004493
 800446c:	08004493 	.word	0x08004493
 8004470:	0800448b 	.word	0x0800448b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004474:	f7ff f84e 	bl	8003514 <HAL_RCC_GetPCLK1Freq>
 8004478:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800447a:	e010      	b.n	800449e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800447c:	4b1c      	ldr	r3, [pc, #112]	@ (80044f0 <UART_SetConfig+0x290>)
 800447e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004480:	e00d      	b.n	800449e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004482:	f7fe ff93 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 8004486:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004488:	e009      	b.n	800449e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800448a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800448e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004490:	e005      	b.n	800449e <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8004492:	2300      	movs	r3, #0
 8004494:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800449c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800449e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 8137 	beq.w	8004714 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044aa:	4a12      	ldr	r2, [pc, #72]	@ (80044f4 <UART_SetConfig+0x294>)
 80044ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044b0:	461a      	mov	r2, r3
 80044b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80044b8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	4613      	mov	r3, r2
 80044c0:	005b      	lsls	r3, r3, #1
 80044c2:	4413      	add	r3, r2
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d305      	bcc.n	80044d6 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d910      	bls.n	80044f8 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80044dc:	e11a      	b.n	8004714 <UART_SetConfig+0x4b4>
 80044de:	bf00      	nop
 80044e0:	cfff69f3 	.word	0xcfff69f3
 80044e4:	40008000 	.word	0x40008000
 80044e8:	40013800 	.word	0x40013800
 80044ec:	40004400 	.word	0x40004400
 80044f0:	00f42400 	.word	0x00f42400
 80044f4:	08009450 	.word	0x08009450
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fa:	2200      	movs	r2, #0
 80044fc:	60bb      	str	r3, [r7, #8]
 80044fe:	60fa      	str	r2, [r7, #12]
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004504:	4a8e      	ldr	r2, [pc, #568]	@ (8004740 <UART_SetConfig+0x4e0>)
 8004506:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800450a:	b29b      	uxth	r3, r3
 800450c:	2200      	movs	r2, #0
 800450e:	603b      	str	r3, [r7, #0]
 8004510:	607a      	str	r2, [r7, #4]
 8004512:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004516:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800451a:	f7fc fdeb 	bl	80010f4 <__aeabi_uldivmod>
 800451e:	4602      	mov	r2, r0
 8004520:	460b      	mov	r3, r1
 8004522:	4610      	mov	r0, r2
 8004524:	4619      	mov	r1, r3
 8004526:	f04f 0200 	mov.w	r2, #0
 800452a:	f04f 0300 	mov.w	r3, #0
 800452e:	020b      	lsls	r3, r1, #8
 8004530:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004534:	0202      	lsls	r2, r0, #8
 8004536:	6979      	ldr	r1, [r7, #20]
 8004538:	6849      	ldr	r1, [r1, #4]
 800453a:	0849      	lsrs	r1, r1, #1
 800453c:	2000      	movs	r0, #0
 800453e:	460c      	mov	r4, r1
 8004540:	4605      	mov	r5, r0
 8004542:	eb12 0804 	adds.w	r8, r2, r4
 8004546:	eb43 0905 	adc.w	r9, r3, r5
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	469a      	mov	sl, r3
 8004552:	4693      	mov	fp, r2
 8004554:	4652      	mov	r2, sl
 8004556:	465b      	mov	r3, fp
 8004558:	4640      	mov	r0, r8
 800455a:	4649      	mov	r1, r9
 800455c:	f7fc fdca 	bl	80010f4 <__aeabi_uldivmod>
 8004560:	4602      	mov	r2, r0
 8004562:	460b      	mov	r3, r1
 8004564:	4613      	mov	r3, r2
 8004566:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004568:	6a3b      	ldr	r3, [r7, #32]
 800456a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800456e:	d308      	bcc.n	8004582 <UART_SetConfig+0x322>
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004576:	d204      	bcs.n	8004582 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6a3a      	ldr	r2, [r7, #32]
 800457e:	60da      	str	r2, [r3, #12]
 8004580:	e0c8      	b.n	8004714 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004588:	e0c4      	b.n	8004714 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004592:	d167      	bne.n	8004664 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8004594:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004598:	2b08      	cmp	r3, #8
 800459a:	d828      	bhi.n	80045ee <UART_SetConfig+0x38e>
 800459c:	a201      	add	r2, pc, #4	@ (adr r2, 80045a4 <UART_SetConfig+0x344>)
 800459e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a2:	bf00      	nop
 80045a4:	080045c9 	.word	0x080045c9
 80045a8:	080045d1 	.word	0x080045d1
 80045ac:	080045d9 	.word	0x080045d9
 80045b0:	080045ef 	.word	0x080045ef
 80045b4:	080045df 	.word	0x080045df
 80045b8:	080045ef 	.word	0x080045ef
 80045bc:	080045ef 	.word	0x080045ef
 80045c0:	080045ef 	.word	0x080045ef
 80045c4:	080045e7 	.word	0x080045e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045c8:	f7fe ffa4 	bl	8003514 <HAL_RCC_GetPCLK1Freq>
 80045cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80045ce:	e014      	b.n	80045fa <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045d0:	f7fe ffb2 	bl	8003538 <HAL_RCC_GetPCLK2Freq>
 80045d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80045d6:	e010      	b.n	80045fa <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045d8:	4b5a      	ldr	r3, [pc, #360]	@ (8004744 <UART_SetConfig+0x4e4>)
 80045da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80045dc:	e00d      	b.n	80045fa <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045de:	f7fe fee5 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 80045e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80045e4:	e009      	b.n	80045fa <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80045ec:	e005      	b.n	80045fa <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80045ee:	2300      	movs	r3, #0
 80045f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80045f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	f000 8089 	beq.w	8004714 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004606:	4a4e      	ldr	r2, [pc, #312]	@ (8004740 <UART_SetConfig+0x4e0>)
 8004608:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800460c:	461a      	mov	r2, r3
 800460e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004610:	fbb3 f3f2 	udiv	r3, r3, r2
 8004614:	005a      	lsls	r2, r3, #1
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	085b      	lsrs	r3, r3, #1
 800461c:	441a      	add	r2, r3
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	fbb2 f3f3 	udiv	r3, r2, r3
 8004626:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	2b0f      	cmp	r3, #15
 800462c:	d916      	bls.n	800465c <UART_SetConfig+0x3fc>
 800462e:	6a3b      	ldr	r3, [r7, #32]
 8004630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004634:	d212      	bcs.n	800465c <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004636:	6a3b      	ldr	r3, [r7, #32]
 8004638:	b29b      	uxth	r3, r3
 800463a:	f023 030f 	bic.w	r3, r3, #15
 800463e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004640:	6a3b      	ldr	r3, [r7, #32]
 8004642:	085b      	lsrs	r3, r3, #1
 8004644:	b29b      	uxth	r3, r3
 8004646:	f003 0307 	and.w	r3, r3, #7
 800464a:	b29a      	uxth	r2, r3
 800464c:	8bfb      	ldrh	r3, [r7, #30]
 800464e:	4313      	orrs	r3, r2
 8004650:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	8bfa      	ldrh	r2, [r7, #30]
 8004658:	60da      	str	r2, [r3, #12]
 800465a:	e05b      	b.n	8004714 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004662:	e057      	b.n	8004714 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004664:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004668:	2b08      	cmp	r3, #8
 800466a:	d828      	bhi.n	80046be <UART_SetConfig+0x45e>
 800466c:	a201      	add	r2, pc, #4	@ (adr r2, 8004674 <UART_SetConfig+0x414>)
 800466e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004672:	bf00      	nop
 8004674:	08004699 	.word	0x08004699
 8004678:	080046a1 	.word	0x080046a1
 800467c:	080046a9 	.word	0x080046a9
 8004680:	080046bf 	.word	0x080046bf
 8004684:	080046af 	.word	0x080046af
 8004688:	080046bf 	.word	0x080046bf
 800468c:	080046bf 	.word	0x080046bf
 8004690:	080046bf 	.word	0x080046bf
 8004694:	080046b7 	.word	0x080046b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004698:	f7fe ff3c 	bl	8003514 <HAL_RCC_GetPCLK1Freq>
 800469c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800469e:	e014      	b.n	80046ca <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046a0:	f7fe ff4a 	bl	8003538 <HAL_RCC_GetPCLK2Freq>
 80046a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046a6:	e010      	b.n	80046ca <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046a8:	4b26      	ldr	r3, [pc, #152]	@ (8004744 <UART_SetConfig+0x4e4>)
 80046aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80046ac:	e00d      	b.n	80046ca <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046ae:	f7fe fe7d 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 80046b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046b4:	e009      	b.n	80046ca <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80046bc:	e005      	b.n	80046ca <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 80046be:	2300      	movs	r3, #0
 80046c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80046c8:	bf00      	nop
    }

    if (pclk != 0U)
 80046ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d021      	beq.n	8004714 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d4:	4a1a      	ldr	r2, [pc, #104]	@ (8004740 <UART_SetConfig+0x4e0>)
 80046d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046da:	461a      	mov	r2, r3
 80046dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046de:	fbb3 f2f2 	udiv	r2, r3, r2
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	085b      	lsrs	r3, r3, #1
 80046e8:	441a      	add	r2, r3
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046f4:	6a3b      	ldr	r3, [r7, #32]
 80046f6:	2b0f      	cmp	r3, #15
 80046f8:	d909      	bls.n	800470e <UART_SetConfig+0x4ae>
 80046fa:	6a3b      	ldr	r3, [r7, #32]
 80046fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004700:	d205      	bcs.n	800470e <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004702:	6a3b      	ldr	r3, [r7, #32]
 8004704:	b29a      	uxth	r2, r3
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	60da      	str	r2, [r3, #12]
 800470c:	e002      	b.n	8004714 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	2201      	movs	r2, #1
 8004718:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	2201      	movs	r2, #1
 8004720:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	2200      	movs	r2, #0
 8004728:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	2200      	movs	r2, #0
 800472e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004730:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004734:	4618      	mov	r0, r3
 8004736:	3730      	adds	r7, #48	@ 0x30
 8004738:	46bd      	mov	sp, r7
 800473a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800473e:	bf00      	nop
 8004740:	08009450 	.word	0x08009450
 8004744:	00f42400 	.word	0x00f42400

08004748 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004754:	f003 0308 	and.w	r3, r3, #8
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00a      	beq.n	8004772 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00a      	beq.n	8004794 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	430a      	orrs	r2, r1
 8004792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004798:	f003 0302 	and.w	r3, r3, #2
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00a      	beq.n	80047b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ba:	f003 0304 	and.w	r3, r3, #4
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00a      	beq.n	80047d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	430a      	orrs	r2, r1
 80047d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047dc:	f003 0310 	and.w	r3, r3, #16
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00a      	beq.n	80047fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fe:	f003 0320 	and.w	r3, r3, #32
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00a      	beq.n	800481c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004824:	2b00      	cmp	r3, #0
 8004826:	d01a      	beq.n	800485e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	430a      	orrs	r2, r1
 800483c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004842:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004846:	d10a      	bne.n	800485e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00a      	beq.n	8004880 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	430a      	orrs	r2, r1
 800487e:	605a      	str	r2, [r3, #4]
  }
}
 8004880:	bf00      	nop
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	bc80      	pop	{r7}
 8004888:	4770      	bx	lr

0800488a <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b086      	sub	sp, #24
 800488e:	af02      	add	r7, sp, #8
 8004890:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800489a:	f7fd fb99 	bl	8001fd0 <HAL_GetTick>
 800489e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0308 	and.w	r3, r3, #8
 80048aa:	2b08      	cmp	r3, #8
 80048ac:	d10e      	bne.n	80048cc <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80048b2:	9300      	str	r3, [sp, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 f832 	bl	8004926 <UART_WaitOnFlagUntilTimeout>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e028      	b.n	800491e <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0304 	and.w	r3, r3, #4
 80048d6:	2b04      	cmp	r3, #4
 80048d8:	d10e      	bne.n	80048f8 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 f81c 	bl	8004926 <UART_WaitOnFlagUntilTimeout>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e012      	b.n	800491e <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2220      	movs	r2, #32
 80048fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2220      	movs	r2, #32
 8004904:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	b09c      	sub	sp, #112	@ 0x70
 800492a:	af00      	add	r7, sp, #0
 800492c:	60f8      	str	r0, [r7, #12]
 800492e:	60b9      	str	r1, [r7, #8]
 8004930:	603b      	str	r3, [r7, #0]
 8004932:	4613      	mov	r3, r2
 8004934:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004936:	e0af      	b.n	8004a98 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004938:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800493a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800493e:	f000 80ab 	beq.w	8004a98 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004942:	f7fd fb45 	bl	8001fd0 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800494e:	429a      	cmp	r2, r3
 8004950:	d302      	bcc.n	8004958 <UART_WaitOnFlagUntilTimeout+0x32>
 8004952:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004954:	2b00      	cmp	r3, #0
 8004956:	d140      	bne.n	80049da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004960:	e853 3f00 	ldrex	r3, [r3]
 8004964:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004966:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004968:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800496c:	667b      	str	r3, [r7, #100]	@ 0x64
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	461a      	mov	r2, r3
 8004974:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004976:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004978:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800497c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800497e:	e841 2300 	strex	r3, r2, [r1]
 8004982:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8004984:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1e6      	bne.n	8004958 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	3308      	adds	r3, #8
 8004990:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004994:	e853 3f00 	ldrex	r3, [r3]
 8004998:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800499a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800499c:	f023 0301 	bic.w	r3, r3, #1
 80049a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	3308      	adds	r3, #8
 80049a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80049aa:	64ba      	str	r2, [r7, #72]	@ 0x48
 80049ac:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80049b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049b2:	e841 2300 	strex	r3, r2, [r1]
 80049b6:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80049b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1e5      	bne.n	800498a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2220      	movs	r2, #32
 80049c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2220      	movs	r2, #32
 80049ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e06f      	b.n	8004aba <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d057      	beq.n	8004a98 <UART_WaitOnFlagUntilTimeout+0x172>
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	2b80      	cmp	r3, #128	@ 0x80
 80049ec:	d054      	beq.n	8004a98 <UART_WaitOnFlagUntilTimeout+0x172>
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2b40      	cmp	r3, #64	@ 0x40
 80049f2:	d051      	beq.n	8004a98 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	69db      	ldr	r3, [r3, #28]
 80049fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a02:	d149      	bne.n	8004a98 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a0c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a16:	e853 3f00 	ldrex	r3, [r3]
 8004a1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8004a22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	461a      	mov	r2, r3
 8004a2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a2e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a30:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004a34:	e841 2300 	strex	r3, r2, [r1]
 8004a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1e6      	bne.n	8004a0e <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	3308      	adds	r3, #8
 8004a46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	e853 3f00 	ldrex	r3, [r3]
 8004a4e:	613b      	str	r3, [r7, #16]
   return(result);
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f023 0301 	bic.w	r3, r3, #1
 8004a56:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	3308      	adds	r3, #8
 8004a5e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004a60:	623a      	str	r2, [r7, #32]
 8004a62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a64:	69f9      	ldr	r1, [r7, #28]
 8004a66:	6a3a      	ldr	r2, [r7, #32]
 8004a68:	e841 2300 	strex	r3, r2, [r1]
 8004a6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1e5      	bne.n	8004a40 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2220      	movs	r2, #32
 8004a78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2220      	movs	r2, #32
 8004a80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2220      	movs	r2, #32
 8004a88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e010      	b.n	8004aba <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	69da      	ldr	r2, [r3, #28]
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	68ba      	ldr	r2, [r7, #8]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	bf0c      	ite	eq
 8004aa8:	2301      	moveq	r3, #1
 8004aaa:	2300      	movne	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	461a      	mov	r2, r3
 8004ab0:	79fb      	ldrb	r3, [r7, #7]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	f43f af40 	beq.w	8004938 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3770      	adds	r7, #112	@ 0x70
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	b085      	sub	sp, #20
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d101      	bne.n	8004ad8 <HAL_UARTEx_DisableFifoMode+0x16>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	e027      	b.n	8004b28 <HAL_UARTEx_DisableFifoMode+0x66>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2224      	movs	r2, #36	@ 0x24
 8004ae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0201 	bic.w	r2, r2, #1
 8004afe:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004b06:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2220      	movs	r2, #32
 8004b1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bc80      	pop	{r7}
 8004b30:	4770      	bx	lr

08004b32 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b084      	sub	sp, #16
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
 8004b3a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d101      	bne.n	8004b4a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004b46:	2302      	movs	r3, #2
 8004b48:	e02d      	b.n	8004ba6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2224      	movs	r2, #36	@ 0x24
 8004b56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 0201 	bic.w	r2, r2, #1
 8004b70:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 f850 	bl	8004c2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2220      	movs	r2, #32
 8004b98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b084      	sub	sp, #16
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
 8004bb6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d101      	bne.n	8004bc6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004bc2:	2302      	movs	r3, #2
 8004bc4:	e02d      	b.n	8004c22 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2224      	movs	r2, #36	@ 0x24
 8004bd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 0201 	bic.w	r2, r2, #1
 8004bec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f812 	bl	8004c2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2220      	movs	r2, #32
 8004c14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
	...

08004c2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d108      	bne.n	8004c4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004c4c:	e031      	b.n	8004cb2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004c4e:	2308      	movs	r3, #8
 8004c50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004c52:	2308      	movs	r3, #8
 8004c54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	0e5b      	lsrs	r3, r3, #25
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	f003 0307 	and.w	r3, r3, #7
 8004c64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	0f5b      	lsrs	r3, r3, #29
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	f003 0307 	and.w	r3, r3, #7
 8004c74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004c76:	7bbb      	ldrb	r3, [r7, #14]
 8004c78:	7b3a      	ldrb	r2, [r7, #12]
 8004c7a:	4910      	ldr	r1, [pc, #64]	@ (8004cbc <UARTEx_SetNbDataToProcess+0x90>)
 8004c7c:	5c8a      	ldrb	r2, [r1, r2]
 8004c7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004c82:	7b3a      	ldrb	r2, [r7, #12]
 8004c84:	490e      	ldr	r1, [pc, #56]	@ (8004cc0 <UARTEx_SetNbDataToProcess+0x94>)
 8004c86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004c88:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004c94:	7bfb      	ldrb	r3, [r7, #15]
 8004c96:	7b7a      	ldrb	r2, [r7, #13]
 8004c98:	4908      	ldr	r1, [pc, #32]	@ (8004cbc <UARTEx_SetNbDataToProcess+0x90>)
 8004c9a:	5c8a      	ldrb	r2, [r1, r2]
 8004c9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004ca0:	7b7a      	ldrb	r2, [r7, #13]
 8004ca2:	4907      	ldr	r1, [pc, #28]	@ (8004cc0 <UARTEx_SetNbDataToProcess+0x94>)
 8004ca4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004ca6:	fb93 f3f2 	sdiv	r3, r3, r2
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004cb2:	bf00      	nop
 8004cb4:	3714      	adds	r7, #20
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bc80      	pop	{r7}
 8004cba:	4770      	bx	lr
 8004cbc:	08009468 	.word	0x08009468
 8004cc0:	08009470 	.word	0x08009470

08004cc4 <__cvt>:
 8004cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cc8:	b088      	sub	sp, #32
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	461d      	mov	r5, r3
 8004cce:	4614      	mov	r4, r2
 8004cd0:	bfbc      	itt	lt
 8004cd2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004cd6:	4614      	movlt	r4, r2
 8004cd8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004cda:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004cdc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004ce0:	bfb6      	itet	lt
 8004ce2:	461d      	movlt	r5, r3
 8004ce4:	2300      	movge	r3, #0
 8004ce6:	232d      	movlt	r3, #45	@ 0x2d
 8004ce8:	7013      	strb	r3, [r2, #0]
 8004cea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004cec:	f023 0820 	bic.w	r8, r3, #32
 8004cf0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004cf4:	d005      	beq.n	8004d02 <__cvt+0x3e>
 8004cf6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004cfa:	d100      	bne.n	8004cfe <__cvt+0x3a>
 8004cfc:	3601      	adds	r6, #1
 8004cfe:	2302      	movs	r3, #2
 8004d00:	e000      	b.n	8004d04 <__cvt+0x40>
 8004d02:	2303      	movs	r3, #3
 8004d04:	aa07      	add	r2, sp, #28
 8004d06:	9204      	str	r2, [sp, #16]
 8004d08:	aa06      	add	r2, sp, #24
 8004d0a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004d0e:	e9cd 3600 	strd	r3, r6, [sp]
 8004d12:	4622      	mov	r2, r4
 8004d14:	462b      	mov	r3, r5
 8004d16:	f001 f86f 	bl	8005df8 <_dtoa_r>
 8004d1a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004d1e:	4607      	mov	r7, r0
 8004d20:	d119      	bne.n	8004d56 <__cvt+0x92>
 8004d22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004d24:	07db      	lsls	r3, r3, #31
 8004d26:	d50e      	bpl.n	8004d46 <__cvt+0x82>
 8004d28:	eb00 0906 	add.w	r9, r0, r6
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	2300      	movs	r3, #0
 8004d30:	4620      	mov	r0, r4
 8004d32:	4629      	mov	r1, r5
 8004d34:	f7fb fea0 	bl	8000a78 <__aeabi_dcmpeq>
 8004d38:	b108      	cbz	r0, 8004d3e <__cvt+0x7a>
 8004d3a:	f8cd 901c 	str.w	r9, [sp, #28]
 8004d3e:	2230      	movs	r2, #48	@ 0x30
 8004d40:	9b07      	ldr	r3, [sp, #28]
 8004d42:	454b      	cmp	r3, r9
 8004d44:	d31e      	bcc.n	8004d84 <__cvt+0xc0>
 8004d46:	9b07      	ldr	r3, [sp, #28]
 8004d48:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004d4a:	1bdb      	subs	r3, r3, r7
 8004d4c:	4638      	mov	r0, r7
 8004d4e:	6013      	str	r3, [r2, #0]
 8004d50:	b008      	add	sp, #32
 8004d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d56:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004d5a:	eb00 0906 	add.w	r9, r0, r6
 8004d5e:	d1e5      	bne.n	8004d2c <__cvt+0x68>
 8004d60:	7803      	ldrb	r3, [r0, #0]
 8004d62:	2b30      	cmp	r3, #48	@ 0x30
 8004d64:	d10a      	bne.n	8004d7c <__cvt+0xb8>
 8004d66:	2200      	movs	r2, #0
 8004d68:	2300      	movs	r3, #0
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	4629      	mov	r1, r5
 8004d6e:	f7fb fe83 	bl	8000a78 <__aeabi_dcmpeq>
 8004d72:	b918      	cbnz	r0, 8004d7c <__cvt+0xb8>
 8004d74:	f1c6 0601 	rsb	r6, r6, #1
 8004d78:	f8ca 6000 	str.w	r6, [sl]
 8004d7c:	f8da 3000 	ldr.w	r3, [sl]
 8004d80:	4499      	add	r9, r3
 8004d82:	e7d3      	b.n	8004d2c <__cvt+0x68>
 8004d84:	1c59      	adds	r1, r3, #1
 8004d86:	9107      	str	r1, [sp, #28]
 8004d88:	701a      	strb	r2, [r3, #0]
 8004d8a:	e7d9      	b.n	8004d40 <__cvt+0x7c>

08004d8c <__exponent>:
 8004d8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d8e:	2900      	cmp	r1, #0
 8004d90:	bfba      	itte	lt
 8004d92:	4249      	neglt	r1, r1
 8004d94:	232d      	movlt	r3, #45	@ 0x2d
 8004d96:	232b      	movge	r3, #43	@ 0x2b
 8004d98:	2909      	cmp	r1, #9
 8004d9a:	7002      	strb	r2, [r0, #0]
 8004d9c:	7043      	strb	r3, [r0, #1]
 8004d9e:	dd29      	ble.n	8004df4 <__exponent+0x68>
 8004da0:	f10d 0307 	add.w	r3, sp, #7
 8004da4:	461d      	mov	r5, r3
 8004da6:	270a      	movs	r7, #10
 8004da8:	461a      	mov	r2, r3
 8004daa:	fbb1 f6f7 	udiv	r6, r1, r7
 8004dae:	fb07 1416 	mls	r4, r7, r6, r1
 8004db2:	3430      	adds	r4, #48	@ 0x30
 8004db4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004db8:	460c      	mov	r4, r1
 8004dba:	2c63      	cmp	r4, #99	@ 0x63
 8004dbc:	f103 33ff 	add.w	r3, r3, #4294967295
 8004dc0:	4631      	mov	r1, r6
 8004dc2:	dcf1      	bgt.n	8004da8 <__exponent+0x1c>
 8004dc4:	3130      	adds	r1, #48	@ 0x30
 8004dc6:	1e94      	subs	r4, r2, #2
 8004dc8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004dcc:	1c41      	adds	r1, r0, #1
 8004dce:	4623      	mov	r3, r4
 8004dd0:	42ab      	cmp	r3, r5
 8004dd2:	d30a      	bcc.n	8004dea <__exponent+0x5e>
 8004dd4:	f10d 0309 	add.w	r3, sp, #9
 8004dd8:	1a9b      	subs	r3, r3, r2
 8004dda:	42ac      	cmp	r4, r5
 8004ddc:	bf88      	it	hi
 8004dde:	2300      	movhi	r3, #0
 8004de0:	3302      	adds	r3, #2
 8004de2:	4403      	add	r3, r0
 8004de4:	1a18      	subs	r0, r3, r0
 8004de6:	b003      	add	sp, #12
 8004de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dea:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004dee:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004df2:	e7ed      	b.n	8004dd0 <__exponent+0x44>
 8004df4:	2330      	movs	r3, #48	@ 0x30
 8004df6:	3130      	adds	r1, #48	@ 0x30
 8004df8:	7083      	strb	r3, [r0, #2]
 8004dfa:	70c1      	strb	r1, [r0, #3]
 8004dfc:	1d03      	adds	r3, r0, #4
 8004dfe:	e7f1      	b.n	8004de4 <__exponent+0x58>

08004e00 <_printf_float>:
 8004e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e04:	b091      	sub	sp, #68	@ 0x44
 8004e06:	460c      	mov	r4, r1
 8004e08:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004e0c:	4616      	mov	r6, r2
 8004e0e:	461f      	mov	r7, r3
 8004e10:	4605      	mov	r5, r0
 8004e12:	f000 feeb 	bl	8005bec <_localeconv_r>
 8004e16:	6803      	ldr	r3, [r0, #0]
 8004e18:	9308      	str	r3, [sp, #32]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7fb fa00 	bl	8000220 <strlen>
 8004e20:	2300      	movs	r3, #0
 8004e22:	930e      	str	r3, [sp, #56]	@ 0x38
 8004e24:	f8d8 3000 	ldr.w	r3, [r8]
 8004e28:	9009      	str	r0, [sp, #36]	@ 0x24
 8004e2a:	3307      	adds	r3, #7
 8004e2c:	f023 0307 	bic.w	r3, r3, #7
 8004e30:	f103 0208 	add.w	r2, r3, #8
 8004e34:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004e38:	f8d4 b000 	ldr.w	fp, [r4]
 8004e3c:	f8c8 2000 	str.w	r2, [r8]
 8004e40:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e44:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004e48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e4a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004e4e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004e52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e56:	4b9d      	ldr	r3, [pc, #628]	@ (80050cc <_printf_float+0x2cc>)
 8004e58:	f04f 32ff 	mov.w	r2, #4294967295
 8004e5c:	f7fb fe3e 	bl	8000adc <__aeabi_dcmpun>
 8004e60:	bb70      	cbnz	r0, 8004ec0 <_printf_float+0xc0>
 8004e62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e66:	4b99      	ldr	r3, [pc, #612]	@ (80050cc <_printf_float+0x2cc>)
 8004e68:	f04f 32ff 	mov.w	r2, #4294967295
 8004e6c:	f7fb fe18 	bl	8000aa0 <__aeabi_dcmple>
 8004e70:	bb30      	cbnz	r0, 8004ec0 <_printf_float+0xc0>
 8004e72:	2200      	movs	r2, #0
 8004e74:	2300      	movs	r3, #0
 8004e76:	4640      	mov	r0, r8
 8004e78:	4649      	mov	r1, r9
 8004e7a:	f7fb fe07 	bl	8000a8c <__aeabi_dcmplt>
 8004e7e:	b110      	cbz	r0, 8004e86 <_printf_float+0x86>
 8004e80:	232d      	movs	r3, #45	@ 0x2d
 8004e82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e86:	4a92      	ldr	r2, [pc, #584]	@ (80050d0 <_printf_float+0x2d0>)
 8004e88:	4b92      	ldr	r3, [pc, #584]	@ (80050d4 <_printf_float+0x2d4>)
 8004e8a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004e8e:	bf94      	ite	ls
 8004e90:	4690      	movls	r8, r2
 8004e92:	4698      	movhi	r8, r3
 8004e94:	2303      	movs	r3, #3
 8004e96:	6123      	str	r3, [r4, #16]
 8004e98:	f02b 0304 	bic.w	r3, fp, #4
 8004e9c:	6023      	str	r3, [r4, #0]
 8004e9e:	f04f 0900 	mov.w	r9, #0
 8004ea2:	9700      	str	r7, [sp, #0]
 8004ea4:	4633      	mov	r3, r6
 8004ea6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004ea8:	4621      	mov	r1, r4
 8004eaa:	4628      	mov	r0, r5
 8004eac:	f000 f9d4 	bl	8005258 <_printf_common>
 8004eb0:	3001      	adds	r0, #1
 8004eb2:	f040 808f 	bne.w	8004fd4 <_printf_float+0x1d4>
 8004eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8004eba:	b011      	add	sp, #68	@ 0x44
 8004ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ec0:	4642      	mov	r2, r8
 8004ec2:	464b      	mov	r3, r9
 8004ec4:	4640      	mov	r0, r8
 8004ec6:	4649      	mov	r1, r9
 8004ec8:	f7fb fe08 	bl	8000adc <__aeabi_dcmpun>
 8004ecc:	b140      	cbz	r0, 8004ee0 <_printf_float+0xe0>
 8004ece:	464b      	mov	r3, r9
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	bfbc      	itt	lt
 8004ed4:	232d      	movlt	r3, #45	@ 0x2d
 8004ed6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004eda:	4a7f      	ldr	r2, [pc, #508]	@ (80050d8 <_printf_float+0x2d8>)
 8004edc:	4b7f      	ldr	r3, [pc, #508]	@ (80050dc <_printf_float+0x2dc>)
 8004ede:	e7d4      	b.n	8004e8a <_printf_float+0x8a>
 8004ee0:	6863      	ldr	r3, [r4, #4]
 8004ee2:	1c5a      	adds	r2, r3, #1
 8004ee4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004ee8:	d13f      	bne.n	8004f6a <_printf_float+0x16a>
 8004eea:	2306      	movs	r3, #6
 8004eec:	6063      	str	r3, [r4, #4]
 8004eee:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	6023      	str	r3, [r4, #0]
 8004ef6:	9206      	str	r2, [sp, #24]
 8004ef8:	aa0e      	add	r2, sp, #56	@ 0x38
 8004efa:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004efe:	aa0d      	add	r2, sp, #52	@ 0x34
 8004f00:	9203      	str	r2, [sp, #12]
 8004f02:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004f06:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004f0a:	6863      	ldr	r3, [r4, #4]
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	4642      	mov	r2, r8
 8004f10:	464b      	mov	r3, r9
 8004f12:	4628      	mov	r0, r5
 8004f14:	910a      	str	r1, [sp, #40]	@ 0x28
 8004f16:	f7ff fed5 	bl	8004cc4 <__cvt>
 8004f1a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004f1c:	2947      	cmp	r1, #71	@ 0x47
 8004f1e:	4680      	mov	r8, r0
 8004f20:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004f22:	d128      	bne.n	8004f76 <_printf_float+0x176>
 8004f24:	1cc8      	adds	r0, r1, #3
 8004f26:	db02      	blt.n	8004f2e <_printf_float+0x12e>
 8004f28:	6863      	ldr	r3, [r4, #4]
 8004f2a:	4299      	cmp	r1, r3
 8004f2c:	dd40      	ble.n	8004fb0 <_printf_float+0x1b0>
 8004f2e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004f32:	fa5f fa8a 	uxtb.w	sl, sl
 8004f36:	3901      	subs	r1, #1
 8004f38:	4652      	mov	r2, sl
 8004f3a:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004f3e:	910d      	str	r1, [sp, #52]	@ 0x34
 8004f40:	f7ff ff24 	bl	8004d8c <__exponent>
 8004f44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004f46:	1813      	adds	r3, r2, r0
 8004f48:	2a01      	cmp	r2, #1
 8004f4a:	4681      	mov	r9, r0
 8004f4c:	6123      	str	r3, [r4, #16]
 8004f4e:	dc02      	bgt.n	8004f56 <_printf_float+0x156>
 8004f50:	6822      	ldr	r2, [r4, #0]
 8004f52:	07d2      	lsls	r2, r2, #31
 8004f54:	d501      	bpl.n	8004f5a <_printf_float+0x15a>
 8004f56:	3301      	adds	r3, #1
 8004f58:	6123      	str	r3, [r4, #16]
 8004f5a:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d09f      	beq.n	8004ea2 <_printf_float+0xa2>
 8004f62:	232d      	movs	r3, #45	@ 0x2d
 8004f64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f68:	e79b      	b.n	8004ea2 <_printf_float+0xa2>
 8004f6a:	2947      	cmp	r1, #71	@ 0x47
 8004f6c:	d1bf      	bne.n	8004eee <_printf_float+0xee>
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d1bd      	bne.n	8004eee <_printf_float+0xee>
 8004f72:	2301      	movs	r3, #1
 8004f74:	e7ba      	b.n	8004eec <_printf_float+0xec>
 8004f76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f7a:	d9dc      	bls.n	8004f36 <_printf_float+0x136>
 8004f7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004f80:	d118      	bne.n	8004fb4 <_printf_float+0x1b4>
 8004f82:	2900      	cmp	r1, #0
 8004f84:	6863      	ldr	r3, [r4, #4]
 8004f86:	dd0b      	ble.n	8004fa0 <_printf_float+0x1a0>
 8004f88:	6121      	str	r1, [r4, #16]
 8004f8a:	b913      	cbnz	r3, 8004f92 <_printf_float+0x192>
 8004f8c:	6822      	ldr	r2, [r4, #0]
 8004f8e:	07d0      	lsls	r0, r2, #31
 8004f90:	d502      	bpl.n	8004f98 <_printf_float+0x198>
 8004f92:	3301      	adds	r3, #1
 8004f94:	440b      	add	r3, r1
 8004f96:	6123      	str	r3, [r4, #16]
 8004f98:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004f9a:	f04f 0900 	mov.w	r9, #0
 8004f9e:	e7dc      	b.n	8004f5a <_printf_float+0x15a>
 8004fa0:	b913      	cbnz	r3, 8004fa8 <_printf_float+0x1a8>
 8004fa2:	6822      	ldr	r2, [r4, #0]
 8004fa4:	07d2      	lsls	r2, r2, #31
 8004fa6:	d501      	bpl.n	8004fac <_printf_float+0x1ac>
 8004fa8:	3302      	adds	r3, #2
 8004faa:	e7f4      	b.n	8004f96 <_printf_float+0x196>
 8004fac:	2301      	movs	r3, #1
 8004fae:	e7f2      	b.n	8004f96 <_printf_float+0x196>
 8004fb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004fb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004fb6:	4299      	cmp	r1, r3
 8004fb8:	db05      	blt.n	8004fc6 <_printf_float+0x1c6>
 8004fba:	6823      	ldr	r3, [r4, #0]
 8004fbc:	6121      	str	r1, [r4, #16]
 8004fbe:	07d8      	lsls	r0, r3, #31
 8004fc0:	d5ea      	bpl.n	8004f98 <_printf_float+0x198>
 8004fc2:	1c4b      	adds	r3, r1, #1
 8004fc4:	e7e7      	b.n	8004f96 <_printf_float+0x196>
 8004fc6:	2900      	cmp	r1, #0
 8004fc8:	bfd4      	ite	le
 8004fca:	f1c1 0202 	rsble	r2, r1, #2
 8004fce:	2201      	movgt	r2, #1
 8004fd0:	4413      	add	r3, r2
 8004fd2:	e7e0      	b.n	8004f96 <_printf_float+0x196>
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	055a      	lsls	r2, r3, #21
 8004fd8:	d407      	bmi.n	8004fea <_printf_float+0x1ea>
 8004fda:	6923      	ldr	r3, [r4, #16]
 8004fdc:	4642      	mov	r2, r8
 8004fde:	4631      	mov	r1, r6
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	47b8      	blx	r7
 8004fe4:	3001      	adds	r0, #1
 8004fe6:	d12b      	bne.n	8005040 <_printf_float+0x240>
 8004fe8:	e765      	b.n	8004eb6 <_printf_float+0xb6>
 8004fea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004fee:	f240 80dd 	bls.w	80051ac <_printf_float+0x3ac>
 8004ff2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	f7fb fd3d 	bl	8000a78 <__aeabi_dcmpeq>
 8004ffe:	2800      	cmp	r0, #0
 8005000:	d033      	beq.n	800506a <_printf_float+0x26a>
 8005002:	4a37      	ldr	r2, [pc, #220]	@ (80050e0 <_printf_float+0x2e0>)
 8005004:	2301      	movs	r3, #1
 8005006:	4631      	mov	r1, r6
 8005008:	4628      	mov	r0, r5
 800500a:	47b8      	blx	r7
 800500c:	3001      	adds	r0, #1
 800500e:	f43f af52 	beq.w	8004eb6 <_printf_float+0xb6>
 8005012:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005016:	4543      	cmp	r3, r8
 8005018:	db02      	blt.n	8005020 <_printf_float+0x220>
 800501a:	6823      	ldr	r3, [r4, #0]
 800501c:	07d8      	lsls	r0, r3, #31
 800501e:	d50f      	bpl.n	8005040 <_printf_float+0x240>
 8005020:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005024:	4631      	mov	r1, r6
 8005026:	4628      	mov	r0, r5
 8005028:	47b8      	blx	r7
 800502a:	3001      	adds	r0, #1
 800502c:	f43f af43 	beq.w	8004eb6 <_printf_float+0xb6>
 8005030:	f04f 0900 	mov.w	r9, #0
 8005034:	f108 38ff 	add.w	r8, r8, #4294967295
 8005038:	f104 0a1a 	add.w	sl, r4, #26
 800503c:	45c8      	cmp	r8, r9
 800503e:	dc09      	bgt.n	8005054 <_printf_float+0x254>
 8005040:	6823      	ldr	r3, [r4, #0]
 8005042:	079b      	lsls	r3, r3, #30
 8005044:	f100 8103 	bmi.w	800524e <_printf_float+0x44e>
 8005048:	68e0      	ldr	r0, [r4, #12]
 800504a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800504c:	4298      	cmp	r0, r3
 800504e:	bfb8      	it	lt
 8005050:	4618      	movlt	r0, r3
 8005052:	e732      	b.n	8004eba <_printf_float+0xba>
 8005054:	2301      	movs	r3, #1
 8005056:	4652      	mov	r2, sl
 8005058:	4631      	mov	r1, r6
 800505a:	4628      	mov	r0, r5
 800505c:	47b8      	blx	r7
 800505e:	3001      	adds	r0, #1
 8005060:	f43f af29 	beq.w	8004eb6 <_printf_float+0xb6>
 8005064:	f109 0901 	add.w	r9, r9, #1
 8005068:	e7e8      	b.n	800503c <_printf_float+0x23c>
 800506a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800506c:	2b00      	cmp	r3, #0
 800506e:	dc39      	bgt.n	80050e4 <_printf_float+0x2e4>
 8005070:	4a1b      	ldr	r2, [pc, #108]	@ (80050e0 <_printf_float+0x2e0>)
 8005072:	2301      	movs	r3, #1
 8005074:	4631      	mov	r1, r6
 8005076:	4628      	mov	r0, r5
 8005078:	47b8      	blx	r7
 800507a:	3001      	adds	r0, #1
 800507c:	f43f af1b 	beq.w	8004eb6 <_printf_float+0xb6>
 8005080:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005084:	ea59 0303 	orrs.w	r3, r9, r3
 8005088:	d102      	bne.n	8005090 <_printf_float+0x290>
 800508a:	6823      	ldr	r3, [r4, #0]
 800508c:	07d9      	lsls	r1, r3, #31
 800508e:	d5d7      	bpl.n	8005040 <_printf_float+0x240>
 8005090:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005094:	4631      	mov	r1, r6
 8005096:	4628      	mov	r0, r5
 8005098:	47b8      	blx	r7
 800509a:	3001      	adds	r0, #1
 800509c:	f43f af0b 	beq.w	8004eb6 <_printf_float+0xb6>
 80050a0:	f04f 0a00 	mov.w	sl, #0
 80050a4:	f104 0b1a 	add.w	fp, r4, #26
 80050a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050aa:	425b      	negs	r3, r3
 80050ac:	4553      	cmp	r3, sl
 80050ae:	dc01      	bgt.n	80050b4 <_printf_float+0x2b4>
 80050b0:	464b      	mov	r3, r9
 80050b2:	e793      	b.n	8004fdc <_printf_float+0x1dc>
 80050b4:	2301      	movs	r3, #1
 80050b6:	465a      	mov	r2, fp
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	47b8      	blx	r7
 80050be:	3001      	adds	r0, #1
 80050c0:	f43f aef9 	beq.w	8004eb6 <_printf_float+0xb6>
 80050c4:	f10a 0a01 	add.w	sl, sl, #1
 80050c8:	e7ee      	b.n	80050a8 <_printf_float+0x2a8>
 80050ca:	bf00      	nop
 80050cc:	7fefffff 	.word	0x7fefffff
 80050d0:	08009478 	.word	0x08009478
 80050d4:	0800947c 	.word	0x0800947c
 80050d8:	08009480 	.word	0x08009480
 80050dc:	08009484 	.word	0x08009484
 80050e0:	08009488 	.word	0x08009488
 80050e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050e6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80050ea:	4553      	cmp	r3, sl
 80050ec:	bfa8      	it	ge
 80050ee:	4653      	movge	r3, sl
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	4699      	mov	r9, r3
 80050f4:	dc36      	bgt.n	8005164 <_printf_float+0x364>
 80050f6:	f04f 0b00 	mov.w	fp, #0
 80050fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050fe:	f104 021a 	add.w	r2, r4, #26
 8005102:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005104:	930a      	str	r3, [sp, #40]	@ 0x28
 8005106:	eba3 0309 	sub.w	r3, r3, r9
 800510a:	455b      	cmp	r3, fp
 800510c:	dc31      	bgt.n	8005172 <_printf_float+0x372>
 800510e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005110:	459a      	cmp	sl, r3
 8005112:	dc3a      	bgt.n	800518a <_printf_float+0x38a>
 8005114:	6823      	ldr	r3, [r4, #0]
 8005116:	07da      	lsls	r2, r3, #31
 8005118:	d437      	bmi.n	800518a <_printf_float+0x38a>
 800511a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800511c:	ebaa 0903 	sub.w	r9, sl, r3
 8005120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005122:	ebaa 0303 	sub.w	r3, sl, r3
 8005126:	4599      	cmp	r9, r3
 8005128:	bfa8      	it	ge
 800512a:	4699      	movge	r9, r3
 800512c:	f1b9 0f00 	cmp.w	r9, #0
 8005130:	dc33      	bgt.n	800519a <_printf_float+0x39a>
 8005132:	f04f 0800 	mov.w	r8, #0
 8005136:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800513a:	f104 0b1a 	add.w	fp, r4, #26
 800513e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005140:	ebaa 0303 	sub.w	r3, sl, r3
 8005144:	eba3 0309 	sub.w	r3, r3, r9
 8005148:	4543      	cmp	r3, r8
 800514a:	f77f af79 	ble.w	8005040 <_printf_float+0x240>
 800514e:	2301      	movs	r3, #1
 8005150:	465a      	mov	r2, fp
 8005152:	4631      	mov	r1, r6
 8005154:	4628      	mov	r0, r5
 8005156:	47b8      	blx	r7
 8005158:	3001      	adds	r0, #1
 800515a:	f43f aeac 	beq.w	8004eb6 <_printf_float+0xb6>
 800515e:	f108 0801 	add.w	r8, r8, #1
 8005162:	e7ec      	b.n	800513e <_printf_float+0x33e>
 8005164:	4642      	mov	r2, r8
 8005166:	4631      	mov	r1, r6
 8005168:	4628      	mov	r0, r5
 800516a:	47b8      	blx	r7
 800516c:	3001      	adds	r0, #1
 800516e:	d1c2      	bne.n	80050f6 <_printf_float+0x2f6>
 8005170:	e6a1      	b.n	8004eb6 <_printf_float+0xb6>
 8005172:	2301      	movs	r3, #1
 8005174:	4631      	mov	r1, r6
 8005176:	4628      	mov	r0, r5
 8005178:	920a      	str	r2, [sp, #40]	@ 0x28
 800517a:	47b8      	blx	r7
 800517c:	3001      	adds	r0, #1
 800517e:	f43f ae9a 	beq.w	8004eb6 <_printf_float+0xb6>
 8005182:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005184:	f10b 0b01 	add.w	fp, fp, #1
 8005188:	e7bb      	b.n	8005102 <_printf_float+0x302>
 800518a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800518e:	4631      	mov	r1, r6
 8005190:	4628      	mov	r0, r5
 8005192:	47b8      	blx	r7
 8005194:	3001      	adds	r0, #1
 8005196:	d1c0      	bne.n	800511a <_printf_float+0x31a>
 8005198:	e68d      	b.n	8004eb6 <_printf_float+0xb6>
 800519a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800519c:	464b      	mov	r3, r9
 800519e:	4442      	add	r2, r8
 80051a0:	4631      	mov	r1, r6
 80051a2:	4628      	mov	r0, r5
 80051a4:	47b8      	blx	r7
 80051a6:	3001      	adds	r0, #1
 80051a8:	d1c3      	bne.n	8005132 <_printf_float+0x332>
 80051aa:	e684      	b.n	8004eb6 <_printf_float+0xb6>
 80051ac:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80051b0:	f1ba 0f01 	cmp.w	sl, #1
 80051b4:	dc01      	bgt.n	80051ba <_printf_float+0x3ba>
 80051b6:	07db      	lsls	r3, r3, #31
 80051b8:	d536      	bpl.n	8005228 <_printf_float+0x428>
 80051ba:	2301      	movs	r3, #1
 80051bc:	4642      	mov	r2, r8
 80051be:	4631      	mov	r1, r6
 80051c0:	4628      	mov	r0, r5
 80051c2:	47b8      	blx	r7
 80051c4:	3001      	adds	r0, #1
 80051c6:	f43f ae76 	beq.w	8004eb6 <_printf_float+0xb6>
 80051ca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80051ce:	4631      	mov	r1, r6
 80051d0:	4628      	mov	r0, r5
 80051d2:	47b8      	blx	r7
 80051d4:	3001      	adds	r0, #1
 80051d6:	f43f ae6e 	beq.w	8004eb6 <_printf_float+0xb6>
 80051da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80051de:	2200      	movs	r2, #0
 80051e0:	2300      	movs	r3, #0
 80051e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051e6:	f7fb fc47 	bl	8000a78 <__aeabi_dcmpeq>
 80051ea:	b9c0      	cbnz	r0, 800521e <_printf_float+0x41e>
 80051ec:	4653      	mov	r3, sl
 80051ee:	f108 0201 	add.w	r2, r8, #1
 80051f2:	4631      	mov	r1, r6
 80051f4:	4628      	mov	r0, r5
 80051f6:	47b8      	blx	r7
 80051f8:	3001      	adds	r0, #1
 80051fa:	d10c      	bne.n	8005216 <_printf_float+0x416>
 80051fc:	e65b      	b.n	8004eb6 <_printf_float+0xb6>
 80051fe:	2301      	movs	r3, #1
 8005200:	465a      	mov	r2, fp
 8005202:	4631      	mov	r1, r6
 8005204:	4628      	mov	r0, r5
 8005206:	47b8      	blx	r7
 8005208:	3001      	adds	r0, #1
 800520a:	f43f ae54 	beq.w	8004eb6 <_printf_float+0xb6>
 800520e:	f108 0801 	add.w	r8, r8, #1
 8005212:	45d0      	cmp	r8, sl
 8005214:	dbf3      	blt.n	80051fe <_printf_float+0x3fe>
 8005216:	464b      	mov	r3, r9
 8005218:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800521c:	e6df      	b.n	8004fde <_printf_float+0x1de>
 800521e:	f04f 0800 	mov.w	r8, #0
 8005222:	f104 0b1a 	add.w	fp, r4, #26
 8005226:	e7f4      	b.n	8005212 <_printf_float+0x412>
 8005228:	2301      	movs	r3, #1
 800522a:	4642      	mov	r2, r8
 800522c:	e7e1      	b.n	80051f2 <_printf_float+0x3f2>
 800522e:	2301      	movs	r3, #1
 8005230:	464a      	mov	r2, r9
 8005232:	4631      	mov	r1, r6
 8005234:	4628      	mov	r0, r5
 8005236:	47b8      	blx	r7
 8005238:	3001      	adds	r0, #1
 800523a:	f43f ae3c 	beq.w	8004eb6 <_printf_float+0xb6>
 800523e:	f108 0801 	add.w	r8, r8, #1
 8005242:	68e3      	ldr	r3, [r4, #12]
 8005244:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005246:	1a5b      	subs	r3, r3, r1
 8005248:	4543      	cmp	r3, r8
 800524a:	dcf0      	bgt.n	800522e <_printf_float+0x42e>
 800524c:	e6fc      	b.n	8005048 <_printf_float+0x248>
 800524e:	f04f 0800 	mov.w	r8, #0
 8005252:	f104 0919 	add.w	r9, r4, #25
 8005256:	e7f4      	b.n	8005242 <_printf_float+0x442>

08005258 <_printf_common>:
 8005258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800525c:	4616      	mov	r6, r2
 800525e:	4698      	mov	r8, r3
 8005260:	688a      	ldr	r2, [r1, #8]
 8005262:	690b      	ldr	r3, [r1, #16]
 8005264:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005268:	4293      	cmp	r3, r2
 800526a:	bfb8      	it	lt
 800526c:	4613      	movlt	r3, r2
 800526e:	6033      	str	r3, [r6, #0]
 8005270:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005274:	4607      	mov	r7, r0
 8005276:	460c      	mov	r4, r1
 8005278:	b10a      	cbz	r2, 800527e <_printf_common+0x26>
 800527a:	3301      	adds	r3, #1
 800527c:	6033      	str	r3, [r6, #0]
 800527e:	6823      	ldr	r3, [r4, #0]
 8005280:	0699      	lsls	r1, r3, #26
 8005282:	bf42      	ittt	mi
 8005284:	6833      	ldrmi	r3, [r6, #0]
 8005286:	3302      	addmi	r3, #2
 8005288:	6033      	strmi	r3, [r6, #0]
 800528a:	6825      	ldr	r5, [r4, #0]
 800528c:	f015 0506 	ands.w	r5, r5, #6
 8005290:	d106      	bne.n	80052a0 <_printf_common+0x48>
 8005292:	f104 0a19 	add.w	sl, r4, #25
 8005296:	68e3      	ldr	r3, [r4, #12]
 8005298:	6832      	ldr	r2, [r6, #0]
 800529a:	1a9b      	subs	r3, r3, r2
 800529c:	42ab      	cmp	r3, r5
 800529e:	dc26      	bgt.n	80052ee <_printf_common+0x96>
 80052a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80052a4:	6822      	ldr	r2, [r4, #0]
 80052a6:	3b00      	subs	r3, #0
 80052a8:	bf18      	it	ne
 80052aa:	2301      	movne	r3, #1
 80052ac:	0692      	lsls	r2, r2, #26
 80052ae:	d42b      	bmi.n	8005308 <_printf_common+0xb0>
 80052b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052b4:	4641      	mov	r1, r8
 80052b6:	4638      	mov	r0, r7
 80052b8:	47c8      	blx	r9
 80052ba:	3001      	adds	r0, #1
 80052bc:	d01e      	beq.n	80052fc <_printf_common+0xa4>
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	6922      	ldr	r2, [r4, #16]
 80052c2:	f003 0306 	and.w	r3, r3, #6
 80052c6:	2b04      	cmp	r3, #4
 80052c8:	bf02      	ittt	eq
 80052ca:	68e5      	ldreq	r5, [r4, #12]
 80052cc:	6833      	ldreq	r3, [r6, #0]
 80052ce:	1aed      	subeq	r5, r5, r3
 80052d0:	68a3      	ldr	r3, [r4, #8]
 80052d2:	bf0c      	ite	eq
 80052d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052d8:	2500      	movne	r5, #0
 80052da:	4293      	cmp	r3, r2
 80052dc:	bfc4      	itt	gt
 80052de:	1a9b      	subgt	r3, r3, r2
 80052e0:	18ed      	addgt	r5, r5, r3
 80052e2:	2600      	movs	r6, #0
 80052e4:	341a      	adds	r4, #26
 80052e6:	42b5      	cmp	r5, r6
 80052e8:	d11a      	bne.n	8005320 <_printf_common+0xc8>
 80052ea:	2000      	movs	r0, #0
 80052ec:	e008      	b.n	8005300 <_printf_common+0xa8>
 80052ee:	2301      	movs	r3, #1
 80052f0:	4652      	mov	r2, sl
 80052f2:	4641      	mov	r1, r8
 80052f4:	4638      	mov	r0, r7
 80052f6:	47c8      	blx	r9
 80052f8:	3001      	adds	r0, #1
 80052fa:	d103      	bne.n	8005304 <_printf_common+0xac>
 80052fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005304:	3501      	adds	r5, #1
 8005306:	e7c6      	b.n	8005296 <_printf_common+0x3e>
 8005308:	18e1      	adds	r1, r4, r3
 800530a:	1c5a      	adds	r2, r3, #1
 800530c:	2030      	movs	r0, #48	@ 0x30
 800530e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005312:	4422      	add	r2, r4
 8005314:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005318:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800531c:	3302      	adds	r3, #2
 800531e:	e7c7      	b.n	80052b0 <_printf_common+0x58>
 8005320:	2301      	movs	r3, #1
 8005322:	4622      	mov	r2, r4
 8005324:	4641      	mov	r1, r8
 8005326:	4638      	mov	r0, r7
 8005328:	47c8      	blx	r9
 800532a:	3001      	adds	r0, #1
 800532c:	d0e6      	beq.n	80052fc <_printf_common+0xa4>
 800532e:	3601      	adds	r6, #1
 8005330:	e7d9      	b.n	80052e6 <_printf_common+0x8e>
	...

08005334 <_printf_i>:
 8005334:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005338:	7e0f      	ldrb	r7, [r1, #24]
 800533a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800533c:	2f78      	cmp	r7, #120	@ 0x78
 800533e:	4691      	mov	r9, r2
 8005340:	4680      	mov	r8, r0
 8005342:	460c      	mov	r4, r1
 8005344:	469a      	mov	sl, r3
 8005346:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800534a:	d807      	bhi.n	800535c <_printf_i+0x28>
 800534c:	2f62      	cmp	r7, #98	@ 0x62
 800534e:	d80a      	bhi.n	8005366 <_printf_i+0x32>
 8005350:	2f00      	cmp	r7, #0
 8005352:	f000 80d2 	beq.w	80054fa <_printf_i+0x1c6>
 8005356:	2f58      	cmp	r7, #88	@ 0x58
 8005358:	f000 80b9 	beq.w	80054ce <_printf_i+0x19a>
 800535c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005360:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005364:	e03a      	b.n	80053dc <_printf_i+0xa8>
 8005366:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800536a:	2b15      	cmp	r3, #21
 800536c:	d8f6      	bhi.n	800535c <_printf_i+0x28>
 800536e:	a101      	add	r1, pc, #4	@ (adr r1, 8005374 <_printf_i+0x40>)
 8005370:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005374:	080053cd 	.word	0x080053cd
 8005378:	080053e1 	.word	0x080053e1
 800537c:	0800535d 	.word	0x0800535d
 8005380:	0800535d 	.word	0x0800535d
 8005384:	0800535d 	.word	0x0800535d
 8005388:	0800535d 	.word	0x0800535d
 800538c:	080053e1 	.word	0x080053e1
 8005390:	0800535d 	.word	0x0800535d
 8005394:	0800535d 	.word	0x0800535d
 8005398:	0800535d 	.word	0x0800535d
 800539c:	0800535d 	.word	0x0800535d
 80053a0:	080054e1 	.word	0x080054e1
 80053a4:	0800540b 	.word	0x0800540b
 80053a8:	0800549b 	.word	0x0800549b
 80053ac:	0800535d 	.word	0x0800535d
 80053b0:	0800535d 	.word	0x0800535d
 80053b4:	08005503 	.word	0x08005503
 80053b8:	0800535d 	.word	0x0800535d
 80053bc:	0800540b 	.word	0x0800540b
 80053c0:	0800535d 	.word	0x0800535d
 80053c4:	0800535d 	.word	0x0800535d
 80053c8:	080054a3 	.word	0x080054a3
 80053cc:	6833      	ldr	r3, [r6, #0]
 80053ce:	1d1a      	adds	r2, r3, #4
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6032      	str	r2, [r6, #0]
 80053d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053dc:	2301      	movs	r3, #1
 80053de:	e09d      	b.n	800551c <_printf_i+0x1e8>
 80053e0:	6833      	ldr	r3, [r6, #0]
 80053e2:	6820      	ldr	r0, [r4, #0]
 80053e4:	1d19      	adds	r1, r3, #4
 80053e6:	6031      	str	r1, [r6, #0]
 80053e8:	0606      	lsls	r6, r0, #24
 80053ea:	d501      	bpl.n	80053f0 <_printf_i+0xbc>
 80053ec:	681d      	ldr	r5, [r3, #0]
 80053ee:	e003      	b.n	80053f8 <_printf_i+0xc4>
 80053f0:	0645      	lsls	r5, r0, #25
 80053f2:	d5fb      	bpl.n	80053ec <_printf_i+0xb8>
 80053f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053f8:	2d00      	cmp	r5, #0
 80053fa:	da03      	bge.n	8005404 <_printf_i+0xd0>
 80053fc:	232d      	movs	r3, #45	@ 0x2d
 80053fe:	426d      	negs	r5, r5
 8005400:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005404:	4859      	ldr	r0, [pc, #356]	@ (800556c <_printf_i+0x238>)
 8005406:	230a      	movs	r3, #10
 8005408:	e011      	b.n	800542e <_printf_i+0xfa>
 800540a:	6821      	ldr	r1, [r4, #0]
 800540c:	6833      	ldr	r3, [r6, #0]
 800540e:	0608      	lsls	r0, r1, #24
 8005410:	f853 5b04 	ldr.w	r5, [r3], #4
 8005414:	d402      	bmi.n	800541c <_printf_i+0xe8>
 8005416:	0649      	lsls	r1, r1, #25
 8005418:	bf48      	it	mi
 800541a:	b2ad      	uxthmi	r5, r5
 800541c:	2f6f      	cmp	r7, #111	@ 0x6f
 800541e:	4853      	ldr	r0, [pc, #332]	@ (800556c <_printf_i+0x238>)
 8005420:	6033      	str	r3, [r6, #0]
 8005422:	bf14      	ite	ne
 8005424:	230a      	movne	r3, #10
 8005426:	2308      	moveq	r3, #8
 8005428:	2100      	movs	r1, #0
 800542a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800542e:	6866      	ldr	r6, [r4, #4]
 8005430:	60a6      	str	r6, [r4, #8]
 8005432:	2e00      	cmp	r6, #0
 8005434:	bfa2      	ittt	ge
 8005436:	6821      	ldrge	r1, [r4, #0]
 8005438:	f021 0104 	bicge.w	r1, r1, #4
 800543c:	6021      	strge	r1, [r4, #0]
 800543e:	b90d      	cbnz	r5, 8005444 <_printf_i+0x110>
 8005440:	2e00      	cmp	r6, #0
 8005442:	d04b      	beq.n	80054dc <_printf_i+0x1a8>
 8005444:	4616      	mov	r6, r2
 8005446:	fbb5 f1f3 	udiv	r1, r5, r3
 800544a:	fb03 5711 	mls	r7, r3, r1, r5
 800544e:	5dc7      	ldrb	r7, [r0, r7]
 8005450:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005454:	462f      	mov	r7, r5
 8005456:	42bb      	cmp	r3, r7
 8005458:	460d      	mov	r5, r1
 800545a:	d9f4      	bls.n	8005446 <_printf_i+0x112>
 800545c:	2b08      	cmp	r3, #8
 800545e:	d10b      	bne.n	8005478 <_printf_i+0x144>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	07df      	lsls	r7, r3, #31
 8005464:	d508      	bpl.n	8005478 <_printf_i+0x144>
 8005466:	6923      	ldr	r3, [r4, #16]
 8005468:	6861      	ldr	r1, [r4, #4]
 800546a:	4299      	cmp	r1, r3
 800546c:	bfde      	ittt	le
 800546e:	2330      	movle	r3, #48	@ 0x30
 8005470:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005474:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005478:	1b92      	subs	r2, r2, r6
 800547a:	6122      	str	r2, [r4, #16]
 800547c:	f8cd a000 	str.w	sl, [sp]
 8005480:	464b      	mov	r3, r9
 8005482:	aa03      	add	r2, sp, #12
 8005484:	4621      	mov	r1, r4
 8005486:	4640      	mov	r0, r8
 8005488:	f7ff fee6 	bl	8005258 <_printf_common>
 800548c:	3001      	adds	r0, #1
 800548e:	d14a      	bne.n	8005526 <_printf_i+0x1f2>
 8005490:	f04f 30ff 	mov.w	r0, #4294967295
 8005494:	b004      	add	sp, #16
 8005496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549a:	6823      	ldr	r3, [r4, #0]
 800549c:	f043 0320 	orr.w	r3, r3, #32
 80054a0:	6023      	str	r3, [r4, #0]
 80054a2:	4833      	ldr	r0, [pc, #204]	@ (8005570 <_printf_i+0x23c>)
 80054a4:	2778      	movs	r7, #120	@ 0x78
 80054a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054aa:	6823      	ldr	r3, [r4, #0]
 80054ac:	6831      	ldr	r1, [r6, #0]
 80054ae:	061f      	lsls	r7, r3, #24
 80054b0:	f851 5b04 	ldr.w	r5, [r1], #4
 80054b4:	d402      	bmi.n	80054bc <_printf_i+0x188>
 80054b6:	065f      	lsls	r7, r3, #25
 80054b8:	bf48      	it	mi
 80054ba:	b2ad      	uxthmi	r5, r5
 80054bc:	6031      	str	r1, [r6, #0]
 80054be:	07d9      	lsls	r1, r3, #31
 80054c0:	bf44      	itt	mi
 80054c2:	f043 0320 	orrmi.w	r3, r3, #32
 80054c6:	6023      	strmi	r3, [r4, #0]
 80054c8:	b11d      	cbz	r5, 80054d2 <_printf_i+0x19e>
 80054ca:	2310      	movs	r3, #16
 80054cc:	e7ac      	b.n	8005428 <_printf_i+0xf4>
 80054ce:	4827      	ldr	r0, [pc, #156]	@ (800556c <_printf_i+0x238>)
 80054d0:	e7e9      	b.n	80054a6 <_printf_i+0x172>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	f023 0320 	bic.w	r3, r3, #32
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	e7f6      	b.n	80054ca <_printf_i+0x196>
 80054dc:	4616      	mov	r6, r2
 80054de:	e7bd      	b.n	800545c <_printf_i+0x128>
 80054e0:	6833      	ldr	r3, [r6, #0]
 80054e2:	6825      	ldr	r5, [r4, #0]
 80054e4:	6961      	ldr	r1, [r4, #20]
 80054e6:	1d18      	adds	r0, r3, #4
 80054e8:	6030      	str	r0, [r6, #0]
 80054ea:	062e      	lsls	r6, r5, #24
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	d501      	bpl.n	80054f4 <_printf_i+0x1c0>
 80054f0:	6019      	str	r1, [r3, #0]
 80054f2:	e002      	b.n	80054fa <_printf_i+0x1c6>
 80054f4:	0668      	lsls	r0, r5, #25
 80054f6:	d5fb      	bpl.n	80054f0 <_printf_i+0x1bc>
 80054f8:	8019      	strh	r1, [r3, #0]
 80054fa:	2300      	movs	r3, #0
 80054fc:	6123      	str	r3, [r4, #16]
 80054fe:	4616      	mov	r6, r2
 8005500:	e7bc      	b.n	800547c <_printf_i+0x148>
 8005502:	6833      	ldr	r3, [r6, #0]
 8005504:	1d1a      	adds	r2, r3, #4
 8005506:	6032      	str	r2, [r6, #0]
 8005508:	681e      	ldr	r6, [r3, #0]
 800550a:	6862      	ldr	r2, [r4, #4]
 800550c:	2100      	movs	r1, #0
 800550e:	4630      	mov	r0, r6
 8005510:	f7fa fe36 	bl	8000180 <memchr>
 8005514:	b108      	cbz	r0, 800551a <_printf_i+0x1e6>
 8005516:	1b80      	subs	r0, r0, r6
 8005518:	6060      	str	r0, [r4, #4]
 800551a:	6863      	ldr	r3, [r4, #4]
 800551c:	6123      	str	r3, [r4, #16]
 800551e:	2300      	movs	r3, #0
 8005520:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005524:	e7aa      	b.n	800547c <_printf_i+0x148>
 8005526:	6923      	ldr	r3, [r4, #16]
 8005528:	4632      	mov	r2, r6
 800552a:	4649      	mov	r1, r9
 800552c:	4640      	mov	r0, r8
 800552e:	47d0      	blx	sl
 8005530:	3001      	adds	r0, #1
 8005532:	d0ad      	beq.n	8005490 <_printf_i+0x15c>
 8005534:	6823      	ldr	r3, [r4, #0]
 8005536:	079b      	lsls	r3, r3, #30
 8005538:	d413      	bmi.n	8005562 <_printf_i+0x22e>
 800553a:	68e0      	ldr	r0, [r4, #12]
 800553c:	9b03      	ldr	r3, [sp, #12]
 800553e:	4298      	cmp	r0, r3
 8005540:	bfb8      	it	lt
 8005542:	4618      	movlt	r0, r3
 8005544:	e7a6      	b.n	8005494 <_printf_i+0x160>
 8005546:	2301      	movs	r3, #1
 8005548:	4632      	mov	r2, r6
 800554a:	4649      	mov	r1, r9
 800554c:	4640      	mov	r0, r8
 800554e:	47d0      	blx	sl
 8005550:	3001      	adds	r0, #1
 8005552:	d09d      	beq.n	8005490 <_printf_i+0x15c>
 8005554:	3501      	adds	r5, #1
 8005556:	68e3      	ldr	r3, [r4, #12]
 8005558:	9903      	ldr	r1, [sp, #12]
 800555a:	1a5b      	subs	r3, r3, r1
 800555c:	42ab      	cmp	r3, r5
 800555e:	dcf2      	bgt.n	8005546 <_printf_i+0x212>
 8005560:	e7eb      	b.n	800553a <_printf_i+0x206>
 8005562:	2500      	movs	r5, #0
 8005564:	f104 0619 	add.w	r6, r4, #25
 8005568:	e7f5      	b.n	8005556 <_printf_i+0x222>
 800556a:	bf00      	nop
 800556c:	0800948a 	.word	0x0800948a
 8005570:	0800949b 	.word	0x0800949b

08005574 <_scanf_float>:
 8005574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005578:	b087      	sub	sp, #28
 800557a:	4617      	mov	r7, r2
 800557c:	9303      	str	r3, [sp, #12]
 800557e:	688b      	ldr	r3, [r1, #8]
 8005580:	1e5a      	subs	r2, r3, #1
 8005582:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005586:	bf81      	itttt	hi
 8005588:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800558c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005590:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005594:	608b      	strhi	r3, [r1, #8]
 8005596:	680b      	ldr	r3, [r1, #0]
 8005598:	460a      	mov	r2, r1
 800559a:	f04f 0500 	mov.w	r5, #0
 800559e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80055a2:	f842 3b1c 	str.w	r3, [r2], #28
 80055a6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80055aa:	4680      	mov	r8, r0
 80055ac:	460c      	mov	r4, r1
 80055ae:	bf98      	it	ls
 80055b0:	f04f 0b00 	movls.w	fp, #0
 80055b4:	9201      	str	r2, [sp, #4]
 80055b6:	4616      	mov	r6, r2
 80055b8:	46aa      	mov	sl, r5
 80055ba:	46a9      	mov	r9, r5
 80055bc:	9502      	str	r5, [sp, #8]
 80055be:	68a2      	ldr	r2, [r4, #8]
 80055c0:	b152      	cbz	r2, 80055d8 <_scanf_float+0x64>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2b4e      	cmp	r3, #78	@ 0x4e
 80055c8:	d864      	bhi.n	8005694 <_scanf_float+0x120>
 80055ca:	2b40      	cmp	r3, #64	@ 0x40
 80055cc:	d83c      	bhi.n	8005648 <_scanf_float+0xd4>
 80055ce:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80055d2:	b2c8      	uxtb	r0, r1
 80055d4:	280e      	cmp	r0, #14
 80055d6:	d93a      	bls.n	800564e <_scanf_float+0xda>
 80055d8:	f1b9 0f00 	cmp.w	r9, #0
 80055dc:	d003      	beq.n	80055e6 <_scanf_float+0x72>
 80055de:	6823      	ldr	r3, [r4, #0]
 80055e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055e4:	6023      	str	r3, [r4, #0]
 80055e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80055ea:	f1ba 0f01 	cmp.w	sl, #1
 80055ee:	f200 8117 	bhi.w	8005820 <_scanf_float+0x2ac>
 80055f2:	9b01      	ldr	r3, [sp, #4]
 80055f4:	429e      	cmp	r6, r3
 80055f6:	f200 8108 	bhi.w	800580a <_scanf_float+0x296>
 80055fa:	2001      	movs	r0, #1
 80055fc:	b007      	add	sp, #28
 80055fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005602:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005606:	2a0d      	cmp	r2, #13
 8005608:	d8e6      	bhi.n	80055d8 <_scanf_float+0x64>
 800560a:	a101      	add	r1, pc, #4	@ (adr r1, 8005610 <_scanf_float+0x9c>)
 800560c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005610:	08005757 	.word	0x08005757
 8005614:	080055d9 	.word	0x080055d9
 8005618:	080055d9 	.word	0x080055d9
 800561c:	080055d9 	.word	0x080055d9
 8005620:	080057b7 	.word	0x080057b7
 8005624:	0800578f 	.word	0x0800578f
 8005628:	080055d9 	.word	0x080055d9
 800562c:	080055d9 	.word	0x080055d9
 8005630:	08005765 	.word	0x08005765
 8005634:	080055d9 	.word	0x080055d9
 8005638:	080055d9 	.word	0x080055d9
 800563c:	080055d9 	.word	0x080055d9
 8005640:	080055d9 	.word	0x080055d9
 8005644:	0800571d 	.word	0x0800571d
 8005648:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800564c:	e7db      	b.n	8005606 <_scanf_float+0x92>
 800564e:	290e      	cmp	r1, #14
 8005650:	d8c2      	bhi.n	80055d8 <_scanf_float+0x64>
 8005652:	a001      	add	r0, pc, #4	@ (adr r0, 8005658 <_scanf_float+0xe4>)
 8005654:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005658:	0800570d 	.word	0x0800570d
 800565c:	080055d9 	.word	0x080055d9
 8005660:	0800570d 	.word	0x0800570d
 8005664:	080057a3 	.word	0x080057a3
 8005668:	080055d9 	.word	0x080055d9
 800566c:	080056b5 	.word	0x080056b5
 8005670:	080056f3 	.word	0x080056f3
 8005674:	080056f3 	.word	0x080056f3
 8005678:	080056f3 	.word	0x080056f3
 800567c:	080056f3 	.word	0x080056f3
 8005680:	080056f3 	.word	0x080056f3
 8005684:	080056f3 	.word	0x080056f3
 8005688:	080056f3 	.word	0x080056f3
 800568c:	080056f3 	.word	0x080056f3
 8005690:	080056f3 	.word	0x080056f3
 8005694:	2b6e      	cmp	r3, #110	@ 0x6e
 8005696:	d809      	bhi.n	80056ac <_scanf_float+0x138>
 8005698:	2b60      	cmp	r3, #96	@ 0x60
 800569a:	d8b2      	bhi.n	8005602 <_scanf_float+0x8e>
 800569c:	2b54      	cmp	r3, #84	@ 0x54
 800569e:	d07b      	beq.n	8005798 <_scanf_float+0x224>
 80056a0:	2b59      	cmp	r3, #89	@ 0x59
 80056a2:	d199      	bne.n	80055d8 <_scanf_float+0x64>
 80056a4:	2d07      	cmp	r5, #7
 80056a6:	d197      	bne.n	80055d8 <_scanf_float+0x64>
 80056a8:	2508      	movs	r5, #8
 80056aa:	e02c      	b.n	8005706 <_scanf_float+0x192>
 80056ac:	2b74      	cmp	r3, #116	@ 0x74
 80056ae:	d073      	beq.n	8005798 <_scanf_float+0x224>
 80056b0:	2b79      	cmp	r3, #121	@ 0x79
 80056b2:	e7f6      	b.n	80056a2 <_scanf_float+0x12e>
 80056b4:	6821      	ldr	r1, [r4, #0]
 80056b6:	05c8      	lsls	r0, r1, #23
 80056b8:	d51b      	bpl.n	80056f2 <_scanf_float+0x17e>
 80056ba:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80056be:	6021      	str	r1, [r4, #0]
 80056c0:	f109 0901 	add.w	r9, r9, #1
 80056c4:	f1bb 0f00 	cmp.w	fp, #0
 80056c8:	d003      	beq.n	80056d2 <_scanf_float+0x15e>
 80056ca:	3201      	adds	r2, #1
 80056cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80056d0:	60a2      	str	r2, [r4, #8]
 80056d2:	68a3      	ldr	r3, [r4, #8]
 80056d4:	3b01      	subs	r3, #1
 80056d6:	60a3      	str	r3, [r4, #8]
 80056d8:	6923      	ldr	r3, [r4, #16]
 80056da:	3301      	adds	r3, #1
 80056dc:	6123      	str	r3, [r4, #16]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	3b01      	subs	r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	607b      	str	r3, [r7, #4]
 80056e6:	f340 8087 	ble.w	80057f8 <_scanf_float+0x284>
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	3301      	adds	r3, #1
 80056ee:	603b      	str	r3, [r7, #0]
 80056f0:	e765      	b.n	80055be <_scanf_float+0x4a>
 80056f2:	eb1a 0105 	adds.w	r1, sl, r5
 80056f6:	f47f af6f 	bne.w	80055d8 <_scanf_float+0x64>
 80056fa:	6822      	ldr	r2, [r4, #0]
 80056fc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005700:	6022      	str	r2, [r4, #0]
 8005702:	460d      	mov	r5, r1
 8005704:	468a      	mov	sl, r1
 8005706:	f806 3b01 	strb.w	r3, [r6], #1
 800570a:	e7e2      	b.n	80056d2 <_scanf_float+0x15e>
 800570c:	6822      	ldr	r2, [r4, #0]
 800570e:	0610      	lsls	r0, r2, #24
 8005710:	f57f af62 	bpl.w	80055d8 <_scanf_float+0x64>
 8005714:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005718:	6022      	str	r2, [r4, #0]
 800571a:	e7f4      	b.n	8005706 <_scanf_float+0x192>
 800571c:	f1ba 0f00 	cmp.w	sl, #0
 8005720:	d10e      	bne.n	8005740 <_scanf_float+0x1cc>
 8005722:	f1b9 0f00 	cmp.w	r9, #0
 8005726:	d10e      	bne.n	8005746 <_scanf_float+0x1d2>
 8005728:	6822      	ldr	r2, [r4, #0]
 800572a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800572e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005732:	d108      	bne.n	8005746 <_scanf_float+0x1d2>
 8005734:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005738:	6022      	str	r2, [r4, #0]
 800573a:	f04f 0a01 	mov.w	sl, #1
 800573e:	e7e2      	b.n	8005706 <_scanf_float+0x192>
 8005740:	f1ba 0f02 	cmp.w	sl, #2
 8005744:	d055      	beq.n	80057f2 <_scanf_float+0x27e>
 8005746:	2d01      	cmp	r5, #1
 8005748:	d002      	beq.n	8005750 <_scanf_float+0x1dc>
 800574a:	2d04      	cmp	r5, #4
 800574c:	f47f af44 	bne.w	80055d8 <_scanf_float+0x64>
 8005750:	3501      	adds	r5, #1
 8005752:	b2ed      	uxtb	r5, r5
 8005754:	e7d7      	b.n	8005706 <_scanf_float+0x192>
 8005756:	f1ba 0f01 	cmp.w	sl, #1
 800575a:	f47f af3d 	bne.w	80055d8 <_scanf_float+0x64>
 800575e:	f04f 0a02 	mov.w	sl, #2
 8005762:	e7d0      	b.n	8005706 <_scanf_float+0x192>
 8005764:	b97d      	cbnz	r5, 8005786 <_scanf_float+0x212>
 8005766:	f1b9 0f00 	cmp.w	r9, #0
 800576a:	f47f af38 	bne.w	80055de <_scanf_float+0x6a>
 800576e:	6822      	ldr	r2, [r4, #0]
 8005770:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005774:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005778:	f040 8103 	bne.w	8005982 <_scanf_float+0x40e>
 800577c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005780:	6022      	str	r2, [r4, #0]
 8005782:	2501      	movs	r5, #1
 8005784:	e7bf      	b.n	8005706 <_scanf_float+0x192>
 8005786:	2d03      	cmp	r5, #3
 8005788:	d0e2      	beq.n	8005750 <_scanf_float+0x1dc>
 800578a:	2d05      	cmp	r5, #5
 800578c:	e7de      	b.n	800574c <_scanf_float+0x1d8>
 800578e:	2d02      	cmp	r5, #2
 8005790:	f47f af22 	bne.w	80055d8 <_scanf_float+0x64>
 8005794:	2503      	movs	r5, #3
 8005796:	e7b6      	b.n	8005706 <_scanf_float+0x192>
 8005798:	2d06      	cmp	r5, #6
 800579a:	f47f af1d 	bne.w	80055d8 <_scanf_float+0x64>
 800579e:	2507      	movs	r5, #7
 80057a0:	e7b1      	b.n	8005706 <_scanf_float+0x192>
 80057a2:	6822      	ldr	r2, [r4, #0]
 80057a4:	0591      	lsls	r1, r2, #22
 80057a6:	f57f af17 	bpl.w	80055d8 <_scanf_float+0x64>
 80057aa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80057ae:	6022      	str	r2, [r4, #0]
 80057b0:	f8cd 9008 	str.w	r9, [sp, #8]
 80057b4:	e7a7      	b.n	8005706 <_scanf_float+0x192>
 80057b6:	6822      	ldr	r2, [r4, #0]
 80057b8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80057bc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80057c0:	d006      	beq.n	80057d0 <_scanf_float+0x25c>
 80057c2:	0550      	lsls	r0, r2, #21
 80057c4:	f57f af08 	bpl.w	80055d8 <_scanf_float+0x64>
 80057c8:	f1b9 0f00 	cmp.w	r9, #0
 80057cc:	f000 80d9 	beq.w	8005982 <_scanf_float+0x40e>
 80057d0:	0591      	lsls	r1, r2, #22
 80057d2:	bf58      	it	pl
 80057d4:	9902      	ldrpl	r1, [sp, #8]
 80057d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80057da:	bf58      	it	pl
 80057dc:	eba9 0101 	subpl.w	r1, r9, r1
 80057e0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80057e4:	bf58      	it	pl
 80057e6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80057ea:	6022      	str	r2, [r4, #0]
 80057ec:	f04f 0900 	mov.w	r9, #0
 80057f0:	e789      	b.n	8005706 <_scanf_float+0x192>
 80057f2:	f04f 0a03 	mov.w	sl, #3
 80057f6:	e786      	b.n	8005706 <_scanf_float+0x192>
 80057f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80057fc:	4639      	mov	r1, r7
 80057fe:	4640      	mov	r0, r8
 8005800:	4798      	blx	r3
 8005802:	2800      	cmp	r0, #0
 8005804:	f43f aedb 	beq.w	80055be <_scanf_float+0x4a>
 8005808:	e6e6      	b.n	80055d8 <_scanf_float+0x64>
 800580a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800580e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005812:	463a      	mov	r2, r7
 8005814:	4640      	mov	r0, r8
 8005816:	4798      	blx	r3
 8005818:	6923      	ldr	r3, [r4, #16]
 800581a:	3b01      	subs	r3, #1
 800581c:	6123      	str	r3, [r4, #16]
 800581e:	e6e8      	b.n	80055f2 <_scanf_float+0x7e>
 8005820:	1e6b      	subs	r3, r5, #1
 8005822:	2b06      	cmp	r3, #6
 8005824:	d824      	bhi.n	8005870 <_scanf_float+0x2fc>
 8005826:	2d02      	cmp	r5, #2
 8005828:	d836      	bhi.n	8005898 <_scanf_float+0x324>
 800582a:	9b01      	ldr	r3, [sp, #4]
 800582c:	429e      	cmp	r6, r3
 800582e:	f67f aee4 	bls.w	80055fa <_scanf_float+0x86>
 8005832:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005836:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800583a:	463a      	mov	r2, r7
 800583c:	4640      	mov	r0, r8
 800583e:	4798      	blx	r3
 8005840:	6923      	ldr	r3, [r4, #16]
 8005842:	3b01      	subs	r3, #1
 8005844:	6123      	str	r3, [r4, #16]
 8005846:	e7f0      	b.n	800582a <_scanf_float+0x2b6>
 8005848:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800584c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005850:	463a      	mov	r2, r7
 8005852:	4640      	mov	r0, r8
 8005854:	4798      	blx	r3
 8005856:	6923      	ldr	r3, [r4, #16]
 8005858:	3b01      	subs	r3, #1
 800585a:	6123      	str	r3, [r4, #16]
 800585c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005860:	fa5f fa8a 	uxtb.w	sl, sl
 8005864:	f1ba 0f02 	cmp.w	sl, #2
 8005868:	d1ee      	bne.n	8005848 <_scanf_float+0x2d4>
 800586a:	3d03      	subs	r5, #3
 800586c:	b2ed      	uxtb	r5, r5
 800586e:	1b76      	subs	r6, r6, r5
 8005870:	6823      	ldr	r3, [r4, #0]
 8005872:	05da      	lsls	r2, r3, #23
 8005874:	d530      	bpl.n	80058d8 <_scanf_float+0x364>
 8005876:	055b      	lsls	r3, r3, #21
 8005878:	d511      	bpl.n	800589e <_scanf_float+0x32a>
 800587a:	9b01      	ldr	r3, [sp, #4]
 800587c:	429e      	cmp	r6, r3
 800587e:	f67f aebc 	bls.w	80055fa <_scanf_float+0x86>
 8005882:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005886:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800588a:	463a      	mov	r2, r7
 800588c:	4640      	mov	r0, r8
 800588e:	4798      	blx	r3
 8005890:	6923      	ldr	r3, [r4, #16]
 8005892:	3b01      	subs	r3, #1
 8005894:	6123      	str	r3, [r4, #16]
 8005896:	e7f0      	b.n	800587a <_scanf_float+0x306>
 8005898:	46aa      	mov	sl, r5
 800589a:	46b3      	mov	fp, r6
 800589c:	e7de      	b.n	800585c <_scanf_float+0x2e8>
 800589e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80058a2:	6923      	ldr	r3, [r4, #16]
 80058a4:	2965      	cmp	r1, #101	@ 0x65
 80058a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80058aa:	f106 35ff 	add.w	r5, r6, #4294967295
 80058ae:	6123      	str	r3, [r4, #16]
 80058b0:	d00c      	beq.n	80058cc <_scanf_float+0x358>
 80058b2:	2945      	cmp	r1, #69	@ 0x45
 80058b4:	d00a      	beq.n	80058cc <_scanf_float+0x358>
 80058b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058ba:	463a      	mov	r2, r7
 80058bc:	4640      	mov	r0, r8
 80058be:	4798      	blx	r3
 80058c0:	6923      	ldr	r3, [r4, #16]
 80058c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80058c6:	3b01      	subs	r3, #1
 80058c8:	1eb5      	subs	r5, r6, #2
 80058ca:	6123      	str	r3, [r4, #16]
 80058cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058d0:	463a      	mov	r2, r7
 80058d2:	4640      	mov	r0, r8
 80058d4:	4798      	blx	r3
 80058d6:	462e      	mov	r6, r5
 80058d8:	6822      	ldr	r2, [r4, #0]
 80058da:	f012 0210 	ands.w	r2, r2, #16
 80058de:	d001      	beq.n	80058e4 <_scanf_float+0x370>
 80058e0:	2000      	movs	r0, #0
 80058e2:	e68b      	b.n	80055fc <_scanf_float+0x88>
 80058e4:	7032      	strb	r2, [r6, #0]
 80058e6:	6823      	ldr	r3, [r4, #0]
 80058e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80058ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058f0:	d11c      	bne.n	800592c <_scanf_float+0x3b8>
 80058f2:	9b02      	ldr	r3, [sp, #8]
 80058f4:	454b      	cmp	r3, r9
 80058f6:	eba3 0209 	sub.w	r2, r3, r9
 80058fa:	d123      	bne.n	8005944 <_scanf_float+0x3d0>
 80058fc:	2200      	movs	r2, #0
 80058fe:	9901      	ldr	r1, [sp, #4]
 8005900:	4640      	mov	r0, r8
 8005902:	f002 fbe1 	bl	80080c8 <_strtod_r>
 8005906:	9b03      	ldr	r3, [sp, #12]
 8005908:	6825      	ldr	r5, [r4, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f015 0f02 	tst.w	r5, #2
 8005910:	4606      	mov	r6, r0
 8005912:	460f      	mov	r7, r1
 8005914:	f103 0204 	add.w	r2, r3, #4
 8005918:	d01f      	beq.n	800595a <_scanf_float+0x3e6>
 800591a:	9903      	ldr	r1, [sp, #12]
 800591c:	600a      	str	r2, [r1, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	e9c3 6700 	strd	r6, r7, [r3]
 8005924:	68e3      	ldr	r3, [r4, #12]
 8005926:	3301      	adds	r3, #1
 8005928:	60e3      	str	r3, [r4, #12]
 800592a:	e7d9      	b.n	80058e0 <_scanf_float+0x36c>
 800592c:	9b04      	ldr	r3, [sp, #16]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d0e4      	beq.n	80058fc <_scanf_float+0x388>
 8005932:	9905      	ldr	r1, [sp, #20]
 8005934:	230a      	movs	r3, #10
 8005936:	3101      	adds	r1, #1
 8005938:	4640      	mov	r0, r8
 800593a:	f002 fc45 	bl	80081c8 <_strtol_r>
 800593e:	9b04      	ldr	r3, [sp, #16]
 8005940:	9e05      	ldr	r6, [sp, #20]
 8005942:	1ac2      	subs	r2, r0, r3
 8005944:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005948:	429e      	cmp	r6, r3
 800594a:	bf28      	it	cs
 800594c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005950:	490d      	ldr	r1, [pc, #52]	@ (8005988 <_scanf_float+0x414>)
 8005952:	4630      	mov	r0, r6
 8005954:	f000 f8de 	bl	8005b14 <siprintf>
 8005958:	e7d0      	b.n	80058fc <_scanf_float+0x388>
 800595a:	076d      	lsls	r5, r5, #29
 800595c:	d4dd      	bmi.n	800591a <_scanf_float+0x3a6>
 800595e:	9d03      	ldr	r5, [sp, #12]
 8005960:	602a      	str	r2, [r5, #0]
 8005962:	681d      	ldr	r5, [r3, #0]
 8005964:	4602      	mov	r2, r0
 8005966:	460b      	mov	r3, r1
 8005968:	f7fb f8b8 	bl	8000adc <__aeabi_dcmpun>
 800596c:	b120      	cbz	r0, 8005978 <_scanf_float+0x404>
 800596e:	4807      	ldr	r0, [pc, #28]	@ (800598c <_scanf_float+0x418>)
 8005970:	f000 f9b4 	bl	8005cdc <nanf>
 8005974:	6028      	str	r0, [r5, #0]
 8005976:	e7d5      	b.n	8005924 <_scanf_float+0x3b0>
 8005978:	4630      	mov	r0, r6
 800597a:	4639      	mov	r1, r7
 800597c:	f7fb f90c 	bl	8000b98 <__aeabi_d2f>
 8005980:	e7f8      	b.n	8005974 <_scanf_float+0x400>
 8005982:	f04f 0900 	mov.w	r9, #0
 8005986:	e62e      	b.n	80055e6 <_scanf_float+0x72>
 8005988:	080094ac 	.word	0x080094ac
 800598c:	08009845 	.word	0x08009845

08005990 <std>:
 8005990:	2300      	movs	r3, #0
 8005992:	b510      	push	{r4, lr}
 8005994:	4604      	mov	r4, r0
 8005996:	e9c0 3300 	strd	r3, r3, [r0]
 800599a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800599e:	6083      	str	r3, [r0, #8]
 80059a0:	8181      	strh	r1, [r0, #12]
 80059a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80059a4:	81c2      	strh	r2, [r0, #14]
 80059a6:	6183      	str	r3, [r0, #24]
 80059a8:	4619      	mov	r1, r3
 80059aa:	2208      	movs	r2, #8
 80059ac:	305c      	adds	r0, #92	@ 0x5c
 80059ae:	f000 f914 	bl	8005bda <memset>
 80059b2:	4b0d      	ldr	r3, [pc, #52]	@ (80059e8 <std+0x58>)
 80059b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80059b6:	4b0d      	ldr	r3, [pc, #52]	@ (80059ec <std+0x5c>)
 80059b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80059ba:	4b0d      	ldr	r3, [pc, #52]	@ (80059f0 <std+0x60>)
 80059bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80059be:	4b0d      	ldr	r3, [pc, #52]	@ (80059f4 <std+0x64>)
 80059c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80059c2:	4b0d      	ldr	r3, [pc, #52]	@ (80059f8 <std+0x68>)
 80059c4:	6224      	str	r4, [r4, #32]
 80059c6:	429c      	cmp	r4, r3
 80059c8:	d006      	beq.n	80059d8 <std+0x48>
 80059ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80059ce:	4294      	cmp	r4, r2
 80059d0:	d002      	beq.n	80059d8 <std+0x48>
 80059d2:	33d0      	adds	r3, #208	@ 0xd0
 80059d4:	429c      	cmp	r4, r3
 80059d6:	d105      	bne.n	80059e4 <std+0x54>
 80059d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80059dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059e0:	f000 b978 	b.w	8005cd4 <__retarget_lock_init_recursive>
 80059e4:	bd10      	pop	{r4, pc}
 80059e6:	bf00      	nop
 80059e8:	08005b55 	.word	0x08005b55
 80059ec:	08005b77 	.word	0x08005b77
 80059f0:	08005baf 	.word	0x08005baf
 80059f4:	08005bd3 	.word	0x08005bd3
 80059f8:	20000330 	.word	0x20000330

080059fc <stdio_exit_handler>:
 80059fc:	4a02      	ldr	r2, [pc, #8]	@ (8005a08 <stdio_exit_handler+0xc>)
 80059fe:	4903      	ldr	r1, [pc, #12]	@ (8005a0c <stdio_exit_handler+0x10>)
 8005a00:	4803      	ldr	r0, [pc, #12]	@ (8005a10 <stdio_exit_handler+0x14>)
 8005a02:	f000 b869 	b.w	8005ad8 <_fwalk_sglue>
 8005a06:	bf00      	nop
 8005a08:	2000000c 	.word	0x2000000c
 8005a0c:	0800857d 	.word	0x0800857d
 8005a10:	2000001c 	.word	0x2000001c

08005a14 <cleanup_stdio>:
 8005a14:	6841      	ldr	r1, [r0, #4]
 8005a16:	4b0c      	ldr	r3, [pc, #48]	@ (8005a48 <cleanup_stdio+0x34>)
 8005a18:	4299      	cmp	r1, r3
 8005a1a:	b510      	push	{r4, lr}
 8005a1c:	4604      	mov	r4, r0
 8005a1e:	d001      	beq.n	8005a24 <cleanup_stdio+0x10>
 8005a20:	f002 fdac 	bl	800857c <_fflush_r>
 8005a24:	68a1      	ldr	r1, [r4, #8]
 8005a26:	4b09      	ldr	r3, [pc, #36]	@ (8005a4c <cleanup_stdio+0x38>)
 8005a28:	4299      	cmp	r1, r3
 8005a2a:	d002      	beq.n	8005a32 <cleanup_stdio+0x1e>
 8005a2c:	4620      	mov	r0, r4
 8005a2e:	f002 fda5 	bl	800857c <_fflush_r>
 8005a32:	68e1      	ldr	r1, [r4, #12]
 8005a34:	4b06      	ldr	r3, [pc, #24]	@ (8005a50 <cleanup_stdio+0x3c>)
 8005a36:	4299      	cmp	r1, r3
 8005a38:	d004      	beq.n	8005a44 <cleanup_stdio+0x30>
 8005a3a:	4620      	mov	r0, r4
 8005a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a40:	f002 bd9c 	b.w	800857c <_fflush_r>
 8005a44:	bd10      	pop	{r4, pc}
 8005a46:	bf00      	nop
 8005a48:	20000330 	.word	0x20000330
 8005a4c:	20000398 	.word	0x20000398
 8005a50:	20000400 	.word	0x20000400

08005a54 <global_stdio_init.part.0>:
 8005a54:	b510      	push	{r4, lr}
 8005a56:	4b0b      	ldr	r3, [pc, #44]	@ (8005a84 <global_stdio_init.part.0+0x30>)
 8005a58:	4c0b      	ldr	r4, [pc, #44]	@ (8005a88 <global_stdio_init.part.0+0x34>)
 8005a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8005a8c <global_stdio_init.part.0+0x38>)
 8005a5c:	601a      	str	r2, [r3, #0]
 8005a5e:	4620      	mov	r0, r4
 8005a60:	2200      	movs	r2, #0
 8005a62:	2104      	movs	r1, #4
 8005a64:	f7ff ff94 	bl	8005990 <std>
 8005a68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	2109      	movs	r1, #9
 8005a70:	f7ff ff8e 	bl	8005990 <std>
 8005a74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a78:	2202      	movs	r2, #2
 8005a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a7e:	2112      	movs	r1, #18
 8005a80:	f7ff bf86 	b.w	8005990 <std>
 8005a84:	20000468 	.word	0x20000468
 8005a88:	20000330 	.word	0x20000330
 8005a8c:	080059fd 	.word	0x080059fd

08005a90 <__sfp_lock_acquire>:
 8005a90:	4801      	ldr	r0, [pc, #4]	@ (8005a98 <__sfp_lock_acquire+0x8>)
 8005a92:	f000 b920 	b.w	8005cd6 <__retarget_lock_acquire_recursive>
 8005a96:	bf00      	nop
 8005a98:	20000471 	.word	0x20000471

08005a9c <__sfp_lock_release>:
 8005a9c:	4801      	ldr	r0, [pc, #4]	@ (8005aa4 <__sfp_lock_release+0x8>)
 8005a9e:	f000 b91b 	b.w	8005cd8 <__retarget_lock_release_recursive>
 8005aa2:	bf00      	nop
 8005aa4:	20000471 	.word	0x20000471

08005aa8 <__sinit>:
 8005aa8:	b510      	push	{r4, lr}
 8005aaa:	4604      	mov	r4, r0
 8005aac:	f7ff fff0 	bl	8005a90 <__sfp_lock_acquire>
 8005ab0:	6a23      	ldr	r3, [r4, #32]
 8005ab2:	b11b      	cbz	r3, 8005abc <__sinit+0x14>
 8005ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab8:	f7ff bff0 	b.w	8005a9c <__sfp_lock_release>
 8005abc:	4b04      	ldr	r3, [pc, #16]	@ (8005ad0 <__sinit+0x28>)
 8005abe:	6223      	str	r3, [r4, #32]
 8005ac0:	4b04      	ldr	r3, [pc, #16]	@ (8005ad4 <__sinit+0x2c>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1f5      	bne.n	8005ab4 <__sinit+0xc>
 8005ac8:	f7ff ffc4 	bl	8005a54 <global_stdio_init.part.0>
 8005acc:	e7f2      	b.n	8005ab4 <__sinit+0xc>
 8005ace:	bf00      	nop
 8005ad0:	08005a15 	.word	0x08005a15
 8005ad4:	20000468 	.word	0x20000468

08005ad8 <_fwalk_sglue>:
 8005ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005adc:	4607      	mov	r7, r0
 8005ade:	4688      	mov	r8, r1
 8005ae0:	4614      	mov	r4, r2
 8005ae2:	2600      	movs	r6, #0
 8005ae4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ae8:	f1b9 0901 	subs.w	r9, r9, #1
 8005aec:	d505      	bpl.n	8005afa <_fwalk_sglue+0x22>
 8005aee:	6824      	ldr	r4, [r4, #0]
 8005af0:	2c00      	cmp	r4, #0
 8005af2:	d1f7      	bne.n	8005ae4 <_fwalk_sglue+0xc>
 8005af4:	4630      	mov	r0, r6
 8005af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005afa:	89ab      	ldrh	r3, [r5, #12]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d907      	bls.n	8005b10 <_fwalk_sglue+0x38>
 8005b00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b04:	3301      	adds	r3, #1
 8005b06:	d003      	beq.n	8005b10 <_fwalk_sglue+0x38>
 8005b08:	4629      	mov	r1, r5
 8005b0a:	4638      	mov	r0, r7
 8005b0c:	47c0      	blx	r8
 8005b0e:	4306      	orrs	r6, r0
 8005b10:	3568      	adds	r5, #104	@ 0x68
 8005b12:	e7e9      	b.n	8005ae8 <_fwalk_sglue+0x10>

08005b14 <siprintf>:
 8005b14:	b40e      	push	{r1, r2, r3}
 8005b16:	b500      	push	{lr}
 8005b18:	b09c      	sub	sp, #112	@ 0x70
 8005b1a:	ab1d      	add	r3, sp, #116	@ 0x74
 8005b1c:	9002      	str	r0, [sp, #8]
 8005b1e:	9006      	str	r0, [sp, #24]
 8005b20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b24:	4809      	ldr	r0, [pc, #36]	@ (8005b4c <siprintf+0x38>)
 8005b26:	9107      	str	r1, [sp, #28]
 8005b28:	9104      	str	r1, [sp, #16]
 8005b2a:	4909      	ldr	r1, [pc, #36]	@ (8005b50 <siprintf+0x3c>)
 8005b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b30:	9105      	str	r1, [sp, #20]
 8005b32:	6800      	ldr	r0, [r0, #0]
 8005b34:	9301      	str	r3, [sp, #4]
 8005b36:	a902      	add	r1, sp, #8
 8005b38:	f002 fba4 	bl	8008284 <_svfiprintf_r>
 8005b3c:	9b02      	ldr	r3, [sp, #8]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	701a      	strb	r2, [r3, #0]
 8005b42:	b01c      	add	sp, #112	@ 0x70
 8005b44:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b48:	b003      	add	sp, #12
 8005b4a:	4770      	bx	lr
 8005b4c:	20000018 	.word	0x20000018
 8005b50:	ffff0208 	.word	0xffff0208

08005b54 <__sread>:
 8005b54:	b510      	push	{r4, lr}
 8005b56:	460c      	mov	r4, r1
 8005b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b5c:	f000 f86c 	bl	8005c38 <_read_r>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	bfab      	itete	ge
 8005b64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b66:	89a3      	ldrhlt	r3, [r4, #12]
 8005b68:	181b      	addge	r3, r3, r0
 8005b6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b6e:	bfac      	ite	ge
 8005b70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b72:	81a3      	strhlt	r3, [r4, #12]
 8005b74:	bd10      	pop	{r4, pc}

08005b76 <__swrite>:
 8005b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b7a:	461f      	mov	r7, r3
 8005b7c:	898b      	ldrh	r3, [r1, #12]
 8005b7e:	05db      	lsls	r3, r3, #23
 8005b80:	4605      	mov	r5, r0
 8005b82:	460c      	mov	r4, r1
 8005b84:	4616      	mov	r6, r2
 8005b86:	d505      	bpl.n	8005b94 <__swrite+0x1e>
 8005b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f000 f840 	bl	8005c14 <_lseek_r>
 8005b94:	89a3      	ldrh	r3, [r4, #12]
 8005b96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b9e:	81a3      	strh	r3, [r4, #12]
 8005ba0:	4632      	mov	r2, r6
 8005ba2:	463b      	mov	r3, r7
 8005ba4:	4628      	mov	r0, r5
 8005ba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005baa:	f000 b857 	b.w	8005c5c <_write_r>

08005bae <__sseek>:
 8005bae:	b510      	push	{r4, lr}
 8005bb0:	460c      	mov	r4, r1
 8005bb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bb6:	f000 f82d 	bl	8005c14 <_lseek_r>
 8005bba:	1c43      	adds	r3, r0, #1
 8005bbc:	89a3      	ldrh	r3, [r4, #12]
 8005bbe:	bf15      	itete	ne
 8005bc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bca:	81a3      	strheq	r3, [r4, #12]
 8005bcc:	bf18      	it	ne
 8005bce:	81a3      	strhne	r3, [r4, #12]
 8005bd0:	bd10      	pop	{r4, pc}

08005bd2 <__sclose>:
 8005bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bd6:	f000 b80d 	b.w	8005bf4 <_close_r>

08005bda <memset>:
 8005bda:	4402      	add	r2, r0
 8005bdc:	4603      	mov	r3, r0
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d100      	bne.n	8005be4 <memset+0xa>
 8005be2:	4770      	bx	lr
 8005be4:	f803 1b01 	strb.w	r1, [r3], #1
 8005be8:	e7f9      	b.n	8005bde <memset+0x4>
	...

08005bec <_localeconv_r>:
 8005bec:	4800      	ldr	r0, [pc, #0]	@ (8005bf0 <_localeconv_r+0x4>)
 8005bee:	4770      	bx	lr
 8005bf0:	20000158 	.word	0x20000158

08005bf4 <_close_r>:
 8005bf4:	b538      	push	{r3, r4, r5, lr}
 8005bf6:	4d06      	ldr	r5, [pc, #24]	@ (8005c10 <_close_r+0x1c>)
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	4604      	mov	r4, r0
 8005bfc:	4608      	mov	r0, r1
 8005bfe:	602b      	str	r3, [r5, #0]
 8005c00:	f7fc f8e3 	bl	8001dca <_close>
 8005c04:	1c43      	adds	r3, r0, #1
 8005c06:	d102      	bne.n	8005c0e <_close_r+0x1a>
 8005c08:	682b      	ldr	r3, [r5, #0]
 8005c0a:	b103      	cbz	r3, 8005c0e <_close_r+0x1a>
 8005c0c:	6023      	str	r3, [r4, #0]
 8005c0e:	bd38      	pop	{r3, r4, r5, pc}
 8005c10:	2000046c 	.word	0x2000046c

08005c14 <_lseek_r>:
 8005c14:	b538      	push	{r3, r4, r5, lr}
 8005c16:	4d07      	ldr	r5, [pc, #28]	@ (8005c34 <_lseek_r+0x20>)
 8005c18:	4604      	mov	r4, r0
 8005c1a:	4608      	mov	r0, r1
 8005c1c:	4611      	mov	r1, r2
 8005c1e:	2200      	movs	r2, #0
 8005c20:	602a      	str	r2, [r5, #0]
 8005c22:	461a      	mov	r2, r3
 8005c24:	f7fc f8f5 	bl	8001e12 <_lseek>
 8005c28:	1c43      	adds	r3, r0, #1
 8005c2a:	d102      	bne.n	8005c32 <_lseek_r+0x1e>
 8005c2c:	682b      	ldr	r3, [r5, #0]
 8005c2e:	b103      	cbz	r3, 8005c32 <_lseek_r+0x1e>
 8005c30:	6023      	str	r3, [r4, #0]
 8005c32:	bd38      	pop	{r3, r4, r5, pc}
 8005c34:	2000046c 	.word	0x2000046c

08005c38 <_read_r>:
 8005c38:	b538      	push	{r3, r4, r5, lr}
 8005c3a:	4d07      	ldr	r5, [pc, #28]	@ (8005c58 <_read_r+0x20>)
 8005c3c:	4604      	mov	r4, r0
 8005c3e:	4608      	mov	r0, r1
 8005c40:	4611      	mov	r1, r2
 8005c42:	2200      	movs	r2, #0
 8005c44:	602a      	str	r2, [r5, #0]
 8005c46:	461a      	mov	r2, r3
 8005c48:	f7fc f886 	bl	8001d58 <_read>
 8005c4c:	1c43      	adds	r3, r0, #1
 8005c4e:	d102      	bne.n	8005c56 <_read_r+0x1e>
 8005c50:	682b      	ldr	r3, [r5, #0]
 8005c52:	b103      	cbz	r3, 8005c56 <_read_r+0x1e>
 8005c54:	6023      	str	r3, [r4, #0]
 8005c56:	bd38      	pop	{r3, r4, r5, pc}
 8005c58:	2000046c 	.word	0x2000046c

08005c5c <_write_r>:
 8005c5c:	b538      	push	{r3, r4, r5, lr}
 8005c5e:	4d07      	ldr	r5, [pc, #28]	@ (8005c7c <_write_r+0x20>)
 8005c60:	4604      	mov	r4, r0
 8005c62:	4608      	mov	r0, r1
 8005c64:	4611      	mov	r1, r2
 8005c66:	2200      	movs	r2, #0
 8005c68:	602a      	str	r2, [r5, #0]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	f7fc f891 	bl	8001d92 <_write>
 8005c70:	1c43      	adds	r3, r0, #1
 8005c72:	d102      	bne.n	8005c7a <_write_r+0x1e>
 8005c74:	682b      	ldr	r3, [r5, #0]
 8005c76:	b103      	cbz	r3, 8005c7a <_write_r+0x1e>
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	bd38      	pop	{r3, r4, r5, pc}
 8005c7c:	2000046c 	.word	0x2000046c

08005c80 <__errno>:
 8005c80:	4b01      	ldr	r3, [pc, #4]	@ (8005c88 <__errno+0x8>)
 8005c82:	6818      	ldr	r0, [r3, #0]
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	20000018 	.word	0x20000018

08005c8c <__libc_init_array>:
 8005c8c:	b570      	push	{r4, r5, r6, lr}
 8005c8e:	4d0d      	ldr	r5, [pc, #52]	@ (8005cc4 <__libc_init_array+0x38>)
 8005c90:	4c0d      	ldr	r4, [pc, #52]	@ (8005cc8 <__libc_init_array+0x3c>)
 8005c92:	1b64      	subs	r4, r4, r5
 8005c94:	10a4      	asrs	r4, r4, #2
 8005c96:	2600      	movs	r6, #0
 8005c98:	42a6      	cmp	r6, r4
 8005c9a:	d109      	bne.n	8005cb0 <__libc_init_array+0x24>
 8005c9c:	4d0b      	ldr	r5, [pc, #44]	@ (8005ccc <__libc_init_array+0x40>)
 8005c9e:	4c0c      	ldr	r4, [pc, #48]	@ (8005cd0 <__libc_init_array+0x44>)
 8005ca0:	f003 fb58 	bl	8009354 <_init>
 8005ca4:	1b64      	subs	r4, r4, r5
 8005ca6:	10a4      	asrs	r4, r4, #2
 8005ca8:	2600      	movs	r6, #0
 8005caa:	42a6      	cmp	r6, r4
 8005cac:	d105      	bne.n	8005cba <__libc_init_array+0x2e>
 8005cae:	bd70      	pop	{r4, r5, r6, pc}
 8005cb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cb4:	4798      	blx	r3
 8005cb6:	3601      	adds	r6, #1
 8005cb8:	e7ee      	b.n	8005c98 <__libc_init_array+0xc>
 8005cba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cbe:	4798      	blx	r3
 8005cc0:	3601      	adds	r6, #1
 8005cc2:	e7f2      	b.n	8005caa <__libc_init_array+0x1e>
 8005cc4:	080098b0 	.word	0x080098b0
 8005cc8:	080098b0 	.word	0x080098b0
 8005ccc:	080098b0 	.word	0x080098b0
 8005cd0:	080098b4 	.word	0x080098b4

08005cd4 <__retarget_lock_init_recursive>:
 8005cd4:	4770      	bx	lr

08005cd6 <__retarget_lock_acquire_recursive>:
 8005cd6:	4770      	bx	lr

08005cd8 <__retarget_lock_release_recursive>:
 8005cd8:	4770      	bx	lr
	...

08005cdc <nanf>:
 8005cdc:	4800      	ldr	r0, [pc, #0]	@ (8005ce0 <nanf+0x4>)
 8005cde:	4770      	bx	lr
 8005ce0:	7fc00000 	.word	0x7fc00000

08005ce4 <quorem>:
 8005ce4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ce8:	6903      	ldr	r3, [r0, #16]
 8005cea:	690c      	ldr	r4, [r1, #16]
 8005cec:	42a3      	cmp	r3, r4
 8005cee:	4607      	mov	r7, r0
 8005cf0:	db7e      	blt.n	8005df0 <quorem+0x10c>
 8005cf2:	3c01      	subs	r4, #1
 8005cf4:	f101 0814 	add.w	r8, r1, #20
 8005cf8:	00a3      	lsls	r3, r4, #2
 8005cfa:	f100 0514 	add.w	r5, r0, #20
 8005cfe:	9300      	str	r3, [sp, #0]
 8005d00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d04:	9301      	str	r3, [sp, #4]
 8005d06:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d0e:	3301      	adds	r3, #1
 8005d10:	429a      	cmp	r2, r3
 8005d12:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d16:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d1a:	d32e      	bcc.n	8005d7a <quorem+0x96>
 8005d1c:	f04f 0a00 	mov.w	sl, #0
 8005d20:	46c4      	mov	ip, r8
 8005d22:	46ae      	mov	lr, r5
 8005d24:	46d3      	mov	fp, sl
 8005d26:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d2a:	b298      	uxth	r0, r3
 8005d2c:	fb06 a000 	mla	r0, r6, r0, sl
 8005d30:	0c02      	lsrs	r2, r0, #16
 8005d32:	0c1b      	lsrs	r3, r3, #16
 8005d34:	fb06 2303 	mla	r3, r6, r3, r2
 8005d38:	f8de 2000 	ldr.w	r2, [lr]
 8005d3c:	b280      	uxth	r0, r0
 8005d3e:	b292      	uxth	r2, r2
 8005d40:	1a12      	subs	r2, r2, r0
 8005d42:	445a      	add	r2, fp
 8005d44:	f8de 0000 	ldr.w	r0, [lr]
 8005d48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005d52:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005d56:	b292      	uxth	r2, r2
 8005d58:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d5c:	45e1      	cmp	r9, ip
 8005d5e:	f84e 2b04 	str.w	r2, [lr], #4
 8005d62:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005d66:	d2de      	bcs.n	8005d26 <quorem+0x42>
 8005d68:	9b00      	ldr	r3, [sp, #0]
 8005d6a:	58eb      	ldr	r3, [r5, r3]
 8005d6c:	b92b      	cbnz	r3, 8005d7a <quorem+0x96>
 8005d6e:	9b01      	ldr	r3, [sp, #4]
 8005d70:	3b04      	subs	r3, #4
 8005d72:	429d      	cmp	r5, r3
 8005d74:	461a      	mov	r2, r3
 8005d76:	d32f      	bcc.n	8005dd8 <quorem+0xf4>
 8005d78:	613c      	str	r4, [r7, #16]
 8005d7a:	4638      	mov	r0, r7
 8005d7c:	f001 f9c8 	bl	8007110 <__mcmp>
 8005d80:	2800      	cmp	r0, #0
 8005d82:	db25      	blt.n	8005dd0 <quorem+0xec>
 8005d84:	4629      	mov	r1, r5
 8005d86:	2000      	movs	r0, #0
 8005d88:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d8c:	f8d1 c000 	ldr.w	ip, [r1]
 8005d90:	fa1f fe82 	uxth.w	lr, r2
 8005d94:	fa1f f38c 	uxth.w	r3, ip
 8005d98:	eba3 030e 	sub.w	r3, r3, lr
 8005d9c:	4403      	add	r3, r0
 8005d9e:	0c12      	lsrs	r2, r2, #16
 8005da0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005da4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dae:	45c1      	cmp	r9, r8
 8005db0:	f841 3b04 	str.w	r3, [r1], #4
 8005db4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005db8:	d2e6      	bcs.n	8005d88 <quorem+0xa4>
 8005dba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dc2:	b922      	cbnz	r2, 8005dce <quorem+0xea>
 8005dc4:	3b04      	subs	r3, #4
 8005dc6:	429d      	cmp	r5, r3
 8005dc8:	461a      	mov	r2, r3
 8005dca:	d30b      	bcc.n	8005de4 <quorem+0x100>
 8005dcc:	613c      	str	r4, [r7, #16]
 8005dce:	3601      	adds	r6, #1
 8005dd0:	4630      	mov	r0, r6
 8005dd2:	b003      	add	sp, #12
 8005dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd8:	6812      	ldr	r2, [r2, #0]
 8005dda:	3b04      	subs	r3, #4
 8005ddc:	2a00      	cmp	r2, #0
 8005dde:	d1cb      	bne.n	8005d78 <quorem+0x94>
 8005de0:	3c01      	subs	r4, #1
 8005de2:	e7c6      	b.n	8005d72 <quorem+0x8e>
 8005de4:	6812      	ldr	r2, [r2, #0]
 8005de6:	3b04      	subs	r3, #4
 8005de8:	2a00      	cmp	r2, #0
 8005dea:	d1ef      	bne.n	8005dcc <quorem+0xe8>
 8005dec:	3c01      	subs	r4, #1
 8005dee:	e7ea      	b.n	8005dc6 <quorem+0xe2>
 8005df0:	2000      	movs	r0, #0
 8005df2:	e7ee      	b.n	8005dd2 <quorem+0xee>
 8005df4:	0000      	movs	r0, r0
	...

08005df8 <_dtoa_r>:
 8005df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfc:	69c7      	ldr	r7, [r0, #28]
 8005dfe:	b097      	sub	sp, #92	@ 0x5c
 8005e00:	4614      	mov	r4, r2
 8005e02:	461d      	mov	r5, r3
 8005e04:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005e08:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005e0a:	4683      	mov	fp, r0
 8005e0c:	b97f      	cbnz	r7, 8005e2e <_dtoa_r+0x36>
 8005e0e:	2010      	movs	r0, #16
 8005e10:	f000 fe04 	bl	8006a1c <malloc>
 8005e14:	4602      	mov	r2, r0
 8005e16:	f8cb 001c 	str.w	r0, [fp, #28]
 8005e1a:	b920      	cbnz	r0, 8005e26 <_dtoa_r+0x2e>
 8005e1c:	4ba8      	ldr	r3, [pc, #672]	@ (80060c0 <_dtoa_r+0x2c8>)
 8005e1e:	21ef      	movs	r1, #239	@ 0xef
 8005e20:	48a8      	ldr	r0, [pc, #672]	@ (80060c4 <_dtoa_r+0x2cc>)
 8005e22:	f002 fc23 	bl	800866c <__assert_func>
 8005e26:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005e2a:	6007      	str	r7, [r0, #0]
 8005e2c:	60c7      	str	r7, [r0, #12]
 8005e2e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005e32:	6819      	ldr	r1, [r3, #0]
 8005e34:	b159      	cbz	r1, 8005e4e <_dtoa_r+0x56>
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	604a      	str	r2, [r1, #4]
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	4093      	lsls	r3, r2
 8005e3e:	608b      	str	r3, [r1, #8]
 8005e40:	4658      	mov	r0, fp
 8005e42:	f000 fee1 	bl	8006c08 <_Bfree>
 8005e46:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	601a      	str	r2, [r3, #0]
 8005e4e:	1e2b      	subs	r3, r5, #0
 8005e50:	bfb9      	ittee	lt
 8005e52:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005e56:	9303      	strlt	r3, [sp, #12]
 8005e58:	2300      	movge	r3, #0
 8005e5a:	6033      	strge	r3, [r6, #0]
 8005e5c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005e60:	4b99      	ldr	r3, [pc, #612]	@ (80060c8 <_dtoa_r+0x2d0>)
 8005e62:	bfbc      	itt	lt
 8005e64:	2201      	movlt	r2, #1
 8005e66:	6032      	strlt	r2, [r6, #0]
 8005e68:	ea33 0308 	bics.w	r3, r3, r8
 8005e6c:	d112      	bne.n	8005e94 <_dtoa_r+0x9c>
 8005e6e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005e70:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005e74:	6013      	str	r3, [r2, #0]
 8005e76:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005e7a:	4323      	orrs	r3, r4
 8005e7c:	f000 8551 	beq.w	8006922 <_dtoa_r+0xb2a>
 8005e80:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005e82:	f8df a248 	ldr.w	sl, [pc, #584]	@ 80060cc <_dtoa_r+0x2d4>
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f000 8553 	beq.w	8006932 <_dtoa_r+0xb3a>
 8005e8c:	f10a 0303 	add.w	r3, sl, #3
 8005e90:	f000 bd4d 	b.w	800692e <_dtoa_r+0xb36>
 8005e94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e98:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005e9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f7fa fde8 	bl	8000a78 <__aeabi_dcmpeq>
 8005ea8:	4607      	mov	r7, r0
 8005eaa:	b158      	cbz	r0, 8005ec4 <_dtoa_r+0xcc>
 8005eac:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005eae:	2301      	movs	r3, #1
 8005eb0:	6013      	str	r3, [r2, #0]
 8005eb2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005eb4:	b113      	cbz	r3, 8005ebc <_dtoa_r+0xc4>
 8005eb6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005eb8:	4b85      	ldr	r3, [pc, #532]	@ (80060d0 <_dtoa_r+0x2d8>)
 8005eba:	6013      	str	r3, [r2, #0]
 8005ebc:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80060d4 <_dtoa_r+0x2dc>
 8005ec0:	f000 bd37 	b.w	8006932 <_dtoa_r+0xb3a>
 8005ec4:	ab14      	add	r3, sp, #80	@ 0x50
 8005ec6:	9301      	str	r3, [sp, #4]
 8005ec8:	ab15      	add	r3, sp, #84	@ 0x54
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	4658      	mov	r0, fp
 8005ece:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005ed2:	f001 fa35 	bl	8007340 <__d2b>
 8005ed6:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005eda:	4681      	mov	r9, r0
 8005edc:	2e00      	cmp	r6, #0
 8005ede:	d076      	beq.n	8005fce <_dtoa_r+0x1d6>
 8005ee0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ee2:	9712      	str	r7, [sp, #72]	@ 0x48
 8005ee4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005eec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005ef0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005ef4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005ef8:	4619      	mov	r1, r3
 8005efa:	2200      	movs	r2, #0
 8005efc:	4b76      	ldr	r3, [pc, #472]	@ (80060d8 <_dtoa_r+0x2e0>)
 8005efe:	f7fa f99b 	bl	8000238 <__aeabi_dsub>
 8005f02:	a369      	add	r3, pc, #420	@ (adr r3, 80060a8 <_dtoa_r+0x2b0>)
 8005f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f08:	f7fa fb4e 	bl	80005a8 <__aeabi_dmul>
 8005f0c:	a368      	add	r3, pc, #416	@ (adr r3, 80060b0 <_dtoa_r+0x2b8>)
 8005f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f12:	f7fa f993 	bl	800023c <__adddf3>
 8005f16:	4604      	mov	r4, r0
 8005f18:	4630      	mov	r0, r6
 8005f1a:	460d      	mov	r5, r1
 8005f1c:	f7fa fada 	bl	80004d4 <__aeabi_i2d>
 8005f20:	a365      	add	r3, pc, #404	@ (adr r3, 80060b8 <_dtoa_r+0x2c0>)
 8005f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f26:	f7fa fb3f 	bl	80005a8 <__aeabi_dmul>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4620      	mov	r0, r4
 8005f30:	4629      	mov	r1, r5
 8005f32:	f7fa f983 	bl	800023c <__adddf3>
 8005f36:	4604      	mov	r4, r0
 8005f38:	460d      	mov	r5, r1
 8005f3a:	f7fa fde5 	bl	8000b08 <__aeabi_d2iz>
 8005f3e:	2200      	movs	r2, #0
 8005f40:	4607      	mov	r7, r0
 8005f42:	2300      	movs	r3, #0
 8005f44:	4620      	mov	r0, r4
 8005f46:	4629      	mov	r1, r5
 8005f48:	f7fa fda0 	bl	8000a8c <__aeabi_dcmplt>
 8005f4c:	b140      	cbz	r0, 8005f60 <_dtoa_r+0x168>
 8005f4e:	4638      	mov	r0, r7
 8005f50:	f7fa fac0 	bl	80004d4 <__aeabi_i2d>
 8005f54:	4622      	mov	r2, r4
 8005f56:	462b      	mov	r3, r5
 8005f58:	f7fa fd8e 	bl	8000a78 <__aeabi_dcmpeq>
 8005f5c:	b900      	cbnz	r0, 8005f60 <_dtoa_r+0x168>
 8005f5e:	3f01      	subs	r7, #1
 8005f60:	2f16      	cmp	r7, #22
 8005f62:	d852      	bhi.n	800600a <_dtoa_r+0x212>
 8005f64:	4b5d      	ldr	r3, [pc, #372]	@ (80060dc <_dtoa_r+0x2e4>)
 8005f66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f72:	f7fa fd8b 	bl	8000a8c <__aeabi_dcmplt>
 8005f76:	2800      	cmp	r0, #0
 8005f78:	d049      	beq.n	800600e <_dtoa_r+0x216>
 8005f7a:	3f01      	subs	r7, #1
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f80:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f82:	1b9b      	subs	r3, r3, r6
 8005f84:	1e5a      	subs	r2, r3, #1
 8005f86:	bf44      	itt	mi
 8005f88:	f1c3 0801 	rsbmi	r8, r3, #1
 8005f8c:	2300      	movmi	r3, #0
 8005f8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f90:	bf54      	ite	pl
 8005f92:	f04f 0800 	movpl.w	r8, #0
 8005f96:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005f98:	2f00      	cmp	r7, #0
 8005f9a:	db3a      	blt.n	8006012 <_dtoa_r+0x21a>
 8005f9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f9e:	970e      	str	r7, [sp, #56]	@ 0x38
 8005fa0:	443b      	add	r3, r7
 8005fa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fa8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005faa:	2b09      	cmp	r3, #9
 8005fac:	d865      	bhi.n	800607a <_dtoa_r+0x282>
 8005fae:	2b05      	cmp	r3, #5
 8005fb0:	bfc4      	itt	gt
 8005fb2:	3b04      	subgt	r3, #4
 8005fb4:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005fb6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fb8:	f1a3 0302 	sub.w	r3, r3, #2
 8005fbc:	bfcc      	ite	gt
 8005fbe:	2400      	movgt	r4, #0
 8005fc0:	2401      	movle	r4, #1
 8005fc2:	2b03      	cmp	r3, #3
 8005fc4:	d864      	bhi.n	8006090 <_dtoa_r+0x298>
 8005fc6:	e8df f003 	tbb	[pc, r3]
 8005fca:	382b      	.short	0x382b
 8005fcc:	5636      	.short	0x5636
 8005fce:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005fd2:	441e      	add	r6, r3
 8005fd4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005fd8:	2b20      	cmp	r3, #32
 8005fda:	bfc1      	itttt	gt
 8005fdc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005fe0:	fa08 f803 	lslgt.w	r8, r8, r3
 8005fe4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005fe8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005fec:	bfd6      	itet	le
 8005fee:	f1c3 0320 	rsble	r3, r3, #32
 8005ff2:	ea48 0003 	orrgt.w	r0, r8, r3
 8005ff6:	fa04 f003 	lslle.w	r0, r4, r3
 8005ffa:	f7fa fa5b 	bl	80004b4 <__aeabi_ui2d>
 8005ffe:	2201      	movs	r2, #1
 8006000:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006004:	3e01      	subs	r6, #1
 8006006:	9212      	str	r2, [sp, #72]	@ 0x48
 8006008:	e776      	b.n	8005ef8 <_dtoa_r+0x100>
 800600a:	2301      	movs	r3, #1
 800600c:	e7b7      	b.n	8005f7e <_dtoa_r+0x186>
 800600e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006010:	e7b6      	b.n	8005f80 <_dtoa_r+0x188>
 8006012:	427b      	negs	r3, r7
 8006014:	930a      	str	r3, [sp, #40]	@ 0x28
 8006016:	2300      	movs	r3, #0
 8006018:	eba8 0807 	sub.w	r8, r8, r7
 800601c:	930e      	str	r3, [sp, #56]	@ 0x38
 800601e:	e7c3      	b.n	8005fa8 <_dtoa_r+0x1b0>
 8006020:	2300      	movs	r3, #0
 8006022:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006024:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006026:	2b00      	cmp	r3, #0
 8006028:	dc35      	bgt.n	8006096 <_dtoa_r+0x29e>
 800602a:	2301      	movs	r3, #1
 800602c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006030:	461a      	mov	r2, r3
 8006032:	9221      	str	r2, [sp, #132]	@ 0x84
 8006034:	e00b      	b.n	800604e <_dtoa_r+0x256>
 8006036:	2301      	movs	r3, #1
 8006038:	e7f3      	b.n	8006022 <_dtoa_r+0x22a>
 800603a:	2300      	movs	r3, #0
 800603c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800603e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006040:	18fb      	adds	r3, r7, r3
 8006042:	9308      	str	r3, [sp, #32]
 8006044:	3301      	adds	r3, #1
 8006046:	2b01      	cmp	r3, #1
 8006048:	9307      	str	r3, [sp, #28]
 800604a:	bfb8      	it	lt
 800604c:	2301      	movlt	r3, #1
 800604e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006052:	2100      	movs	r1, #0
 8006054:	2204      	movs	r2, #4
 8006056:	f102 0514 	add.w	r5, r2, #20
 800605a:	429d      	cmp	r5, r3
 800605c:	d91f      	bls.n	800609e <_dtoa_r+0x2a6>
 800605e:	6041      	str	r1, [r0, #4]
 8006060:	4658      	mov	r0, fp
 8006062:	f000 fd91 	bl	8006b88 <_Balloc>
 8006066:	4682      	mov	sl, r0
 8006068:	2800      	cmp	r0, #0
 800606a:	d13b      	bne.n	80060e4 <_dtoa_r+0x2ec>
 800606c:	4b1c      	ldr	r3, [pc, #112]	@ (80060e0 <_dtoa_r+0x2e8>)
 800606e:	4602      	mov	r2, r0
 8006070:	f240 11af 	movw	r1, #431	@ 0x1af
 8006074:	e6d4      	b.n	8005e20 <_dtoa_r+0x28>
 8006076:	2301      	movs	r3, #1
 8006078:	e7e0      	b.n	800603c <_dtoa_r+0x244>
 800607a:	2401      	movs	r4, #1
 800607c:	2300      	movs	r3, #0
 800607e:	9320      	str	r3, [sp, #128]	@ 0x80
 8006080:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006082:	f04f 33ff 	mov.w	r3, #4294967295
 8006086:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800608a:	2200      	movs	r2, #0
 800608c:	2312      	movs	r3, #18
 800608e:	e7d0      	b.n	8006032 <_dtoa_r+0x23a>
 8006090:	2301      	movs	r3, #1
 8006092:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006094:	e7f5      	b.n	8006082 <_dtoa_r+0x28a>
 8006096:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006098:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800609c:	e7d7      	b.n	800604e <_dtoa_r+0x256>
 800609e:	3101      	adds	r1, #1
 80060a0:	0052      	lsls	r2, r2, #1
 80060a2:	e7d8      	b.n	8006056 <_dtoa_r+0x25e>
 80060a4:	f3af 8000 	nop.w
 80060a8:	636f4361 	.word	0x636f4361
 80060ac:	3fd287a7 	.word	0x3fd287a7
 80060b0:	8b60c8b3 	.word	0x8b60c8b3
 80060b4:	3fc68a28 	.word	0x3fc68a28
 80060b8:	509f79fb 	.word	0x509f79fb
 80060bc:	3fd34413 	.word	0x3fd34413
 80060c0:	080094be 	.word	0x080094be
 80060c4:	080094d5 	.word	0x080094d5
 80060c8:	7ff00000 	.word	0x7ff00000
 80060cc:	080094ba 	.word	0x080094ba
 80060d0:	08009489 	.word	0x08009489
 80060d4:	08009488 	.word	0x08009488
 80060d8:	3ff80000 	.word	0x3ff80000
 80060dc:	080095d0 	.word	0x080095d0
 80060e0:	0800952d 	.word	0x0800952d
 80060e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80060e8:	6018      	str	r0, [r3, #0]
 80060ea:	9b07      	ldr	r3, [sp, #28]
 80060ec:	2b0e      	cmp	r3, #14
 80060ee:	f200 80a4 	bhi.w	800623a <_dtoa_r+0x442>
 80060f2:	2c00      	cmp	r4, #0
 80060f4:	f000 80a1 	beq.w	800623a <_dtoa_r+0x442>
 80060f8:	2f00      	cmp	r7, #0
 80060fa:	dd33      	ble.n	8006164 <_dtoa_r+0x36c>
 80060fc:	4b86      	ldr	r3, [pc, #536]	@ (8006318 <_dtoa_r+0x520>)
 80060fe:	f007 020f 	and.w	r2, r7, #15
 8006102:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006106:	e9d3 3400 	ldrd	r3, r4, [r3]
 800610a:	05f8      	lsls	r0, r7, #23
 800610c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006110:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006114:	d516      	bpl.n	8006144 <_dtoa_r+0x34c>
 8006116:	4b81      	ldr	r3, [pc, #516]	@ (800631c <_dtoa_r+0x524>)
 8006118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800611c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006120:	f7fa fb6c 	bl	80007fc <__aeabi_ddiv>
 8006124:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006128:	f004 040f 	and.w	r4, r4, #15
 800612c:	2603      	movs	r6, #3
 800612e:	4d7b      	ldr	r5, [pc, #492]	@ (800631c <_dtoa_r+0x524>)
 8006130:	b954      	cbnz	r4, 8006148 <_dtoa_r+0x350>
 8006132:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800613a:	f7fa fb5f 	bl	80007fc <__aeabi_ddiv>
 800613e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006142:	e028      	b.n	8006196 <_dtoa_r+0x39e>
 8006144:	2602      	movs	r6, #2
 8006146:	e7f2      	b.n	800612e <_dtoa_r+0x336>
 8006148:	07e1      	lsls	r1, r4, #31
 800614a:	d508      	bpl.n	800615e <_dtoa_r+0x366>
 800614c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006150:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006154:	f7fa fa28 	bl	80005a8 <__aeabi_dmul>
 8006158:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800615c:	3601      	adds	r6, #1
 800615e:	1064      	asrs	r4, r4, #1
 8006160:	3508      	adds	r5, #8
 8006162:	e7e5      	b.n	8006130 <_dtoa_r+0x338>
 8006164:	f000 80d2 	beq.w	800630c <_dtoa_r+0x514>
 8006168:	427c      	negs	r4, r7
 800616a:	4b6b      	ldr	r3, [pc, #428]	@ (8006318 <_dtoa_r+0x520>)
 800616c:	4d6b      	ldr	r5, [pc, #428]	@ (800631c <_dtoa_r+0x524>)
 800616e:	f004 020f 	and.w	r2, r4, #15
 8006172:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800617e:	f7fa fa13 	bl	80005a8 <__aeabi_dmul>
 8006182:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006186:	1124      	asrs	r4, r4, #4
 8006188:	2300      	movs	r3, #0
 800618a:	2602      	movs	r6, #2
 800618c:	2c00      	cmp	r4, #0
 800618e:	f040 80b2 	bne.w	80062f6 <_dtoa_r+0x4fe>
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1d3      	bne.n	800613e <_dtoa_r+0x346>
 8006196:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006198:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800619c:	2b00      	cmp	r3, #0
 800619e:	f000 80b7 	beq.w	8006310 <_dtoa_r+0x518>
 80061a2:	4b5f      	ldr	r3, [pc, #380]	@ (8006320 <_dtoa_r+0x528>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	4620      	mov	r0, r4
 80061a8:	4629      	mov	r1, r5
 80061aa:	f7fa fc6f 	bl	8000a8c <__aeabi_dcmplt>
 80061ae:	2800      	cmp	r0, #0
 80061b0:	f000 80ae 	beq.w	8006310 <_dtoa_r+0x518>
 80061b4:	9b07      	ldr	r3, [sp, #28]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f000 80aa 	beq.w	8006310 <_dtoa_r+0x518>
 80061bc:	9b08      	ldr	r3, [sp, #32]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	dd37      	ble.n	8006232 <_dtoa_r+0x43a>
 80061c2:	1e7b      	subs	r3, r7, #1
 80061c4:	9304      	str	r3, [sp, #16]
 80061c6:	4620      	mov	r0, r4
 80061c8:	4b56      	ldr	r3, [pc, #344]	@ (8006324 <_dtoa_r+0x52c>)
 80061ca:	2200      	movs	r2, #0
 80061cc:	4629      	mov	r1, r5
 80061ce:	f7fa f9eb 	bl	80005a8 <__aeabi_dmul>
 80061d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061d6:	9c08      	ldr	r4, [sp, #32]
 80061d8:	3601      	adds	r6, #1
 80061da:	4630      	mov	r0, r6
 80061dc:	f7fa f97a 	bl	80004d4 <__aeabi_i2d>
 80061e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061e4:	f7fa f9e0 	bl	80005a8 <__aeabi_dmul>
 80061e8:	4b4f      	ldr	r3, [pc, #316]	@ (8006328 <_dtoa_r+0x530>)
 80061ea:	2200      	movs	r2, #0
 80061ec:	f7fa f826 	bl	800023c <__adddf3>
 80061f0:	4605      	mov	r5, r0
 80061f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80061f6:	2c00      	cmp	r4, #0
 80061f8:	f040 809a 	bne.w	8006330 <_dtoa_r+0x538>
 80061fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006200:	4b4a      	ldr	r3, [pc, #296]	@ (800632c <_dtoa_r+0x534>)
 8006202:	2200      	movs	r2, #0
 8006204:	f7fa f818 	bl	8000238 <__aeabi_dsub>
 8006208:	4602      	mov	r2, r0
 800620a:	460b      	mov	r3, r1
 800620c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006210:	462a      	mov	r2, r5
 8006212:	4633      	mov	r3, r6
 8006214:	f7fa fc58 	bl	8000ac8 <__aeabi_dcmpgt>
 8006218:	2800      	cmp	r0, #0
 800621a:	f040 828e 	bne.w	800673a <_dtoa_r+0x942>
 800621e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006222:	462a      	mov	r2, r5
 8006224:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006228:	f7fa fc30 	bl	8000a8c <__aeabi_dcmplt>
 800622c:	2800      	cmp	r0, #0
 800622e:	f040 8127 	bne.w	8006480 <_dtoa_r+0x688>
 8006232:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006236:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800623a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800623c:	2b00      	cmp	r3, #0
 800623e:	f2c0 8163 	blt.w	8006508 <_dtoa_r+0x710>
 8006242:	2f0e      	cmp	r7, #14
 8006244:	f300 8160 	bgt.w	8006508 <_dtoa_r+0x710>
 8006248:	4b33      	ldr	r3, [pc, #204]	@ (8006318 <_dtoa_r+0x520>)
 800624a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800624e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006252:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006256:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006258:	2b00      	cmp	r3, #0
 800625a:	da03      	bge.n	8006264 <_dtoa_r+0x46c>
 800625c:	9b07      	ldr	r3, [sp, #28]
 800625e:	2b00      	cmp	r3, #0
 8006260:	f340 8100 	ble.w	8006464 <_dtoa_r+0x66c>
 8006264:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006268:	4656      	mov	r6, sl
 800626a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800626e:	4620      	mov	r0, r4
 8006270:	4629      	mov	r1, r5
 8006272:	f7fa fac3 	bl	80007fc <__aeabi_ddiv>
 8006276:	f7fa fc47 	bl	8000b08 <__aeabi_d2iz>
 800627a:	4680      	mov	r8, r0
 800627c:	f7fa f92a 	bl	80004d4 <__aeabi_i2d>
 8006280:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006284:	f7fa f990 	bl	80005a8 <__aeabi_dmul>
 8006288:	4602      	mov	r2, r0
 800628a:	460b      	mov	r3, r1
 800628c:	4620      	mov	r0, r4
 800628e:	4629      	mov	r1, r5
 8006290:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006294:	f7f9 ffd0 	bl	8000238 <__aeabi_dsub>
 8006298:	f806 4b01 	strb.w	r4, [r6], #1
 800629c:	9d07      	ldr	r5, [sp, #28]
 800629e:	eba6 040a 	sub.w	r4, r6, sl
 80062a2:	42a5      	cmp	r5, r4
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	f040 8116 	bne.w	80064d8 <_dtoa_r+0x6e0>
 80062ac:	f7f9 ffc6 	bl	800023c <__adddf3>
 80062b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062b4:	4604      	mov	r4, r0
 80062b6:	460d      	mov	r5, r1
 80062b8:	f7fa fc06 	bl	8000ac8 <__aeabi_dcmpgt>
 80062bc:	2800      	cmp	r0, #0
 80062be:	f040 80f8 	bne.w	80064b2 <_dtoa_r+0x6ba>
 80062c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062c6:	4620      	mov	r0, r4
 80062c8:	4629      	mov	r1, r5
 80062ca:	f7fa fbd5 	bl	8000a78 <__aeabi_dcmpeq>
 80062ce:	b118      	cbz	r0, 80062d8 <_dtoa_r+0x4e0>
 80062d0:	f018 0f01 	tst.w	r8, #1
 80062d4:	f040 80ed 	bne.w	80064b2 <_dtoa_r+0x6ba>
 80062d8:	4649      	mov	r1, r9
 80062da:	4658      	mov	r0, fp
 80062dc:	f000 fc94 	bl	8006c08 <_Bfree>
 80062e0:	2300      	movs	r3, #0
 80062e2:	7033      	strb	r3, [r6, #0]
 80062e4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80062e6:	3701      	adds	r7, #1
 80062e8:	601f      	str	r7, [r3, #0]
 80062ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f000 8320 	beq.w	8006932 <_dtoa_r+0xb3a>
 80062f2:	601e      	str	r6, [r3, #0]
 80062f4:	e31d      	b.n	8006932 <_dtoa_r+0xb3a>
 80062f6:	07e2      	lsls	r2, r4, #31
 80062f8:	d505      	bpl.n	8006306 <_dtoa_r+0x50e>
 80062fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062fe:	f7fa f953 	bl	80005a8 <__aeabi_dmul>
 8006302:	3601      	adds	r6, #1
 8006304:	2301      	movs	r3, #1
 8006306:	1064      	asrs	r4, r4, #1
 8006308:	3508      	adds	r5, #8
 800630a:	e73f      	b.n	800618c <_dtoa_r+0x394>
 800630c:	2602      	movs	r6, #2
 800630e:	e742      	b.n	8006196 <_dtoa_r+0x39e>
 8006310:	9c07      	ldr	r4, [sp, #28]
 8006312:	9704      	str	r7, [sp, #16]
 8006314:	e761      	b.n	80061da <_dtoa_r+0x3e2>
 8006316:	bf00      	nop
 8006318:	080095d0 	.word	0x080095d0
 800631c:	080095a8 	.word	0x080095a8
 8006320:	3ff00000 	.word	0x3ff00000
 8006324:	40240000 	.word	0x40240000
 8006328:	401c0000 	.word	0x401c0000
 800632c:	40140000 	.word	0x40140000
 8006330:	4b70      	ldr	r3, [pc, #448]	@ (80064f4 <_dtoa_r+0x6fc>)
 8006332:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006334:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006338:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800633c:	4454      	add	r4, sl
 800633e:	2900      	cmp	r1, #0
 8006340:	d045      	beq.n	80063ce <_dtoa_r+0x5d6>
 8006342:	496d      	ldr	r1, [pc, #436]	@ (80064f8 <_dtoa_r+0x700>)
 8006344:	2000      	movs	r0, #0
 8006346:	f7fa fa59 	bl	80007fc <__aeabi_ddiv>
 800634a:	4633      	mov	r3, r6
 800634c:	462a      	mov	r2, r5
 800634e:	f7f9 ff73 	bl	8000238 <__aeabi_dsub>
 8006352:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006356:	4656      	mov	r6, sl
 8006358:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800635c:	f7fa fbd4 	bl	8000b08 <__aeabi_d2iz>
 8006360:	4605      	mov	r5, r0
 8006362:	f7fa f8b7 	bl	80004d4 <__aeabi_i2d>
 8006366:	4602      	mov	r2, r0
 8006368:	460b      	mov	r3, r1
 800636a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800636e:	f7f9 ff63 	bl	8000238 <__aeabi_dsub>
 8006372:	3530      	adds	r5, #48	@ 0x30
 8006374:	4602      	mov	r2, r0
 8006376:	460b      	mov	r3, r1
 8006378:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800637c:	f806 5b01 	strb.w	r5, [r6], #1
 8006380:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006384:	f7fa fb82 	bl	8000a8c <__aeabi_dcmplt>
 8006388:	2800      	cmp	r0, #0
 800638a:	d163      	bne.n	8006454 <_dtoa_r+0x65c>
 800638c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006390:	495a      	ldr	r1, [pc, #360]	@ (80064fc <_dtoa_r+0x704>)
 8006392:	2000      	movs	r0, #0
 8006394:	f7f9 ff50 	bl	8000238 <__aeabi_dsub>
 8006398:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800639c:	f7fa fb76 	bl	8000a8c <__aeabi_dcmplt>
 80063a0:	2800      	cmp	r0, #0
 80063a2:	f040 8087 	bne.w	80064b4 <_dtoa_r+0x6bc>
 80063a6:	42a6      	cmp	r6, r4
 80063a8:	f43f af43 	beq.w	8006232 <_dtoa_r+0x43a>
 80063ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80063b0:	4b53      	ldr	r3, [pc, #332]	@ (8006500 <_dtoa_r+0x708>)
 80063b2:	2200      	movs	r2, #0
 80063b4:	f7fa f8f8 	bl	80005a8 <__aeabi_dmul>
 80063b8:	4b51      	ldr	r3, [pc, #324]	@ (8006500 <_dtoa_r+0x708>)
 80063ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063be:	2200      	movs	r2, #0
 80063c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063c4:	f7fa f8f0 	bl	80005a8 <__aeabi_dmul>
 80063c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063cc:	e7c4      	b.n	8006358 <_dtoa_r+0x560>
 80063ce:	4631      	mov	r1, r6
 80063d0:	4628      	mov	r0, r5
 80063d2:	f7fa f8e9 	bl	80005a8 <__aeabi_dmul>
 80063d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063da:	9413      	str	r4, [sp, #76]	@ 0x4c
 80063dc:	4656      	mov	r6, sl
 80063de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063e2:	f7fa fb91 	bl	8000b08 <__aeabi_d2iz>
 80063e6:	4605      	mov	r5, r0
 80063e8:	f7fa f874 	bl	80004d4 <__aeabi_i2d>
 80063ec:	4602      	mov	r2, r0
 80063ee:	460b      	mov	r3, r1
 80063f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063f4:	f7f9 ff20 	bl	8000238 <__aeabi_dsub>
 80063f8:	3530      	adds	r5, #48	@ 0x30
 80063fa:	f806 5b01 	strb.w	r5, [r6], #1
 80063fe:	4602      	mov	r2, r0
 8006400:	460b      	mov	r3, r1
 8006402:	42a6      	cmp	r6, r4
 8006404:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006408:	f04f 0200 	mov.w	r2, #0
 800640c:	d124      	bne.n	8006458 <_dtoa_r+0x660>
 800640e:	4b3a      	ldr	r3, [pc, #232]	@ (80064f8 <_dtoa_r+0x700>)
 8006410:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006414:	f7f9 ff12 	bl	800023c <__adddf3>
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006420:	f7fa fb52 	bl	8000ac8 <__aeabi_dcmpgt>
 8006424:	2800      	cmp	r0, #0
 8006426:	d145      	bne.n	80064b4 <_dtoa_r+0x6bc>
 8006428:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800642c:	4932      	ldr	r1, [pc, #200]	@ (80064f8 <_dtoa_r+0x700>)
 800642e:	2000      	movs	r0, #0
 8006430:	f7f9 ff02 	bl	8000238 <__aeabi_dsub>
 8006434:	4602      	mov	r2, r0
 8006436:	460b      	mov	r3, r1
 8006438:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800643c:	f7fa fb26 	bl	8000a8c <__aeabi_dcmplt>
 8006440:	2800      	cmp	r0, #0
 8006442:	f43f aef6 	beq.w	8006232 <_dtoa_r+0x43a>
 8006446:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006448:	1e73      	subs	r3, r6, #1
 800644a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800644c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006450:	2b30      	cmp	r3, #48	@ 0x30
 8006452:	d0f8      	beq.n	8006446 <_dtoa_r+0x64e>
 8006454:	9f04      	ldr	r7, [sp, #16]
 8006456:	e73f      	b.n	80062d8 <_dtoa_r+0x4e0>
 8006458:	4b29      	ldr	r3, [pc, #164]	@ (8006500 <_dtoa_r+0x708>)
 800645a:	f7fa f8a5 	bl	80005a8 <__aeabi_dmul>
 800645e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006462:	e7bc      	b.n	80063de <_dtoa_r+0x5e6>
 8006464:	d10c      	bne.n	8006480 <_dtoa_r+0x688>
 8006466:	4b27      	ldr	r3, [pc, #156]	@ (8006504 <_dtoa_r+0x70c>)
 8006468:	2200      	movs	r2, #0
 800646a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800646e:	f7fa f89b 	bl	80005a8 <__aeabi_dmul>
 8006472:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006476:	f7fa fb1d 	bl	8000ab4 <__aeabi_dcmpge>
 800647a:	2800      	cmp	r0, #0
 800647c:	f000 815b 	beq.w	8006736 <_dtoa_r+0x93e>
 8006480:	2400      	movs	r4, #0
 8006482:	4625      	mov	r5, r4
 8006484:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006486:	43db      	mvns	r3, r3
 8006488:	9304      	str	r3, [sp, #16]
 800648a:	4656      	mov	r6, sl
 800648c:	2700      	movs	r7, #0
 800648e:	4621      	mov	r1, r4
 8006490:	4658      	mov	r0, fp
 8006492:	f000 fbb9 	bl	8006c08 <_Bfree>
 8006496:	2d00      	cmp	r5, #0
 8006498:	d0dc      	beq.n	8006454 <_dtoa_r+0x65c>
 800649a:	b12f      	cbz	r7, 80064a8 <_dtoa_r+0x6b0>
 800649c:	42af      	cmp	r7, r5
 800649e:	d003      	beq.n	80064a8 <_dtoa_r+0x6b0>
 80064a0:	4639      	mov	r1, r7
 80064a2:	4658      	mov	r0, fp
 80064a4:	f000 fbb0 	bl	8006c08 <_Bfree>
 80064a8:	4629      	mov	r1, r5
 80064aa:	4658      	mov	r0, fp
 80064ac:	f000 fbac 	bl	8006c08 <_Bfree>
 80064b0:	e7d0      	b.n	8006454 <_dtoa_r+0x65c>
 80064b2:	9704      	str	r7, [sp, #16]
 80064b4:	4633      	mov	r3, r6
 80064b6:	461e      	mov	r6, r3
 80064b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064bc:	2a39      	cmp	r2, #57	@ 0x39
 80064be:	d107      	bne.n	80064d0 <_dtoa_r+0x6d8>
 80064c0:	459a      	cmp	sl, r3
 80064c2:	d1f8      	bne.n	80064b6 <_dtoa_r+0x6be>
 80064c4:	9a04      	ldr	r2, [sp, #16]
 80064c6:	3201      	adds	r2, #1
 80064c8:	9204      	str	r2, [sp, #16]
 80064ca:	2230      	movs	r2, #48	@ 0x30
 80064cc:	f88a 2000 	strb.w	r2, [sl]
 80064d0:	781a      	ldrb	r2, [r3, #0]
 80064d2:	3201      	adds	r2, #1
 80064d4:	701a      	strb	r2, [r3, #0]
 80064d6:	e7bd      	b.n	8006454 <_dtoa_r+0x65c>
 80064d8:	4b09      	ldr	r3, [pc, #36]	@ (8006500 <_dtoa_r+0x708>)
 80064da:	2200      	movs	r2, #0
 80064dc:	f7fa f864 	bl	80005a8 <__aeabi_dmul>
 80064e0:	2200      	movs	r2, #0
 80064e2:	2300      	movs	r3, #0
 80064e4:	4604      	mov	r4, r0
 80064e6:	460d      	mov	r5, r1
 80064e8:	f7fa fac6 	bl	8000a78 <__aeabi_dcmpeq>
 80064ec:	2800      	cmp	r0, #0
 80064ee:	f43f aebc 	beq.w	800626a <_dtoa_r+0x472>
 80064f2:	e6f1      	b.n	80062d8 <_dtoa_r+0x4e0>
 80064f4:	080095d0 	.word	0x080095d0
 80064f8:	3fe00000 	.word	0x3fe00000
 80064fc:	3ff00000 	.word	0x3ff00000
 8006500:	40240000 	.word	0x40240000
 8006504:	40140000 	.word	0x40140000
 8006508:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800650a:	2a00      	cmp	r2, #0
 800650c:	f000 80db 	beq.w	80066c6 <_dtoa_r+0x8ce>
 8006510:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006512:	2a01      	cmp	r2, #1
 8006514:	f300 80bf 	bgt.w	8006696 <_dtoa_r+0x89e>
 8006518:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800651a:	2a00      	cmp	r2, #0
 800651c:	f000 80b7 	beq.w	800668e <_dtoa_r+0x896>
 8006520:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006524:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006526:	4646      	mov	r6, r8
 8006528:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800652a:	2101      	movs	r1, #1
 800652c:	441a      	add	r2, r3
 800652e:	4658      	mov	r0, fp
 8006530:	4498      	add	r8, r3
 8006532:	9209      	str	r2, [sp, #36]	@ 0x24
 8006534:	f000 fc66 	bl	8006e04 <__i2b>
 8006538:	4605      	mov	r5, r0
 800653a:	b15e      	cbz	r6, 8006554 <_dtoa_r+0x75c>
 800653c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800653e:	2b00      	cmp	r3, #0
 8006540:	dd08      	ble.n	8006554 <_dtoa_r+0x75c>
 8006542:	42b3      	cmp	r3, r6
 8006544:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006546:	bfa8      	it	ge
 8006548:	4633      	movge	r3, r6
 800654a:	eba8 0803 	sub.w	r8, r8, r3
 800654e:	1af6      	subs	r6, r6, r3
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	9309      	str	r3, [sp, #36]	@ 0x24
 8006554:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006556:	b1f3      	cbz	r3, 8006596 <_dtoa_r+0x79e>
 8006558:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800655a:	2b00      	cmp	r3, #0
 800655c:	f000 80b7 	beq.w	80066ce <_dtoa_r+0x8d6>
 8006560:	b18c      	cbz	r4, 8006586 <_dtoa_r+0x78e>
 8006562:	4629      	mov	r1, r5
 8006564:	4622      	mov	r2, r4
 8006566:	4658      	mov	r0, fp
 8006568:	f000 fd0c 	bl	8006f84 <__pow5mult>
 800656c:	464a      	mov	r2, r9
 800656e:	4601      	mov	r1, r0
 8006570:	4605      	mov	r5, r0
 8006572:	4658      	mov	r0, fp
 8006574:	f000 fc5c 	bl	8006e30 <__multiply>
 8006578:	4649      	mov	r1, r9
 800657a:	9004      	str	r0, [sp, #16]
 800657c:	4658      	mov	r0, fp
 800657e:	f000 fb43 	bl	8006c08 <_Bfree>
 8006582:	9b04      	ldr	r3, [sp, #16]
 8006584:	4699      	mov	r9, r3
 8006586:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006588:	1b1a      	subs	r2, r3, r4
 800658a:	d004      	beq.n	8006596 <_dtoa_r+0x79e>
 800658c:	4649      	mov	r1, r9
 800658e:	4658      	mov	r0, fp
 8006590:	f000 fcf8 	bl	8006f84 <__pow5mult>
 8006594:	4681      	mov	r9, r0
 8006596:	2101      	movs	r1, #1
 8006598:	4658      	mov	r0, fp
 800659a:	f000 fc33 	bl	8006e04 <__i2b>
 800659e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065a0:	4604      	mov	r4, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f000 81c9 	beq.w	800693a <_dtoa_r+0xb42>
 80065a8:	461a      	mov	r2, r3
 80065aa:	4601      	mov	r1, r0
 80065ac:	4658      	mov	r0, fp
 80065ae:	f000 fce9 	bl	8006f84 <__pow5mult>
 80065b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	4604      	mov	r4, r0
 80065b8:	f300 808f 	bgt.w	80066da <_dtoa_r+0x8e2>
 80065bc:	9b02      	ldr	r3, [sp, #8]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	f040 8087 	bne.w	80066d2 <_dtoa_r+0x8da>
 80065c4:	9b03      	ldr	r3, [sp, #12]
 80065c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	f040 8083 	bne.w	80066d6 <_dtoa_r+0x8de>
 80065d0:	9b03      	ldr	r3, [sp, #12]
 80065d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065d6:	0d1b      	lsrs	r3, r3, #20
 80065d8:	051b      	lsls	r3, r3, #20
 80065da:	b12b      	cbz	r3, 80065e8 <_dtoa_r+0x7f0>
 80065dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065de:	3301      	adds	r3, #1
 80065e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80065e2:	f108 0801 	add.w	r8, r8, #1
 80065e6:	2301      	movs	r3, #1
 80065e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80065ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f000 81aa 	beq.w	8006946 <_dtoa_r+0xb4e>
 80065f2:	6923      	ldr	r3, [r4, #16]
 80065f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80065f8:	6918      	ldr	r0, [r3, #16]
 80065fa:	f000 fbb7 	bl	8006d6c <__hi0bits>
 80065fe:	f1c0 0020 	rsb	r0, r0, #32
 8006602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006604:	4418      	add	r0, r3
 8006606:	f010 001f 	ands.w	r0, r0, #31
 800660a:	d071      	beq.n	80066f0 <_dtoa_r+0x8f8>
 800660c:	f1c0 0320 	rsb	r3, r0, #32
 8006610:	2b04      	cmp	r3, #4
 8006612:	dd65      	ble.n	80066e0 <_dtoa_r+0x8e8>
 8006614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006616:	f1c0 001c 	rsb	r0, r0, #28
 800661a:	4403      	add	r3, r0
 800661c:	4480      	add	r8, r0
 800661e:	4406      	add	r6, r0
 8006620:	9309      	str	r3, [sp, #36]	@ 0x24
 8006622:	f1b8 0f00 	cmp.w	r8, #0
 8006626:	dd05      	ble.n	8006634 <_dtoa_r+0x83c>
 8006628:	4649      	mov	r1, r9
 800662a:	4642      	mov	r2, r8
 800662c:	4658      	mov	r0, fp
 800662e:	f000 fd03 	bl	8007038 <__lshift>
 8006632:	4681      	mov	r9, r0
 8006634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006636:	2b00      	cmp	r3, #0
 8006638:	dd05      	ble.n	8006646 <_dtoa_r+0x84e>
 800663a:	4621      	mov	r1, r4
 800663c:	461a      	mov	r2, r3
 800663e:	4658      	mov	r0, fp
 8006640:	f000 fcfa 	bl	8007038 <__lshift>
 8006644:	4604      	mov	r4, r0
 8006646:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006648:	2b00      	cmp	r3, #0
 800664a:	d053      	beq.n	80066f4 <_dtoa_r+0x8fc>
 800664c:	4621      	mov	r1, r4
 800664e:	4648      	mov	r0, r9
 8006650:	f000 fd5e 	bl	8007110 <__mcmp>
 8006654:	2800      	cmp	r0, #0
 8006656:	da4d      	bge.n	80066f4 <_dtoa_r+0x8fc>
 8006658:	1e7b      	subs	r3, r7, #1
 800665a:	9304      	str	r3, [sp, #16]
 800665c:	4649      	mov	r1, r9
 800665e:	2300      	movs	r3, #0
 8006660:	220a      	movs	r2, #10
 8006662:	4658      	mov	r0, fp
 8006664:	f000 faf2 	bl	8006c4c <__multadd>
 8006668:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800666a:	4681      	mov	r9, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	f000 816c 	beq.w	800694a <_dtoa_r+0xb52>
 8006672:	2300      	movs	r3, #0
 8006674:	4629      	mov	r1, r5
 8006676:	220a      	movs	r2, #10
 8006678:	4658      	mov	r0, fp
 800667a:	f000 fae7 	bl	8006c4c <__multadd>
 800667e:	9b08      	ldr	r3, [sp, #32]
 8006680:	2b00      	cmp	r3, #0
 8006682:	4605      	mov	r5, r0
 8006684:	dc61      	bgt.n	800674a <_dtoa_r+0x952>
 8006686:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006688:	2b02      	cmp	r3, #2
 800668a:	dc3b      	bgt.n	8006704 <_dtoa_r+0x90c>
 800668c:	e05d      	b.n	800674a <_dtoa_r+0x952>
 800668e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006690:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006694:	e746      	b.n	8006524 <_dtoa_r+0x72c>
 8006696:	9b07      	ldr	r3, [sp, #28]
 8006698:	1e5c      	subs	r4, r3, #1
 800669a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800669c:	42a3      	cmp	r3, r4
 800669e:	bfbf      	itttt	lt
 80066a0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80066a2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80066a4:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80066a6:	1ae3      	sublt	r3, r4, r3
 80066a8:	bfb4      	ite	lt
 80066aa:	18d2      	addlt	r2, r2, r3
 80066ac:	1b1c      	subge	r4, r3, r4
 80066ae:	9b07      	ldr	r3, [sp, #28]
 80066b0:	bfbc      	itt	lt
 80066b2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80066b4:	2400      	movlt	r4, #0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	bfb5      	itete	lt
 80066ba:	eba8 0603 	sublt.w	r6, r8, r3
 80066be:	9b07      	ldrge	r3, [sp, #28]
 80066c0:	2300      	movlt	r3, #0
 80066c2:	4646      	movge	r6, r8
 80066c4:	e730      	b.n	8006528 <_dtoa_r+0x730>
 80066c6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80066c8:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80066ca:	4646      	mov	r6, r8
 80066cc:	e735      	b.n	800653a <_dtoa_r+0x742>
 80066ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066d0:	e75c      	b.n	800658c <_dtoa_r+0x794>
 80066d2:	2300      	movs	r3, #0
 80066d4:	e788      	b.n	80065e8 <_dtoa_r+0x7f0>
 80066d6:	9b02      	ldr	r3, [sp, #8]
 80066d8:	e786      	b.n	80065e8 <_dtoa_r+0x7f0>
 80066da:	2300      	movs	r3, #0
 80066dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80066de:	e788      	b.n	80065f2 <_dtoa_r+0x7fa>
 80066e0:	d09f      	beq.n	8006622 <_dtoa_r+0x82a>
 80066e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066e4:	331c      	adds	r3, #28
 80066e6:	441a      	add	r2, r3
 80066e8:	4498      	add	r8, r3
 80066ea:	441e      	add	r6, r3
 80066ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80066ee:	e798      	b.n	8006622 <_dtoa_r+0x82a>
 80066f0:	4603      	mov	r3, r0
 80066f2:	e7f6      	b.n	80066e2 <_dtoa_r+0x8ea>
 80066f4:	9b07      	ldr	r3, [sp, #28]
 80066f6:	9704      	str	r7, [sp, #16]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	dc20      	bgt.n	800673e <_dtoa_r+0x946>
 80066fc:	9308      	str	r3, [sp, #32]
 80066fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006700:	2b02      	cmp	r3, #2
 8006702:	dd1e      	ble.n	8006742 <_dtoa_r+0x94a>
 8006704:	9b08      	ldr	r3, [sp, #32]
 8006706:	2b00      	cmp	r3, #0
 8006708:	f47f aebc 	bne.w	8006484 <_dtoa_r+0x68c>
 800670c:	4621      	mov	r1, r4
 800670e:	2205      	movs	r2, #5
 8006710:	4658      	mov	r0, fp
 8006712:	f000 fa9b 	bl	8006c4c <__multadd>
 8006716:	4601      	mov	r1, r0
 8006718:	4604      	mov	r4, r0
 800671a:	4648      	mov	r0, r9
 800671c:	f000 fcf8 	bl	8007110 <__mcmp>
 8006720:	2800      	cmp	r0, #0
 8006722:	f77f aeaf 	ble.w	8006484 <_dtoa_r+0x68c>
 8006726:	4656      	mov	r6, sl
 8006728:	2331      	movs	r3, #49	@ 0x31
 800672a:	f806 3b01 	strb.w	r3, [r6], #1
 800672e:	9b04      	ldr	r3, [sp, #16]
 8006730:	3301      	adds	r3, #1
 8006732:	9304      	str	r3, [sp, #16]
 8006734:	e6aa      	b.n	800648c <_dtoa_r+0x694>
 8006736:	9c07      	ldr	r4, [sp, #28]
 8006738:	9704      	str	r7, [sp, #16]
 800673a:	4625      	mov	r5, r4
 800673c:	e7f3      	b.n	8006726 <_dtoa_r+0x92e>
 800673e:	9b07      	ldr	r3, [sp, #28]
 8006740:	9308      	str	r3, [sp, #32]
 8006742:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006744:	2b00      	cmp	r3, #0
 8006746:	f000 8104 	beq.w	8006952 <_dtoa_r+0xb5a>
 800674a:	2e00      	cmp	r6, #0
 800674c:	dd05      	ble.n	800675a <_dtoa_r+0x962>
 800674e:	4629      	mov	r1, r5
 8006750:	4632      	mov	r2, r6
 8006752:	4658      	mov	r0, fp
 8006754:	f000 fc70 	bl	8007038 <__lshift>
 8006758:	4605      	mov	r5, r0
 800675a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800675c:	2b00      	cmp	r3, #0
 800675e:	d05a      	beq.n	8006816 <_dtoa_r+0xa1e>
 8006760:	6869      	ldr	r1, [r5, #4]
 8006762:	4658      	mov	r0, fp
 8006764:	f000 fa10 	bl	8006b88 <_Balloc>
 8006768:	4606      	mov	r6, r0
 800676a:	b928      	cbnz	r0, 8006778 <_dtoa_r+0x980>
 800676c:	4b84      	ldr	r3, [pc, #528]	@ (8006980 <_dtoa_r+0xb88>)
 800676e:	4602      	mov	r2, r0
 8006770:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006774:	f7ff bb54 	b.w	8005e20 <_dtoa_r+0x28>
 8006778:	692a      	ldr	r2, [r5, #16]
 800677a:	3202      	adds	r2, #2
 800677c:	0092      	lsls	r2, r2, #2
 800677e:	f105 010c 	add.w	r1, r5, #12
 8006782:	300c      	adds	r0, #12
 8006784:	f001 ff5e 	bl	8008644 <memcpy>
 8006788:	2201      	movs	r2, #1
 800678a:	4631      	mov	r1, r6
 800678c:	4658      	mov	r0, fp
 800678e:	f000 fc53 	bl	8007038 <__lshift>
 8006792:	f10a 0301 	add.w	r3, sl, #1
 8006796:	9307      	str	r3, [sp, #28]
 8006798:	9b08      	ldr	r3, [sp, #32]
 800679a:	4453      	add	r3, sl
 800679c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800679e:	9b02      	ldr	r3, [sp, #8]
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	462f      	mov	r7, r5
 80067a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80067a8:	4605      	mov	r5, r0
 80067aa:	9b07      	ldr	r3, [sp, #28]
 80067ac:	4621      	mov	r1, r4
 80067ae:	3b01      	subs	r3, #1
 80067b0:	4648      	mov	r0, r9
 80067b2:	9302      	str	r3, [sp, #8]
 80067b4:	f7ff fa96 	bl	8005ce4 <quorem>
 80067b8:	4639      	mov	r1, r7
 80067ba:	9008      	str	r0, [sp, #32]
 80067bc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80067c0:	4648      	mov	r0, r9
 80067c2:	f000 fca5 	bl	8007110 <__mcmp>
 80067c6:	462a      	mov	r2, r5
 80067c8:	9009      	str	r0, [sp, #36]	@ 0x24
 80067ca:	4621      	mov	r1, r4
 80067cc:	4658      	mov	r0, fp
 80067ce:	f000 fcbb 	bl	8007148 <__mdiff>
 80067d2:	68c2      	ldr	r2, [r0, #12]
 80067d4:	4606      	mov	r6, r0
 80067d6:	bb02      	cbnz	r2, 800681a <_dtoa_r+0xa22>
 80067d8:	4601      	mov	r1, r0
 80067da:	4648      	mov	r0, r9
 80067dc:	f000 fc98 	bl	8007110 <__mcmp>
 80067e0:	4602      	mov	r2, r0
 80067e2:	4631      	mov	r1, r6
 80067e4:	4658      	mov	r0, fp
 80067e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80067e8:	f000 fa0e 	bl	8006c08 <_Bfree>
 80067ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80067f0:	9e07      	ldr	r6, [sp, #28]
 80067f2:	ea43 0102 	orr.w	r1, r3, r2
 80067f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067f8:	4319      	orrs	r1, r3
 80067fa:	d110      	bne.n	800681e <_dtoa_r+0xa26>
 80067fc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006800:	d029      	beq.n	8006856 <_dtoa_r+0xa5e>
 8006802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006804:	2b00      	cmp	r3, #0
 8006806:	dd02      	ble.n	800680e <_dtoa_r+0xa16>
 8006808:	9b08      	ldr	r3, [sp, #32]
 800680a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800680e:	9b02      	ldr	r3, [sp, #8]
 8006810:	f883 8000 	strb.w	r8, [r3]
 8006814:	e63b      	b.n	800648e <_dtoa_r+0x696>
 8006816:	4628      	mov	r0, r5
 8006818:	e7bb      	b.n	8006792 <_dtoa_r+0x99a>
 800681a:	2201      	movs	r2, #1
 800681c:	e7e1      	b.n	80067e2 <_dtoa_r+0x9ea>
 800681e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006820:	2b00      	cmp	r3, #0
 8006822:	db04      	blt.n	800682e <_dtoa_r+0xa36>
 8006824:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006826:	430b      	orrs	r3, r1
 8006828:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800682a:	430b      	orrs	r3, r1
 800682c:	d120      	bne.n	8006870 <_dtoa_r+0xa78>
 800682e:	2a00      	cmp	r2, #0
 8006830:	dded      	ble.n	800680e <_dtoa_r+0xa16>
 8006832:	4649      	mov	r1, r9
 8006834:	2201      	movs	r2, #1
 8006836:	4658      	mov	r0, fp
 8006838:	f000 fbfe 	bl	8007038 <__lshift>
 800683c:	4621      	mov	r1, r4
 800683e:	4681      	mov	r9, r0
 8006840:	f000 fc66 	bl	8007110 <__mcmp>
 8006844:	2800      	cmp	r0, #0
 8006846:	dc03      	bgt.n	8006850 <_dtoa_r+0xa58>
 8006848:	d1e1      	bne.n	800680e <_dtoa_r+0xa16>
 800684a:	f018 0f01 	tst.w	r8, #1
 800684e:	d0de      	beq.n	800680e <_dtoa_r+0xa16>
 8006850:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006854:	d1d8      	bne.n	8006808 <_dtoa_r+0xa10>
 8006856:	9a02      	ldr	r2, [sp, #8]
 8006858:	2339      	movs	r3, #57	@ 0x39
 800685a:	7013      	strb	r3, [r2, #0]
 800685c:	4633      	mov	r3, r6
 800685e:	461e      	mov	r6, r3
 8006860:	3b01      	subs	r3, #1
 8006862:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006866:	2a39      	cmp	r2, #57	@ 0x39
 8006868:	d052      	beq.n	8006910 <_dtoa_r+0xb18>
 800686a:	3201      	adds	r2, #1
 800686c:	701a      	strb	r2, [r3, #0]
 800686e:	e60e      	b.n	800648e <_dtoa_r+0x696>
 8006870:	2a00      	cmp	r2, #0
 8006872:	dd07      	ble.n	8006884 <_dtoa_r+0xa8c>
 8006874:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006878:	d0ed      	beq.n	8006856 <_dtoa_r+0xa5e>
 800687a:	9a02      	ldr	r2, [sp, #8]
 800687c:	f108 0301 	add.w	r3, r8, #1
 8006880:	7013      	strb	r3, [r2, #0]
 8006882:	e604      	b.n	800648e <_dtoa_r+0x696>
 8006884:	9b07      	ldr	r3, [sp, #28]
 8006886:	9a07      	ldr	r2, [sp, #28]
 8006888:	f803 8c01 	strb.w	r8, [r3, #-1]
 800688c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800688e:	4293      	cmp	r3, r2
 8006890:	d028      	beq.n	80068e4 <_dtoa_r+0xaec>
 8006892:	4649      	mov	r1, r9
 8006894:	2300      	movs	r3, #0
 8006896:	220a      	movs	r2, #10
 8006898:	4658      	mov	r0, fp
 800689a:	f000 f9d7 	bl	8006c4c <__multadd>
 800689e:	42af      	cmp	r7, r5
 80068a0:	4681      	mov	r9, r0
 80068a2:	f04f 0300 	mov.w	r3, #0
 80068a6:	f04f 020a 	mov.w	r2, #10
 80068aa:	4639      	mov	r1, r7
 80068ac:	4658      	mov	r0, fp
 80068ae:	d107      	bne.n	80068c0 <_dtoa_r+0xac8>
 80068b0:	f000 f9cc 	bl	8006c4c <__multadd>
 80068b4:	4607      	mov	r7, r0
 80068b6:	4605      	mov	r5, r0
 80068b8:	9b07      	ldr	r3, [sp, #28]
 80068ba:	3301      	adds	r3, #1
 80068bc:	9307      	str	r3, [sp, #28]
 80068be:	e774      	b.n	80067aa <_dtoa_r+0x9b2>
 80068c0:	f000 f9c4 	bl	8006c4c <__multadd>
 80068c4:	4629      	mov	r1, r5
 80068c6:	4607      	mov	r7, r0
 80068c8:	2300      	movs	r3, #0
 80068ca:	220a      	movs	r2, #10
 80068cc:	4658      	mov	r0, fp
 80068ce:	f000 f9bd 	bl	8006c4c <__multadd>
 80068d2:	4605      	mov	r5, r0
 80068d4:	e7f0      	b.n	80068b8 <_dtoa_r+0xac0>
 80068d6:	9b08      	ldr	r3, [sp, #32]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	bfcc      	ite	gt
 80068dc:	461e      	movgt	r6, r3
 80068de:	2601      	movle	r6, #1
 80068e0:	4456      	add	r6, sl
 80068e2:	2700      	movs	r7, #0
 80068e4:	4649      	mov	r1, r9
 80068e6:	2201      	movs	r2, #1
 80068e8:	4658      	mov	r0, fp
 80068ea:	f000 fba5 	bl	8007038 <__lshift>
 80068ee:	4621      	mov	r1, r4
 80068f0:	4681      	mov	r9, r0
 80068f2:	f000 fc0d 	bl	8007110 <__mcmp>
 80068f6:	2800      	cmp	r0, #0
 80068f8:	dcb0      	bgt.n	800685c <_dtoa_r+0xa64>
 80068fa:	d102      	bne.n	8006902 <_dtoa_r+0xb0a>
 80068fc:	f018 0f01 	tst.w	r8, #1
 8006900:	d1ac      	bne.n	800685c <_dtoa_r+0xa64>
 8006902:	4633      	mov	r3, r6
 8006904:	461e      	mov	r6, r3
 8006906:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800690a:	2a30      	cmp	r2, #48	@ 0x30
 800690c:	d0fa      	beq.n	8006904 <_dtoa_r+0xb0c>
 800690e:	e5be      	b.n	800648e <_dtoa_r+0x696>
 8006910:	459a      	cmp	sl, r3
 8006912:	d1a4      	bne.n	800685e <_dtoa_r+0xa66>
 8006914:	9b04      	ldr	r3, [sp, #16]
 8006916:	3301      	adds	r3, #1
 8006918:	9304      	str	r3, [sp, #16]
 800691a:	2331      	movs	r3, #49	@ 0x31
 800691c:	f88a 3000 	strb.w	r3, [sl]
 8006920:	e5b5      	b.n	800648e <_dtoa_r+0x696>
 8006922:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006924:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006984 <_dtoa_r+0xb8c>
 8006928:	b11b      	cbz	r3, 8006932 <_dtoa_r+0xb3a>
 800692a:	f10a 0308 	add.w	r3, sl, #8
 800692e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006930:	6013      	str	r3, [r2, #0]
 8006932:	4650      	mov	r0, sl
 8006934:	b017      	add	sp, #92	@ 0x5c
 8006936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800693a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800693c:	2b01      	cmp	r3, #1
 800693e:	f77f ae3d 	ble.w	80065bc <_dtoa_r+0x7c4>
 8006942:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006944:	930a      	str	r3, [sp, #40]	@ 0x28
 8006946:	2001      	movs	r0, #1
 8006948:	e65b      	b.n	8006602 <_dtoa_r+0x80a>
 800694a:	9b08      	ldr	r3, [sp, #32]
 800694c:	2b00      	cmp	r3, #0
 800694e:	f77f aed6 	ble.w	80066fe <_dtoa_r+0x906>
 8006952:	4656      	mov	r6, sl
 8006954:	4621      	mov	r1, r4
 8006956:	4648      	mov	r0, r9
 8006958:	f7ff f9c4 	bl	8005ce4 <quorem>
 800695c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006960:	f806 8b01 	strb.w	r8, [r6], #1
 8006964:	9b08      	ldr	r3, [sp, #32]
 8006966:	eba6 020a 	sub.w	r2, r6, sl
 800696a:	4293      	cmp	r3, r2
 800696c:	ddb3      	ble.n	80068d6 <_dtoa_r+0xade>
 800696e:	4649      	mov	r1, r9
 8006970:	2300      	movs	r3, #0
 8006972:	220a      	movs	r2, #10
 8006974:	4658      	mov	r0, fp
 8006976:	f000 f969 	bl	8006c4c <__multadd>
 800697a:	4681      	mov	r9, r0
 800697c:	e7ea      	b.n	8006954 <_dtoa_r+0xb5c>
 800697e:	bf00      	nop
 8006980:	0800952d 	.word	0x0800952d
 8006984:	080094b1 	.word	0x080094b1

08006988 <_free_r>:
 8006988:	b538      	push	{r3, r4, r5, lr}
 800698a:	4605      	mov	r5, r0
 800698c:	2900      	cmp	r1, #0
 800698e:	d041      	beq.n	8006a14 <_free_r+0x8c>
 8006990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006994:	1f0c      	subs	r4, r1, #4
 8006996:	2b00      	cmp	r3, #0
 8006998:	bfb8      	it	lt
 800699a:	18e4      	addlt	r4, r4, r3
 800699c:	f000 f8e8 	bl	8006b70 <__malloc_lock>
 80069a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006a18 <_free_r+0x90>)
 80069a2:	6813      	ldr	r3, [r2, #0]
 80069a4:	b933      	cbnz	r3, 80069b4 <_free_r+0x2c>
 80069a6:	6063      	str	r3, [r4, #4]
 80069a8:	6014      	str	r4, [r2, #0]
 80069aa:	4628      	mov	r0, r5
 80069ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069b0:	f000 b8e4 	b.w	8006b7c <__malloc_unlock>
 80069b4:	42a3      	cmp	r3, r4
 80069b6:	d908      	bls.n	80069ca <_free_r+0x42>
 80069b8:	6820      	ldr	r0, [r4, #0]
 80069ba:	1821      	adds	r1, r4, r0
 80069bc:	428b      	cmp	r3, r1
 80069be:	bf01      	itttt	eq
 80069c0:	6819      	ldreq	r1, [r3, #0]
 80069c2:	685b      	ldreq	r3, [r3, #4]
 80069c4:	1809      	addeq	r1, r1, r0
 80069c6:	6021      	streq	r1, [r4, #0]
 80069c8:	e7ed      	b.n	80069a6 <_free_r+0x1e>
 80069ca:	461a      	mov	r2, r3
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	b10b      	cbz	r3, 80069d4 <_free_r+0x4c>
 80069d0:	42a3      	cmp	r3, r4
 80069d2:	d9fa      	bls.n	80069ca <_free_r+0x42>
 80069d4:	6811      	ldr	r1, [r2, #0]
 80069d6:	1850      	adds	r0, r2, r1
 80069d8:	42a0      	cmp	r0, r4
 80069da:	d10b      	bne.n	80069f4 <_free_r+0x6c>
 80069dc:	6820      	ldr	r0, [r4, #0]
 80069de:	4401      	add	r1, r0
 80069e0:	1850      	adds	r0, r2, r1
 80069e2:	4283      	cmp	r3, r0
 80069e4:	6011      	str	r1, [r2, #0]
 80069e6:	d1e0      	bne.n	80069aa <_free_r+0x22>
 80069e8:	6818      	ldr	r0, [r3, #0]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	6053      	str	r3, [r2, #4]
 80069ee:	4408      	add	r0, r1
 80069f0:	6010      	str	r0, [r2, #0]
 80069f2:	e7da      	b.n	80069aa <_free_r+0x22>
 80069f4:	d902      	bls.n	80069fc <_free_r+0x74>
 80069f6:	230c      	movs	r3, #12
 80069f8:	602b      	str	r3, [r5, #0]
 80069fa:	e7d6      	b.n	80069aa <_free_r+0x22>
 80069fc:	6820      	ldr	r0, [r4, #0]
 80069fe:	1821      	adds	r1, r4, r0
 8006a00:	428b      	cmp	r3, r1
 8006a02:	bf04      	itt	eq
 8006a04:	6819      	ldreq	r1, [r3, #0]
 8006a06:	685b      	ldreq	r3, [r3, #4]
 8006a08:	6063      	str	r3, [r4, #4]
 8006a0a:	bf04      	itt	eq
 8006a0c:	1809      	addeq	r1, r1, r0
 8006a0e:	6021      	streq	r1, [r4, #0]
 8006a10:	6054      	str	r4, [r2, #4]
 8006a12:	e7ca      	b.n	80069aa <_free_r+0x22>
 8006a14:	bd38      	pop	{r3, r4, r5, pc}
 8006a16:	bf00      	nop
 8006a18:	20000478 	.word	0x20000478

08006a1c <malloc>:
 8006a1c:	4b02      	ldr	r3, [pc, #8]	@ (8006a28 <malloc+0xc>)
 8006a1e:	4601      	mov	r1, r0
 8006a20:	6818      	ldr	r0, [r3, #0]
 8006a22:	f000 b825 	b.w	8006a70 <_malloc_r>
 8006a26:	bf00      	nop
 8006a28:	20000018 	.word	0x20000018

08006a2c <sbrk_aligned>:
 8006a2c:	b570      	push	{r4, r5, r6, lr}
 8006a2e:	4e0f      	ldr	r6, [pc, #60]	@ (8006a6c <sbrk_aligned+0x40>)
 8006a30:	460c      	mov	r4, r1
 8006a32:	6831      	ldr	r1, [r6, #0]
 8006a34:	4605      	mov	r5, r0
 8006a36:	b911      	cbnz	r1, 8006a3e <sbrk_aligned+0x12>
 8006a38:	f001 fdf4 	bl	8008624 <_sbrk_r>
 8006a3c:	6030      	str	r0, [r6, #0]
 8006a3e:	4621      	mov	r1, r4
 8006a40:	4628      	mov	r0, r5
 8006a42:	f001 fdef 	bl	8008624 <_sbrk_r>
 8006a46:	1c43      	adds	r3, r0, #1
 8006a48:	d103      	bne.n	8006a52 <sbrk_aligned+0x26>
 8006a4a:	f04f 34ff 	mov.w	r4, #4294967295
 8006a4e:	4620      	mov	r0, r4
 8006a50:	bd70      	pop	{r4, r5, r6, pc}
 8006a52:	1cc4      	adds	r4, r0, #3
 8006a54:	f024 0403 	bic.w	r4, r4, #3
 8006a58:	42a0      	cmp	r0, r4
 8006a5a:	d0f8      	beq.n	8006a4e <sbrk_aligned+0x22>
 8006a5c:	1a21      	subs	r1, r4, r0
 8006a5e:	4628      	mov	r0, r5
 8006a60:	f001 fde0 	bl	8008624 <_sbrk_r>
 8006a64:	3001      	adds	r0, #1
 8006a66:	d1f2      	bne.n	8006a4e <sbrk_aligned+0x22>
 8006a68:	e7ef      	b.n	8006a4a <sbrk_aligned+0x1e>
 8006a6a:	bf00      	nop
 8006a6c:	20000474 	.word	0x20000474

08006a70 <_malloc_r>:
 8006a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a74:	1ccd      	adds	r5, r1, #3
 8006a76:	f025 0503 	bic.w	r5, r5, #3
 8006a7a:	3508      	adds	r5, #8
 8006a7c:	2d0c      	cmp	r5, #12
 8006a7e:	bf38      	it	cc
 8006a80:	250c      	movcc	r5, #12
 8006a82:	2d00      	cmp	r5, #0
 8006a84:	4606      	mov	r6, r0
 8006a86:	db01      	blt.n	8006a8c <_malloc_r+0x1c>
 8006a88:	42a9      	cmp	r1, r5
 8006a8a:	d904      	bls.n	8006a96 <_malloc_r+0x26>
 8006a8c:	230c      	movs	r3, #12
 8006a8e:	6033      	str	r3, [r6, #0]
 8006a90:	2000      	movs	r0, #0
 8006a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b6c <_malloc_r+0xfc>
 8006a9a:	f000 f869 	bl	8006b70 <__malloc_lock>
 8006a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8006aa2:	461c      	mov	r4, r3
 8006aa4:	bb44      	cbnz	r4, 8006af8 <_malloc_r+0x88>
 8006aa6:	4629      	mov	r1, r5
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	f7ff ffbf 	bl	8006a2c <sbrk_aligned>
 8006aae:	1c43      	adds	r3, r0, #1
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	d158      	bne.n	8006b66 <_malloc_r+0xf6>
 8006ab4:	f8d8 4000 	ldr.w	r4, [r8]
 8006ab8:	4627      	mov	r7, r4
 8006aba:	2f00      	cmp	r7, #0
 8006abc:	d143      	bne.n	8006b46 <_malloc_r+0xd6>
 8006abe:	2c00      	cmp	r4, #0
 8006ac0:	d04b      	beq.n	8006b5a <_malloc_r+0xea>
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	4639      	mov	r1, r7
 8006ac6:	4630      	mov	r0, r6
 8006ac8:	eb04 0903 	add.w	r9, r4, r3
 8006acc:	f001 fdaa 	bl	8008624 <_sbrk_r>
 8006ad0:	4581      	cmp	r9, r0
 8006ad2:	d142      	bne.n	8006b5a <_malloc_r+0xea>
 8006ad4:	6821      	ldr	r1, [r4, #0]
 8006ad6:	1a6d      	subs	r5, r5, r1
 8006ad8:	4629      	mov	r1, r5
 8006ada:	4630      	mov	r0, r6
 8006adc:	f7ff ffa6 	bl	8006a2c <sbrk_aligned>
 8006ae0:	3001      	adds	r0, #1
 8006ae2:	d03a      	beq.n	8006b5a <_malloc_r+0xea>
 8006ae4:	6823      	ldr	r3, [r4, #0]
 8006ae6:	442b      	add	r3, r5
 8006ae8:	6023      	str	r3, [r4, #0]
 8006aea:	f8d8 3000 	ldr.w	r3, [r8]
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	bb62      	cbnz	r2, 8006b4c <_malloc_r+0xdc>
 8006af2:	f8c8 7000 	str.w	r7, [r8]
 8006af6:	e00f      	b.n	8006b18 <_malloc_r+0xa8>
 8006af8:	6822      	ldr	r2, [r4, #0]
 8006afa:	1b52      	subs	r2, r2, r5
 8006afc:	d420      	bmi.n	8006b40 <_malloc_r+0xd0>
 8006afe:	2a0b      	cmp	r2, #11
 8006b00:	d917      	bls.n	8006b32 <_malloc_r+0xc2>
 8006b02:	1961      	adds	r1, r4, r5
 8006b04:	42a3      	cmp	r3, r4
 8006b06:	6025      	str	r5, [r4, #0]
 8006b08:	bf18      	it	ne
 8006b0a:	6059      	strne	r1, [r3, #4]
 8006b0c:	6863      	ldr	r3, [r4, #4]
 8006b0e:	bf08      	it	eq
 8006b10:	f8c8 1000 	streq.w	r1, [r8]
 8006b14:	5162      	str	r2, [r4, r5]
 8006b16:	604b      	str	r3, [r1, #4]
 8006b18:	4630      	mov	r0, r6
 8006b1a:	f000 f82f 	bl	8006b7c <__malloc_unlock>
 8006b1e:	f104 000b 	add.w	r0, r4, #11
 8006b22:	1d23      	adds	r3, r4, #4
 8006b24:	f020 0007 	bic.w	r0, r0, #7
 8006b28:	1ac2      	subs	r2, r0, r3
 8006b2a:	bf1c      	itt	ne
 8006b2c:	1a1b      	subne	r3, r3, r0
 8006b2e:	50a3      	strne	r3, [r4, r2]
 8006b30:	e7af      	b.n	8006a92 <_malloc_r+0x22>
 8006b32:	6862      	ldr	r2, [r4, #4]
 8006b34:	42a3      	cmp	r3, r4
 8006b36:	bf0c      	ite	eq
 8006b38:	f8c8 2000 	streq.w	r2, [r8]
 8006b3c:	605a      	strne	r2, [r3, #4]
 8006b3e:	e7eb      	b.n	8006b18 <_malloc_r+0xa8>
 8006b40:	4623      	mov	r3, r4
 8006b42:	6864      	ldr	r4, [r4, #4]
 8006b44:	e7ae      	b.n	8006aa4 <_malloc_r+0x34>
 8006b46:	463c      	mov	r4, r7
 8006b48:	687f      	ldr	r7, [r7, #4]
 8006b4a:	e7b6      	b.n	8006aba <_malloc_r+0x4a>
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	42a3      	cmp	r3, r4
 8006b52:	d1fb      	bne.n	8006b4c <_malloc_r+0xdc>
 8006b54:	2300      	movs	r3, #0
 8006b56:	6053      	str	r3, [r2, #4]
 8006b58:	e7de      	b.n	8006b18 <_malloc_r+0xa8>
 8006b5a:	230c      	movs	r3, #12
 8006b5c:	6033      	str	r3, [r6, #0]
 8006b5e:	4630      	mov	r0, r6
 8006b60:	f000 f80c 	bl	8006b7c <__malloc_unlock>
 8006b64:	e794      	b.n	8006a90 <_malloc_r+0x20>
 8006b66:	6005      	str	r5, [r0, #0]
 8006b68:	e7d6      	b.n	8006b18 <_malloc_r+0xa8>
 8006b6a:	bf00      	nop
 8006b6c:	20000478 	.word	0x20000478

08006b70 <__malloc_lock>:
 8006b70:	4801      	ldr	r0, [pc, #4]	@ (8006b78 <__malloc_lock+0x8>)
 8006b72:	f7ff b8b0 	b.w	8005cd6 <__retarget_lock_acquire_recursive>
 8006b76:	bf00      	nop
 8006b78:	20000470 	.word	0x20000470

08006b7c <__malloc_unlock>:
 8006b7c:	4801      	ldr	r0, [pc, #4]	@ (8006b84 <__malloc_unlock+0x8>)
 8006b7e:	f7ff b8ab 	b.w	8005cd8 <__retarget_lock_release_recursive>
 8006b82:	bf00      	nop
 8006b84:	20000470 	.word	0x20000470

08006b88 <_Balloc>:
 8006b88:	b570      	push	{r4, r5, r6, lr}
 8006b8a:	69c6      	ldr	r6, [r0, #28]
 8006b8c:	4604      	mov	r4, r0
 8006b8e:	460d      	mov	r5, r1
 8006b90:	b976      	cbnz	r6, 8006bb0 <_Balloc+0x28>
 8006b92:	2010      	movs	r0, #16
 8006b94:	f7ff ff42 	bl	8006a1c <malloc>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	61e0      	str	r0, [r4, #28]
 8006b9c:	b920      	cbnz	r0, 8006ba8 <_Balloc+0x20>
 8006b9e:	4b18      	ldr	r3, [pc, #96]	@ (8006c00 <_Balloc+0x78>)
 8006ba0:	4818      	ldr	r0, [pc, #96]	@ (8006c04 <_Balloc+0x7c>)
 8006ba2:	216b      	movs	r1, #107	@ 0x6b
 8006ba4:	f001 fd62 	bl	800866c <__assert_func>
 8006ba8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bac:	6006      	str	r6, [r0, #0]
 8006bae:	60c6      	str	r6, [r0, #12]
 8006bb0:	69e6      	ldr	r6, [r4, #28]
 8006bb2:	68f3      	ldr	r3, [r6, #12]
 8006bb4:	b183      	cbz	r3, 8006bd8 <_Balloc+0x50>
 8006bb6:	69e3      	ldr	r3, [r4, #28]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006bbe:	b9b8      	cbnz	r0, 8006bf0 <_Balloc+0x68>
 8006bc0:	2101      	movs	r1, #1
 8006bc2:	fa01 f605 	lsl.w	r6, r1, r5
 8006bc6:	1d72      	adds	r2, r6, #5
 8006bc8:	0092      	lsls	r2, r2, #2
 8006bca:	4620      	mov	r0, r4
 8006bcc:	f001 fd6c 	bl	80086a8 <_calloc_r>
 8006bd0:	b160      	cbz	r0, 8006bec <_Balloc+0x64>
 8006bd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006bd6:	e00e      	b.n	8006bf6 <_Balloc+0x6e>
 8006bd8:	2221      	movs	r2, #33	@ 0x21
 8006bda:	2104      	movs	r1, #4
 8006bdc:	4620      	mov	r0, r4
 8006bde:	f001 fd63 	bl	80086a8 <_calloc_r>
 8006be2:	69e3      	ldr	r3, [r4, #28]
 8006be4:	60f0      	str	r0, [r6, #12]
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1e4      	bne.n	8006bb6 <_Balloc+0x2e>
 8006bec:	2000      	movs	r0, #0
 8006bee:	bd70      	pop	{r4, r5, r6, pc}
 8006bf0:	6802      	ldr	r2, [r0, #0]
 8006bf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006bfc:	e7f7      	b.n	8006bee <_Balloc+0x66>
 8006bfe:	bf00      	nop
 8006c00:	080094be 	.word	0x080094be
 8006c04:	0800953e 	.word	0x0800953e

08006c08 <_Bfree>:
 8006c08:	b570      	push	{r4, r5, r6, lr}
 8006c0a:	69c6      	ldr	r6, [r0, #28]
 8006c0c:	4605      	mov	r5, r0
 8006c0e:	460c      	mov	r4, r1
 8006c10:	b976      	cbnz	r6, 8006c30 <_Bfree+0x28>
 8006c12:	2010      	movs	r0, #16
 8006c14:	f7ff ff02 	bl	8006a1c <malloc>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	61e8      	str	r0, [r5, #28]
 8006c1c:	b920      	cbnz	r0, 8006c28 <_Bfree+0x20>
 8006c1e:	4b09      	ldr	r3, [pc, #36]	@ (8006c44 <_Bfree+0x3c>)
 8006c20:	4809      	ldr	r0, [pc, #36]	@ (8006c48 <_Bfree+0x40>)
 8006c22:	218f      	movs	r1, #143	@ 0x8f
 8006c24:	f001 fd22 	bl	800866c <__assert_func>
 8006c28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c2c:	6006      	str	r6, [r0, #0]
 8006c2e:	60c6      	str	r6, [r0, #12]
 8006c30:	b13c      	cbz	r4, 8006c42 <_Bfree+0x3a>
 8006c32:	69eb      	ldr	r3, [r5, #28]
 8006c34:	6862      	ldr	r2, [r4, #4]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c3c:	6021      	str	r1, [r4, #0]
 8006c3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c42:	bd70      	pop	{r4, r5, r6, pc}
 8006c44:	080094be 	.word	0x080094be
 8006c48:	0800953e 	.word	0x0800953e

08006c4c <__multadd>:
 8006c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c50:	690d      	ldr	r5, [r1, #16]
 8006c52:	4607      	mov	r7, r0
 8006c54:	460c      	mov	r4, r1
 8006c56:	461e      	mov	r6, r3
 8006c58:	f101 0c14 	add.w	ip, r1, #20
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	f8dc 3000 	ldr.w	r3, [ip]
 8006c62:	b299      	uxth	r1, r3
 8006c64:	fb02 6101 	mla	r1, r2, r1, r6
 8006c68:	0c1e      	lsrs	r6, r3, #16
 8006c6a:	0c0b      	lsrs	r3, r1, #16
 8006c6c:	fb02 3306 	mla	r3, r2, r6, r3
 8006c70:	b289      	uxth	r1, r1
 8006c72:	3001      	adds	r0, #1
 8006c74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c78:	4285      	cmp	r5, r0
 8006c7a:	f84c 1b04 	str.w	r1, [ip], #4
 8006c7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c82:	dcec      	bgt.n	8006c5e <__multadd+0x12>
 8006c84:	b30e      	cbz	r6, 8006cca <__multadd+0x7e>
 8006c86:	68a3      	ldr	r3, [r4, #8]
 8006c88:	42ab      	cmp	r3, r5
 8006c8a:	dc19      	bgt.n	8006cc0 <__multadd+0x74>
 8006c8c:	6861      	ldr	r1, [r4, #4]
 8006c8e:	4638      	mov	r0, r7
 8006c90:	3101      	adds	r1, #1
 8006c92:	f7ff ff79 	bl	8006b88 <_Balloc>
 8006c96:	4680      	mov	r8, r0
 8006c98:	b928      	cbnz	r0, 8006ca6 <__multadd+0x5a>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8006cd0 <__multadd+0x84>)
 8006c9e:	480d      	ldr	r0, [pc, #52]	@ (8006cd4 <__multadd+0x88>)
 8006ca0:	21ba      	movs	r1, #186	@ 0xba
 8006ca2:	f001 fce3 	bl	800866c <__assert_func>
 8006ca6:	6922      	ldr	r2, [r4, #16]
 8006ca8:	3202      	adds	r2, #2
 8006caa:	f104 010c 	add.w	r1, r4, #12
 8006cae:	0092      	lsls	r2, r2, #2
 8006cb0:	300c      	adds	r0, #12
 8006cb2:	f001 fcc7 	bl	8008644 <memcpy>
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	4638      	mov	r0, r7
 8006cba:	f7ff ffa5 	bl	8006c08 <_Bfree>
 8006cbe:	4644      	mov	r4, r8
 8006cc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006cc4:	3501      	adds	r5, #1
 8006cc6:	615e      	str	r6, [r3, #20]
 8006cc8:	6125      	str	r5, [r4, #16]
 8006cca:	4620      	mov	r0, r4
 8006ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cd0:	0800952d 	.word	0x0800952d
 8006cd4:	0800953e 	.word	0x0800953e

08006cd8 <__s2b>:
 8006cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cdc:	460c      	mov	r4, r1
 8006cde:	4615      	mov	r5, r2
 8006ce0:	461f      	mov	r7, r3
 8006ce2:	2209      	movs	r2, #9
 8006ce4:	3308      	adds	r3, #8
 8006ce6:	4606      	mov	r6, r0
 8006ce8:	fb93 f3f2 	sdiv	r3, r3, r2
 8006cec:	2100      	movs	r1, #0
 8006cee:	2201      	movs	r2, #1
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	db09      	blt.n	8006d08 <__s2b+0x30>
 8006cf4:	4630      	mov	r0, r6
 8006cf6:	f7ff ff47 	bl	8006b88 <_Balloc>
 8006cfa:	b940      	cbnz	r0, 8006d0e <__s2b+0x36>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	4b19      	ldr	r3, [pc, #100]	@ (8006d64 <__s2b+0x8c>)
 8006d00:	4819      	ldr	r0, [pc, #100]	@ (8006d68 <__s2b+0x90>)
 8006d02:	21d3      	movs	r1, #211	@ 0xd3
 8006d04:	f001 fcb2 	bl	800866c <__assert_func>
 8006d08:	0052      	lsls	r2, r2, #1
 8006d0a:	3101      	adds	r1, #1
 8006d0c:	e7f0      	b.n	8006cf0 <__s2b+0x18>
 8006d0e:	9b08      	ldr	r3, [sp, #32]
 8006d10:	6143      	str	r3, [r0, #20]
 8006d12:	2d09      	cmp	r5, #9
 8006d14:	f04f 0301 	mov.w	r3, #1
 8006d18:	6103      	str	r3, [r0, #16]
 8006d1a:	dd16      	ble.n	8006d4a <__s2b+0x72>
 8006d1c:	f104 0909 	add.w	r9, r4, #9
 8006d20:	46c8      	mov	r8, r9
 8006d22:	442c      	add	r4, r5
 8006d24:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006d28:	4601      	mov	r1, r0
 8006d2a:	3b30      	subs	r3, #48	@ 0x30
 8006d2c:	220a      	movs	r2, #10
 8006d2e:	4630      	mov	r0, r6
 8006d30:	f7ff ff8c 	bl	8006c4c <__multadd>
 8006d34:	45a0      	cmp	r8, r4
 8006d36:	d1f5      	bne.n	8006d24 <__s2b+0x4c>
 8006d38:	f1a5 0408 	sub.w	r4, r5, #8
 8006d3c:	444c      	add	r4, r9
 8006d3e:	1b2d      	subs	r5, r5, r4
 8006d40:	1963      	adds	r3, r4, r5
 8006d42:	42bb      	cmp	r3, r7
 8006d44:	db04      	blt.n	8006d50 <__s2b+0x78>
 8006d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d4a:	340a      	adds	r4, #10
 8006d4c:	2509      	movs	r5, #9
 8006d4e:	e7f6      	b.n	8006d3e <__s2b+0x66>
 8006d50:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006d54:	4601      	mov	r1, r0
 8006d56:	3b30      	subs	r3, #48	@ 0x30
 8006d58:	220a      	movs	r2, #10
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f7ff ff76 	bl	8006c4c <__multadd>
 8006d60:	e7ee      	b.n	8006d40 <__s2b+0x68>
 8006d62:	bf00      	nop
 8006d64:	0800952d 	.word	0x0800952d
 8006d68:	0800953e 	.word	0x0800953e

08006d6c <__hi0bits>:
 8006d6c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d70:	4603      	mov	r3, r0
 8006d72:	bf36      	itet	cc
 8006d74:	0403      	lslcc	r3, r0, #16
 8006d76:	2000      	movcs	r0, #0
 8006d78:	2010      	movcc	r0, #16
 8006d7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d7e:	bf3c      	itt	cc
 8006d80:	021b      	lslcc	r3, r3, #8
 8006d82:	3008      	addcc	r0, #8
 8006d84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d88:	bf3c      	itt	cc
 8006d8a:	011b      	lslcc	r3, r3, #4
 8006d8c:	3004      	addcc	r0, #4
 8006d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d92:	bf3c      	itt	cc
 8006d94:	009b      	lslcc	r3, r3, #2
 8006d96:	3002      	addcc	r0, #2
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	db05      	blt.n	8006da8 <__hi0bits+0x3c>
 8006d9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006da0:	f100 0001 	add.w	r0, r0, #1
 8006da4:	bf08      	it	eq
 8006da6:	2020      	moveq	r0, #32
 8006da8:	4770      	bx	lr

08006daa <__lo0bits>:
 8006daa:	6803      	ldr	r3, [r0, #0]
 8006dac:	4602      	mov	r2, r0
 8006dae:	f013 0007 	ands.w	r0, r3, #7
 8006db2:	d00b      	beq.n	8006dcc <__lo0bits+0x22>
 8006db4:	07d9      	lsls	r1, r3, #31
 8006db6:	d421      	bmi.n	8006dfc <__lo0bits+0x52>
 8006db8:	0798      	lsls	r0, r3, #30
 8006dba:	bf49      	itett	mi
 8006dbc:	085b      	lsrmi	r3, r3, #1
 8006dbe:	089b      	lsrpl	r3, r3, #2
 8006dc0:	2001      	movmi	r0, #1
 8006dc2:	6013      	strmi	r3, [r2, #0]
 8006dc4:	bf5c      	itt	pl
 8006dc6:	6013      	strpl	r3, [r2, #0]
 8006dc8:	2002      	movpl	r0, #2
 8006dca:	4770      	bx	lr
 8006dcc:	b299      	uxth	r1, r3
 8006dce:	b909      	cbnz	r1, 8006dd4 <__lo0bits+0x2a>
 8006dd0:	0c1b      	lsrs	r3, r3, #16
 8006dd2:	2010      	movs	r0, #16
 8006dd4:	b2d9      	uxtb	r1, r3
 8006dd6:	b909      	cbnz	r1, 8006ddc <__lo0bits+0x32>
 8006dd8:	3008      	adds	r0, #8
 8006dda:	0a1b      	lsrs	r3, r3, #8
 8006ddc:	0719      	lsls	r1, r3, #28
 8006dde:	bf04      	itt	eq
 8006de0:	091b      	lsreq	r3, r3, #4
 8006de2:	3004      	addeq	r0, #4
 8006de4:	0799      	lsls	r1, r3, #30
 8006de6:	bf04      	itt	eq
 8006de8:	089b      	lsreq	r3, r3, #2
 8006dea:	3002      	addeq	r0, #2
 8006dec:	07d9      	lsls	r1, r3, #31
 8006dee:	d403      	bmi.n	8006df8 <__lo0bits+0x4e>
 8006df0:	085b      	lsrs	r3, r3, #1
 8006df2:	f100 0001 	add.w	r0, r0, #1
 8006df6:	d003      	beq.n	8006e00 <__lo0bits+0x56>
 8006df8:	6013      	str	r3, [r2, #0]
 8006dfa:	4770      	bx	lr
 8006dfc:	2000      	movs	r0, #0
 8006dfe:	4770      	bx	lr
 8006e00:	2020      	movs	r0, #32
 8006e02:	4770      	bx	lr

08006e04 <__i2b>:
 8006e04:	b510      	push	{r4, lr}
 8006e06:	460c      	mov	r4, r1
 8006e08:	2101      	movs	r1, #1
 8006e0a:	f7ff febd 	bl	8006b88 <_Balloc>
 8006e0e:	4602      	mov	r2, r0
 8006e10:	b928      	cbnz	r0, 8006e1e <__i2b+0x1a>
 8006e12:	4b05      	ldr	r3, [pc, #20]	@ (8006e28 <__i2b+0x24>)
 8006e14:	4805      	ldr	r0, [pc, #20]	@ (8006e2c <__i2b+0x28>)
 8006e16:	f240 1145 	movw	r1, #325	@ 0x145
 8006e1a:	f001 fc27 	bl	800866c <__assert_func>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	6144      	str	r4, [r0, #20]
 8006e22:	6103      	str	r3, [r0, #16]
 8006e24:	bd10      	pop	{r4, pc}
 8006e26:	bf00      	nop
 8006e28:	0800952d 	.word	0x0800952d
 8006e2c:	0800953e 	.word	0x0800953e

08006e30 <__multiply>:
 8006e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e34:	4614      	mov	r4, r2
 8006e36:	690a      	ldr	r2, [r1, #16]
 8006e38:	6923      	ldr	r3, [r4, #16]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	bfa8      	it	ge
 8006e3e:	4623      	movge	r3, r4
 8006e40:	460f      	mov	r7, r1
 8006e42:	bfa4      	itt	ge
 8006e44:	460c      	movge	r4, r1
 8006e46:	461f      	movge	r7, r3
 8006e48:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006e4c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006e50:	68a3      	ldr	r3, [r4, #8]
 8006e52:	6861      	ldr	r1, [r4, #4]
 8006e54:	eb0a 0609 	add.w	r6, sl, r9
 8006e58:	42b3      	cmp	r3, r6
 8006e5a:	b085      	sub	sp, #20
 8006e5c:	bfb8      	it	lt
 8006e5e:	3101      	addlt	r1, #1
 8006e60:	f7ff fe92 	bl	8006b88 <_Balloc>
 8006e64:	b930      	cbnz	r0, 8006e74 <__multiply+0x44>
 8006e66:	4602      	mov	r2, r0
 8006e68:	4b44      	ldr	r3, [pc, #272]	@ (8006f7c <__multiply+0x14c>)
 8006e6a:	4845      	ldr	r0, [pc, #276]	@ (8006f80 <__multiply+0x150>)
 8006e6c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e70:	f001 fbfc 	bl	800866c <__assert_func>
 8006e74:	f100 0514 	add.w	r5, r0, #20
 8006e78:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006e7c:	462b      	mov	r3, r5
 8006e7e:	2200      	movs	r2, #0
 8006e80:	4543      	cmp	r3, r8
 8006e82:	d321      	bcc.n	8006ec8 <__multiply+0x98>
 8006e84:	f107 0114 	add.w	r1, r7, #20
 8006e88:	f104 0214 	add.w	r2, r4, #20
 8006e8c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006e90:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006e94:	9302      	str	r3, [sp, #8]
 8006e96:	1b13      	subs	r3, r2, r4
 8006e98:	3b15      	subs	r3, #21
 8006e9a:	f023 0303 	bic.w	r3, r3, #3
 8006e9e:	3304      	adds	r3, #4
 8006ea0:	f104 0715 	add.w	r7, r4, #21
 8006ea4:	42ba      	cmp	r2, r7
 8006ea6:	bf38      	it	cc
 8006ea8:	2304      	movcc	r3, #4
 8006eaa:	9301      	str	r3, [sp, #4]
 8006eac:	9b02      	ldr	r3, [sp, #8]
 8006eae:	9103      	str	r1, [sp, #12]
 8006eb0:	428b      	cmp	r3, r1
 8006eb2:	d80c      	bhi.n	8006ece <__multiply+0x9e>
 8006eb4:	2e00      	cmp	r6, #0
 8006eb6:	dd03      	ble.n	8006ec0 <__multiply+0x90>
 8006eb8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d05a      	beq.n	8006f76 <__multiply+0x146>
 8006ec0:	6106      	str	r6, [r0, #16]
 8006ec2:	b005      	add	sp, #20
 8006ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ec8:	f843 2b04 	str.w	r2, [r3], #4
 8006ecc:	e7d8      	b.n	8006e80 <__multiply+0x50>
 8006ece:	f8b1 a000 	ldrh.w	sl, [r1]
 8006ed2:	f1ba 0f00 	cmp.w	sl, #0
 8006ed6:	d023      	beq.n	8006f20 <__multiply+0xf0>
 8006ed8:	f104 0e14 	add.w	lr, r4, #20
 8006edc:	46a9      	mov	r9, r5
 8006ede:	f04f 0c00 	mov.w	ip, #0
 8006ee2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006ee6:	f8d9 3000 	ldr.w	r3, [r9]
 8006eea:	fa1f fb87 	uxth.w	fp, r7
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	fb0a 330b 	mla	r3, sl, fp, r3
 8006ef4:	4463      	add	r3, ip
 8006ef6:	f8d9 c000 	ldr.w	ip, [r9]
 8006efa:	0c3f      	lsrs	r7, r7, #16
 8006efc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006f00:	fb0a c707 	mla	r7, sl, r7, ip
 8006f04:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006f0e:	4572      	cmp	r2, lr
 8006f10:	f849 3b04 	str.w	r3, [r9], #4
 8006f14:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006f18:	d8e3      	bhi.n	8006ee2 <__multiply+0xb2>
 8006f1a:	9b01      	ldr	r3, [sp, #4]
 8006f1c:	f845 c003 	str.w	ip, [r5, r3]
 8006f20:	9b03      	ldr	r3, [sp, #12]
 8006f22:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f26:	3104      	adds	r1, #4
 8006f28:	f1b9 0f00 	cmp.w	r9, #0
 8006f2c:	d021      	beq.n	8006f72 <__multiply+0x142>
 8006f2e:	682b      	ldr	r3, [r5, #0]
 8006f30:	f104 0c14 	add.w	ip, r4, #20
 8006f34:	46ae      	mov	lr, r5
 8006f36:	f04f 0a00 	mov.w	sl, #0
 8006f3a:	f8bc b000 	ldrh.w	fp, [ip]
 8006f3e:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006f42:	fb09 770b 	mla	r7, r9, fp, r7
 8006f46:	4457      	add	r7, sl
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006f4e:	f84e 3b04 	str.w	r3, [lr], #4
 8006f52:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006f56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f5a:	f8be 3000 	ldrh.w	r3, [lr]
 8006f5e:	fb09 330a 	mla	r3, r9, sl, r3
 8006f62:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006f66:	4562      	cmp	r2, ip
 8006f68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f6c:	d8e5      	bhi.n	8006f3a <__multiply+0x10a>
 8006f6e:	9f01      	ldr	r7, [sp, #4]
 8006f70:	51eb      	str	r3, [r5, r7]
 8006f72:	3504      	adds	r5, #4
 8006f74:	e79a      	b.n	8006eac <__multiply+0x7c>
 8006f76:	3e01      	subs	r6, #1
 8006f78:	e79c      	b.n	8006eb4 <__multiply+0x84>
 8006f7a:	bf00      	nop
 8006f7c:	0800952d 	.word	0x0800952d
 8006f80:	0800953e 	.word	0x0800953e

08006f84 <__pow5mult>:
 8006f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f88:	4615      	mov	r5, r2
 8006f8a:	f012 0203 	ands.w	r2, r2, #3
 8006f8e:	4607      	mov	r7, r0
 8006f90:	460e      	mov	r6, r1
 8006f92:	d007      	beq.n	8006fa4 <__pow5mult+0x20>
 8006f94:	4c25      	ldr	r4, [pc, #148]	@ (800702c <__pow5mult+0xa8>)
 8006f96:	3a01      	subs	r2, #1
 8006f98:	2300      	movs	r3, #0
 8006f9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f9e:	f7ff fe55 	bl	8006c4c <__multadd>
 8006fa2:	4606      	mov	r6, r0
 8006fa4:	10ad      	asrs	r5, r5, #2
 8006fa6:	d03d      	beq.n	8007024 <__pow5mult+0xa0>
 8006fa8:	69fc      	ldr	r4, [r7, #28]
 8006faa:	b97c      	cbnz	r4, 8006fcc <__pow5mult+0x48>
 8006fac:	2010      	movs	r0, #16
 8006fae:	f7ff fd35 	bl	8006a1c <malloc>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	61f8      	str	r0, [r7, #28]
 8006fb6:	b928      	cbnz	r0, 8006fc4 <__pow5mult+0x40>
 8006fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8007030 <__pow5mult+0xac>)
 8006fba:	481e      	ldr	r0, [pc, #120]	@ (8007034 <__pow5mult+0xb0>)
 8006fbc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006fc0:	f001 fb54 	bl	800866c <__assert_func>
 8006fc4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006fc8:	6004      	str	r4, [r0, #0]
 8006fca:	60c4      	str	r4, [r0, #12]
 8006fcc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006fd0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006fd4:	b94c      	cbnz	r4, 8006fea <__pow5mult+0x66>
 8006fd6:	f240 2171 	movw	r1, #625	@ 0x271
 8006fda:	4638      	mov	r0, r7
 8006fdc:	f7ff ff12 	bl	8006e04 <__i2b>
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	6003      	str	r3, [r0, #0]
 8006fea:	f04f 0900 	mov.w	r9, #0
 8006fee:	07eb      	lsls	r3, r5, #31
 8006ff0:	d50a      	bpl.n	8007008 <__pow5mult+0x84>
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	4622      	mov	r2, r4
 8006ff6:	4638      	mov	r0, r7
 8006ff8:	f7ff ff1a 	bl	8006e30 <__multiply>
 8006ffc:	4631      	mov	r1, r6
 8006ffe:	4680      	mov	r8, r0
 8007000:	4638      	mov	r0, r7
 8007002:	f7ff fe01 	bl	8006c08 <_Bfree>
 8007006:	4646      	mov	r6, r8
 8007008:	106d      	asrs	r5, r5, #1
 800700a:	d00b      	beq.n	8007024 <__pow5mult+0xa0>
 800700c:	6820      	ldr	r0, [r4, #0]
 800700e:	b938      	cbnz	r0, 8007020 <__pow5mult+0x9c>
 8007010:	4622      	mov	r2, r4
 8007012:	4621      	mov	r1, r4
 8007014:	4638      	mov	r0, r7
 8007016:	f7ff ff0b 	bl	8006e30 <__multiply>
 800701a:	6020      	str	r0, [r4, #0]
 800701c:	f8c0 9000 	str.w	r9, [r0]
 8007020:	4604      	mov	r4, r0
 8007022:	e7e4      	b.n	8006fee <__pow5mult+0x6a>
 8007024:	4630      	mov	r0, r6
 8007026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800702a:	bf00      	nop
 800702c:	08009598 	.word	0x08009598
 8007030:	080094be 	.word	0x080094be
 8007034:	0800953e 	.word	0x0800953e

08007038 <__lshift>:
 8007038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800703c:	460c      	mov	r4, r1
 800703e:	6849      	ldr	r1, [r1, #4]
 8007040:	6923      	ldr	r3, [r4, #16]
 8007042:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007046:	68a3      	ldr	r3, [r4, #8]
 8007048:	4607      	mov	r7, r0
 800704a:	4691      	mov	r9, r2
 800704c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007050:	f108 0601 	add.w	r6, r8, #1
 8007054:	42b3      	cmp	r3, r6
 8007056:	db0b      	blt.n	8007070 <__lshift+0x38>
 8007058:	4638      	mov	r0, r7
 800705a:	f7ff fd95 	bl	8006b88 <_Balloc>
 800705e:	4605      	mov	r5, r0
 8007060:	b948      	cbnz	r0, 8007076 <__lshift+0x3e>
 8007062:	4602      	mov	r2, r0
 8007064:	4b28      	ldr	r3, [pc, #160]	@ (8007108 <__lshift+0xd0>)
 8007066:	4829      	ldr	r0, [pc, #164]	@ (800710c <__lshift+0xd4>)
 8007068:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800706c:	f001 fafe 	bl	800866c <__assert_func>
 8007070:	3101      	adds	r1, #1
 8007072:	005b      	lsls	r3, r3, #1
 8007074:	e7ee      	b.n	8007054 <__lshift+0x1c>
 8007076:	2300      	movs	r3, #0
 8007078:	f100 0114 	add.w	r1, r0, #20
 800707c:	f100 0210 	add.w	r2, r0, #16
 8007080:	4618      	mov	r0, r3
 8007082:	4553      	cmp	r3, sl
 8007084:	db33      	blt.n	80070ee <__lshift+0xb6>
 8007086:	6920      	ldr	r0, [r4, #16]
 8007088:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800708c:	f104 0314 	add.w	r3, r4, #20
 8007090:	f019 091f 	ands.w	r9, r9, #31
 8007094:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007098:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800709c:	d02b      	beq.n	80070f6 <__lshift+0xbe>
 800709e:	f1c9 0e20 	rsb	lr, r9, #32
 80070a2:	468a      	mov	sl, r1
 80070a4:	2200      	movs	r2, #0
 80070a6:	6818      	ldr	r0, [r3, #0]
 80070a8:	fa00 f009 	lsl.w	r0, r0, r9
 80070ac:	4310      	orrs	r0, r2
 80070ae:	f84a 0b04 	str.w	r0, [sl], #4
 80070b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80070b6:	459c      	cmp	ip, r3
 80070b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80070bc:	d8f3      	bhi.n	80070a6 <__lshift+0x6e>
 80070be:	ebac 0304 	sub.w	r3, ip, r4
 80070c2:	3b15      	subs	r3, #21
 80070c4:	f023 0303 	bic.w	r3, r3, #3
 80070c8:	3304      	adds	r3, #4
 80070ca:	f104 0015 	add.w	r0, r4, #21
 80070ce:	4584      	cmp	ip, r0
 80070d0:	bf38      	it	cc
 80070d2:	2304      	movcc	r3, #4
 80070d4:	50ca      	str	r2, [r1, r3]
 80070d6:	b10a      	cbz	r2, 80070dc <__lshift+0xa4>
 80070d8:	f108 0602 	add.w	r6, r8, #2
 80070dc:	3e01      	subs	r6, #1
 80070de:	4638      	mov	r0, r7
 80070e0:	612e      	str	r6, [r5, #16]
 80070e2:	4621      	mov	r1, r4
 80070e4:	f7ff fd90 	bl	8006c08 <_Bfree>
 80070e8:	4628      	mov	r0, r5
 80070ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80070f2:	3301      	adds	r3, #1
 80070f4:	e7c5      	b.n	8007082 <__lshift+0x4a>
 80070f6:	3904      	subs	r1, #4
 80070f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80070fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007100:	459c      	cmp	ip, r3
 8007102:	d8f9      	bhi.n	80070f8 <__lshift+0xc0>
 8007104:	e7ea      	b.n	80070dc <__lshift+0xa4>
 8007106:	bf00      	nop
 8007108:	0800952d 	.word	0x0800952d
 800710c:	0800953e 	.word	0x0800953e

08007110 <__mcmp>:
 8007110:	690a      	ldr	r2, [r1, #16]
 8007112:	4603      	mov	r3, r0
 8007114:	6900      	ldr	r0, [r0, #16]
 8007116:	1a80      	subs	r0, r0, r2
 8007118:	b530      	push	{r4, r5, lr}
 800711a:	d10e      	bne.n	800713a <__mcmp+0x2a>
 800711c:	3314      	adds	r3, #20
 800711e:	3114      	adds	r1, #20
 8007120:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007124:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007128:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800712c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007130:	4295      	cmp	r5, r2
 8007132:	d003      	beq.n	800713c <__mcmp+0x2c>
 8007134:	d205      	bcs.n	8007142 <__mcmp+0x32>
 8007136:	f04f 30ff 	mov.w	r0, #4294967295
 800713a:	bd30      	pop	{r4, r5, pc}
 800713c:	42a3      	cmp	r3, r4
 800713e:	d3f3      	bcc.n	8007128 <__mcmp+0x18>
 8007140:	e7fb      	b.n	800713a <__mcmp+0x2a>
 8007142:	2001      	movs	r0, #1
 8007144:	e7f9      	b.n	800713a <__mcmp+0x2a>
	...

08007148 <__mdiff>:
 8007148:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800714c:	4689      	mov	r9, r1
 800714e:	4606      	mov	r6, r0
 8007150:	4611      	mov	r1, r2
 8007152:	4648      	mov	r0, r9
 8007154:	4614      	mov	r4, r2
 8007156:	f7ff ffdb 	bl	8007110 <__mcmp>
 800715a:	1e05      	subs	r5, r0, #0
 800715c:	d112      	bne.n	8007184 <__mdiff+0x3c>
 800715e:	4629      	mov	r1, r5
 8007160:	4630      	mov	r0, r6
 8007162:	f7ff fd11 	bl	8006b88 <_Balloc>
 8007166:	4602      	mov	r2, r0
 8007168:	b928      	cbnz	r0, 8007176 <__mdiff+0x2e>
 800716a:	4b3e      	ldr	r3, [pc, #248]	@ (8007264 <__mdiff+0x11c>)
 800716c:	f240 2137 	movw	r1, #567	@ 0x237
 8007170:	483d      	ldr	r0, [pc, #244]	@ (8007268 <__mdiff+0x120>)
 8007172:	f001 fa7b 	bl	800866c <__assert_func>
 8007176:	2301      	movs	r3, #1
 8007178:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800717c:	4610      	mov	r0, r2
 800717e:	b003      	add	sp, #12
 8007180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007184:	bfbc      	itt	lt
 8007186:	464b      	movlt	r3, r9
 8007188:	46a1      	movlt	r9, r4
 800718a:	4630      	mov	r0, r6
 800718c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007190:	bfba      	itte	lt
 8007192:	461c      	movlt	r4, r3
 8007194:	2501      	movlt	r5, #1
 8007196:	2500      	movge	r5, #0
 8007198:	f7ff fcf6 	bl	8006b88 <_Balloc>
 800719c:	4602      	mov	r2, r0
 800719e:	b918      	cbnz	r0, 80071a8 <__mdiff+0x60>
 80071a0:	4b30      	ldr	r3, [pc, #192]	@ (8007264 <__mdiff+0x11c>)
 80071a2:	f240 2145 	movw	r1, #581	@ 0x245
 80071a6:	e7e3      	b.n	8007170 <__mdiff+0x28>
 80071a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80071ac:	6926      	ldr	r6, [r4, #16]
 80071ae:	60c5      	str	r5, [r0, #12]
 80071b0:	f109 0310 	add.w	r3, r9, #16
 80071b4:	f109 0514 	add.w	r5, r9, #20
 80071b8:	f104 0e14 	add.w	lr, r4, #20
 80071bc:	f100 0b14 	add.w	fp, r0, #20
 80071c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80071c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80071c8:	9301      	str	r3, [sp, #4]
 80071ca:	46d9      	mov	r9, fp
 80071cc:	f04f 0c00 	mov.w	ip, #0
 80071d0:	9b01      	ldr	r3, [sp, #4]
 80071d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80071d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80071da:	9301      	str	r3, [sp, #4]
 80071dc:	b281      	uxth	r1, r0
 80071de:	fa1f f38a 	uxth.w	r3, sl
 80071e2:	1a5b      	subs	r3, r3, r1
 80071e4:	0c00      	lsrs	r0, r0, #16
 80071e6:	4463      	add	r3, ip
 80071e8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80071ec:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80071f6:	4576      	cmp	r6, lr
 80071f8:	f849 3b04 	str.w	r3, [r9], #4
 80071fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007200:	d8e6      	bhi.n	80071d0 <__mdiff+0x88>
 8007202:	1b33      	subs	r3, r6, r4
 8007204:	3b15      	subs	r3, #21
 8007206:	f023 0303 	bic.w	r3, r3, #3
 800720a:	3415      	adds	r4, #21
 800720c:	3304      	adds	r3, #4
 800720e:	42a6      	cmp	r6, r4
 8007210:	bf38      	it	cc
 8007212:	2304      	movcc	r3, #4
 8007214:	441d      	add	r5, r3
 8007216:	445b      	add	r3, fp
 8007218:	461e      	mov	r6, r3
 800721a:	462c      	mov	r4, r5
 800721c:	4544      	cmp	r4, r8
 800721e:	d30e      	bcc.n	800723e <__mdiff+0xf6>
 8007220:	f108 0103 	add.w	r1, r8, #3
 8007224:	1b49      	subs	r1, r1, r5
 8007226:	f021 0103 	bic.w	r1, r1, #3
 800722a:	3d03      	subs	r5, #3
 800722c:	45a8      	cmp	r8, r5
 800722e:	bf38      	it	cc
 8007230:	2100      	movcc	r1, #0
 8007232:	440b      	add	r3, r1
 8007234:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007238:	b191      	cbz	r1, 8007260 <__mdiff+0x118>
 800723a:	6117      	str	r7, [r2, #16]
 800723c:	e79e      	b.n	800717c <__mdiff+0x34>
 800723e:	f854 1b04 	ldr.w	r1, [r4], #4
 8007242:	46e6      	mov	lr, ip
 8007244:	0c08      	lsrs	r0, r1, #16
 8007246:	fa1c fc81 	uxtah	ip, ip, r1
 800724a:	4471      	add	r1, lr
 800724c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007250:	b289      	uxth	r1, r1
 8007252:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007256:	f846 1b04 	str.w	r1, [r6], #4
 800725a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800725e:	e7dd      	b.n	800721c <__mdiff+0xd4>
 8007260:	3f01      	subs	r7, #1
 8007262:	e7e7      	b.n	8007234 <__mdiff+0xec>
 8007264:	0800952d 	.word	0x0800952d
 8007268:	0800953e 	.word	0x0800953e

0800726c <__ulp>:
 800726c:	4b0e      	ldr	r3, [pc, #56]	@ (80072a8 <__ulp+0x3c>)
 800726e:	400b      	ands	r3, r1
 8007270:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007274:	2b00      	cmp	r3, #0
 8007276:	dc08      	bgt.n	800728a <__ulp+0x1e>
 8007278:	425b      	negs	r3, r3
 800727a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800727e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007282:	da04      	bge.n	800728e <__ulp+0x22>
 8007284:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007288:	4113      	asrs	r3, r2
 800728a:	2200      	movs	r2, #0
 800728c:	e008      	b.n	80072a0 <__ulp+0x34>
 800728e:	f1a2 0314 	sub.w	r3, r2, #20
 8007292:	2b1e      	cmp	r3, #30
 8007294:	bfda      	itte	le
 8007296:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800729a:	40da      	lsrle	r2, r3
 800729c:	2201      	movgt	r2, #1
 800729e:	2300      	movs	r3, #0
 80072a0:	4619      	mov	r1, r3
 80072a2:	4610      	mov	r0, r2
 80072a4:	4770      	bx	lr
 80072a6:	bf00      	nop
 80072a8:	7ff00000 	.word	0x7ff00000

080072ac <__b2d>:
 80072ac:	6902      	ldr	r2, [r0, #16]
 80072ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072b0:	f100 0614 	add.w	r6, r0, #20
 80072b4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80072b8:	4f20      	ldr	r7, [pc, #128]	@ (800733c <__b2d+0x90>)
 80072ba:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80072be:	4620      	mov	r0, r4
 80072c0:	f7ff fd54 	bl	8006d6c <__hi0bits>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b0a      	cmp	r3, #10
 80072c8:	f1c0 0020 	rsb	r0, r0, #32
 80072cc:	f1a2 0504 	sub.w	r5, r2, #4
 80072d0:	6008      	str	r0, [r1, #0]
 80072d2:	dc13      	bgt.n	80072fc <__b2d+0x50>
 80072d4:	42ae      	cmp	r6, r5
 80072d6:	bf38      	it	cc
 80072d8:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80072dc:	f1c3 0c0b 	rsb	ip, r3, #11
 80072e0:	bf28      	it	cs
 80072e2:	2200      	movcs	r2, #0
 80072e4:	3315      	adds	r3, #21
 80072e6:	fa24 fe0c 	lsr.w	lr, r4, ip
 80072ea:	fa04 f303 	lsl.w	r3, r4, r3
 80072ee:	fa22 f20c 	lsr.w	r2, r2, ip
 80072f2:	ea4e 0107 	orr.w	r1, lr, r7
 80072f6:	431a      	orrs	r2, r3
 80072f8:	4610      	mov	r0, r2
 80072fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072fc:	42ae      	cmp	r6, r5
 80072fe:	bf36      	itet	cc
 8007300:	f1a2 0508 	subcc.w	r5, r2, #8
 8007304:	2200      	movcs	r2, #0
 8007306:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800730a:	3b0b      	subs	r3, #11
 800730c:	d012      	beq.n	8007334 <__b2d+0x88>
 800730e:	f1c3 0720 	rsb	r7, r3, #32
 8007312:	fa22 f107 	lsr.w	r1, r2, r7
 8007316:	409c      	lsls	r4, r3
 8007318:	430c      	orrs	r4, r1
 800731a:	42b5      	cmp	r5, r6
 800731c:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007320:	bf8c      	ite	hi
 8007322:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007326:	2400      	movls	r4, #0
 8007328:	409a      	lsls	r2, r3
 800732a:	40fc      	lsrs	r4, r7
 800732c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007330:	4322      	orrs	r2, r4
 8007332:	e7e1      	b.n	80072f8 <__b2d+0x4c>
 8007334:	ea44 0107 	orr.w	r1, r4, r7
 8007338:	e7de      	b.n	80072f8 <__b2d+0x4c>
 800733a:	bf00      	nop
 800733c:	3ff00000 	.word	0x3ff00000

08007340 <__d2b>:
 8007340:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007344:	2101      	movs	r1, #1
 8007346:	9e08      	ldr	r6, [sp, #32]
 8007348:	4690      	mov	r8, r2
 800734a:	4699      	mov	r9, r3
 800734c:	f7ff fc1c 	bl	8006b88 <_Balloc>
 8007350:	4604      	mov	r4, r0
 8007352:	b930      	cbnz	r0, 8007362 <__d2b+0x22>
 8007354:	4602      	mov	r2, r0
 8007356:	4b24      	ldr	r3, [pc, #144]	@ (80073e8 <__d2b+0xa8>)
 8007358:	4824      	ldr	r0, [pc, #144]	@ (80073ec <__d2b+0xac>)
 800735a:	f240 310f 	movw	r1, #783	@ 0x30f
 800735e:	f001 f985 	bl	800866c <__assert_func>
 8007362:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007366:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800736a:	b10d      	cbz	r5, 8007370 <__d2b+0x30>
 800736c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007370:	9301      	str	r3, [sp, #4]
 8007372:	f1b8 0300 	subs.w	r3, r8, #0
 8007376:	d024      	beq.n	80073c2 <__d2b+0x82>
 8007378:	4668      	mov	r0, sp
 800737a:	9300      	str	r3, [sp, #0]
 800737c:	f7ff fd15 	bl	8006daa <__lo0bits>
 8007380:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007384:	b1d8      	cbz	r0, 80073be <__d2b+0x7e>
 8007386:	f1c0 0320 	rsb	r3, r0, #32
 800738a:	fa02 f303 	lsl.w	r3, r2, r3
 800738e:	430b      	orrs	r3, r1
 8007390:	40c2      	lsrs	r2, r0
 8007392:	6163      	str	r3, [r4, #20]
 8007394:	9201      	str	r2, [sp, #4]
 8007396:	9b01      	ldr	r3, [sp, #4]
 8007398:	61a3      	str	r3, [r4, #24]
 800739a:	2b00      	cmp	r3, #0
 800739c:	bf0c      	ite	eq
 800739e:	2201      	moveq	r2, #1
 80073a0:	2202      	movne	r2, #2
 80073a2:	6122      	str	r2, [r4, #16]
 80073a4:	b1ad      	cbz	r5, 80073d2 <__d2b+0x92>
 80073a6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80073aa:	4405      	add	r5, r0
 80073ac:	6035      	str	r5, [r6, #0]
 80073ae:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80073b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073b4:	6018      	str	r0, [r3, #0]
 80073b6:	4620      	mov	r0, r4
 80073b8:	b002      	add	sp, #8
 80073ba:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80073be:	6161      	str	r1, [r4, #20]
 80073c0:	e7e9      	b.n	8007396 <__d2b+0x56>
 80073c2:	a801      	add	r0, sp, #4
 80073c4:	f7ff fcf1 	bl	8006daa <__lo0bits>
 80073c8:	9b01      	ldr	r3, [sp, #4]
 80073ca:	6163      	str	r3, [r4, #20]
 80073cc:	3020      	adds	r0, #32
 80073ce:	2201      	movs	r2, #1
 80073d0:	e7e7      	b.n	80073a2 <__d2b+0x62>
 80073d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80073d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80073da:	6030      	str	r0, [r6, #0]
 80073dc:	6918      	ldr	r0, [r3, #16]
 80073de:	f7ff fcc5 	bl	8006d6c <__hi0bits>
 80073e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80073e6:	e7e4      	b.n	80073b2 <__d2b+0x72>
 80073e8:	0800952d 	.word	0x0800952d
 80073ec:	0800953e 	.word	0x0800953e

080073f0 <__ratio>:
 80073f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f4:	b085      	sub	sp, #20
 80073f6:	e9cd 1000 	strd	r1, r0, [sp]
 80073fa:	a902      	add	r1, sp, #8
 80073fc:	f7ff ff56 	bl	80072ac <__b2d>
 8007400:	468b      	mov	fp, r1
 8007402:	4606      	mov	r6, r0
 8007404:	460f      	mov	r7, r1
 8007406:	9800      	ldr	r0, [sp, #0]
 8007408:	a903      	add	r1, sp, #12
 800740a:	f7ff ff4f 	bl	80072ac <__b2d>
 800740e:	9b01      	ldr	r3, [sp, #4]
 8007410:	4689      	mov	r9, r1
 8007412:	460d      	mov	r5, r1
 8007414:	6919      	ldr	r1, [r3, #16]
 8007416:	9b00      	ldr	r3, [sp, #0]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	1ac9      	subs	r1, r1, r3
 800741c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007420:	1a9b      	subs	r3, r3, r2
 8007422:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007426:	2b00      	cmp	r3, #0
 8007428:	bfcd      	iteet	gt
 800742a:	463a      	movgt	r2, r7
 800742c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007430:	462a      	movle	r2, r5
 8007432:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007436:	bfd8      	it	le
 8007438:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800743c:	4604      	mov	r4, r0
 800743e:	4622      	mov	r2, r4
 8007440:	464b      	mov	r3, r9
 8007442:	4630      	mov	r0, r6
 8007444:	4659      	mov	r1, fp
 8007446:	f7f9 f9d9 	bl	80007fc <__aeabi_ddiv>
 800744a:	b005      	add	sp, #20
 800744c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007450 <__copybits>:
 8007450:	3901      	subs	r1, #1
 8007452:	b570      	push	{r4, r5, r6, lr}
 8007454:	1149      	asrs	r1, r1, #5
 8007456:	6914      	ldr	r4, [r2, #16]
 8007458:	3101      	adds	r1, #1
 800745a:	f102 0314 	add.w	r3, r2, #20
 800745e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007462:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007466:	1f05      	subs	r5, r0, #4
 8007468:	42a3      	cmp	r3, r4
 800746a:	d30c      	bcc.n	8007486 <__copybits+0x36>
 800746c:	1aa3      	subs	r3, r4, r2
 800746e:	3b11      	subs	r3, #17
 8007470:	f023 0303 	bic.w	r3, r3, #3
 8007474:	3211      	adds	r2, #17
 8007476:	42a2      	cmp	r2, r4
 8007478:	bf88      	it	hi
 800747a:	2300      	movhi	r3, #0
 800747c:	4418      	add	r0, r3
 800747e:	2300      	movs	r3, #0
 8007480:	4288      	cmp	r0, r1
 8007482:	d305      	bcc.n	8007490 <__copybits+0x40>
 8007484:	bd70      	pop	{r4, r5, r6, pc}
 8007486:	f853 6b04 	ldr.w	r6, [r3], #4
 800748a:	f845 6f04 	str.w	r6, [r5, #4]!
 800748e:	e7eb      	b.n	8007468 <__copybits+0x18>
 8007490:	f840 3b04 	str.w	r3, [r0], #4
 8007494:	e7f4      	b.n	8007480 <__copybits+0x30>

08007496 <__any_on>:
 8007496:	f100 0214 	add.w	r2, r0, #20
 800749a:	6900      	ldr	r0, [r0, #16]
 800749c:	114b      	asrs	r3, r1, #5
 800749e:	4298      	cmp	r0, r3
 80074a0:	b510      	push	{r4, lr}
 80074a2:	db11      	blt.n	80074c8 <__any_on+0x32>
 80074a4:	dd0a      	ble.n	80074bc <__any_on+0x26>
 80074a6:	f011 011f 	ands.w	r1, r1, #31
 80074aa:	d007      	beq.n	80074bc <__any_on+0x26>
 80074ac:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80074b0:	fa24 f001 	lsr.w	r0, r4, r1
 80074b4:	fa00 f101 	lsl.w	r1, r0, r1
 80074b8:	428c      	cmp	r4, r1
 80074ba:	d10b      	bne.n	80074d4 <__any_on+0x3e>
 80074bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d803      	bhi.n	80074cc <__any_on+0x36>
 80074c4:	2000      	movs	r0, #0
 80074c6:	bd10      	pop	{r4, pc}
 80074c8:	4603      	mov	r3, r0
 80074ca:	e7f7      	b.n	80074bc <__any_on+0x26>
 80074cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074d0:	2900      	cmp	r1, #0
 80074d2:	d0f5      	beq.n	80074c0 <__any_on+0x2a>
 80074d4:	2001      	movs	r0, #1
 80074d6:	e7f6      	b.n	80074c6 <__any_on+0x30>

080074d8 <sulp>:
 80074d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074dc:	460f      	mov	r7, r1
 80074de:	4690      	mov	r8, r2
 80074e0:	f7ff fec4 	bl	800726c <__ulp>
 80074e4:	4604      	mov	r4, r0
 80074e6:	460d      	mov	r5, r1
 80074e8:	f1b8 0f00 	cmp.w	r8, #0
 80074ec:	d011      	beq.n	8007512 <sulp+0x3a>
 80074ee:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80074f2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	dd0b      	ble.n	8007512 <sulp+0x3a>
 80074fa:	051b      	lsls	r3, r3, #20
 80074fc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007500:	2400      	movs	r4, #0
 8007502:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007506:	4622      	mov	r2, r4
 8007508:	462b      	mov	r3, r5
 800750a:	f7f9 f84d 	bl	80005a8 <__aeabi_dmul>
 800750e:	4604      	mov	r4, r0
 8007510:	460d      	mov	r5, r1
 8007512:	4620      	mov	r0, r4
 8007514:	4629      	mov	r1, r5
 8007516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800751a:	0000      	movs	r0, r0
 800751c:	0000      	movs	r0, r0
	...

08007520 <_strtod_l>:
 8007520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007524:	b09f      	sub	sp, #124	@ 0x7c
 8007526:	460c      	mov	r4, r1
 8007528:	9217      	str	r2, [sp, #92]	@ 0x5c
 800752a:	2200      	movs	r2, #0
 800752c:	921a      	str	r2, [sp, #104]	@ 0x68
 800752e:	9005      	str	r0, [sp, #20]
 8007530:	f04f 0a00 	mov.w	sl, #0
 8007534:	f04f 0b00 	mov.w	fp, #0
 8007538:	460a      	mov	r2, r1
 800753a:	9219      	str	r2, [sp, #100]	@ 0x64
 800753c:	7811      	ldrb	r1, [r2, #0]
 800753e:	292b      	cmp	r1, #43	@ 0x2b
 8007540:	d048      	beq.n	80075d4 <_strtod_l+0xb4>
 8007542:	d836      	bhi.n	80075b2 <_strtod_l+0x92>
 8007544:	290d      	cmp	r1, #13
 8007546:	d830      	bhi.n	80075aa <_strtod_l+0x8a>
 8007548:	2908      	cmp	r1, #8
 800754a:	d830      	bhi.n	80075ae <_strtod_l+0x8e>
 800754c:	2900      	cmp	r1, #0
 800754e:	d039      	beq.n	80075c4 <_strtod_l+0xa4>
 8007550:	2200      	movs	r2, #0
 8007552:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007554:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007556:	782a      	ldrb	r2, [r5, #0]
 8007558:	2a30      	cmp	r2, #48	@ 0x30
 800755a:	f040 80b1 	bne.w	80076c0 <_strtod_l+0x1a0>
 800755e:	786a      	ldrb	r2, [r5, #1]
 8007560:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007564:	2a58      	cmp	r2, #88	@ 0x58
 8007566:	d16c      	bne.n	8007642 <_strtod_l+0x122>
 8007568:	9302      	str	r3, [sp, #8]
 800756a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800756c:	9301      	str	r3, [sp, #4]
 800756e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007570:	9300      	str	r3, [sp, #0]
 8007572:	4a8d      	ldr	r2, [pc, #564]	@ (80077a8 <_strtod_l+0x288>)
 8007574:	9805      	ldr	r0, [sp, #20]
 8007576:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007578:	a919      	add	r1, sp, #100	@ 0x64
 800757a:	f001 f911 	bl	80087a0 <__gethex>
 800757e:	f010 060f 	ands.w	r6, r0, #15
 8007582:	4604      	mov	r4, r0
 8007584:	d005      	beq.n	8007592 <_strtod_l+0x72>
 8007586:	2e06      	cmp	r6, #6
 8007588:	d126      	bne.n	80075d8 <_strtod_l+0xb8>
 800758a:	3501      	adds	r5, #1
 800758c:	2300      	movs	r3, #0
 800758e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007590:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007592:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007594:	2b00      	cmp	r3, #0
 8007596:	f040 857e 	bne.w	8008096 <_strtod_l+0xb76>
 800759a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800759c:	b1bb      	cbz	r3, 80075ce <_strtod_l+0xae>
 800759e:	4650      	mov	r0, sl
 80075a0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80075a4:	b01f      	add	sp, #124	@ 0x7c
 80075a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075aa:	2920      	cmp	r1, #32
 80075ac:	d1d0      	bne.n	8007550 <_strtod_l+0x30>
 80075ae:	3201      	adds	r2, #1
 80075b0:	e7c3      	b.n	800753a <_strtod_l+0x1a>
 80075b2:	292d      	cmp	r1, #45	@ 0x2d
 80075b4:	d1cc      	bne.n	8007550 <_strtod_l+0x30>
 80075b6:	2101      	movs	r1, #1
 80075b8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80075ba:	1c51      	adds	r1, r2, #1
 80075bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80075be:	7852      	ldrb	r2, [r2, #1]
 80075c0:	2a00      	cmp	r2, #0
 80075c2:	d1c7      	bne.n	8007554 <_strtod_l+0x34>
 80075c4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075c6:	9419      	str	r4, [sp, #100]	@ 0x64
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f040 8562 	bne.w	8008092 <_strtod_l+0xb72>
 80075ce:	4650      	mov	r0, sl
 80075d0:	4659      	mov	r1, fp
 80075d2:	e7e7      	b.n	80075a4 <_strtod_l+0x84>
 80075d4:	2100      	movs	r1, #0
 80075d6:	e7ef      	b.n	80075b8 <_strtod_l+0x98>
 80075d8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80075da:	b13a      	cbz	r2, 80075ec <_strtod_l+0xcc>
 80075dc:	2135      	movs	r1, #53	@ 0x35
 80075de:	a81c      	add	r0, sp, #112	@ 0x70
 80075e0:	f7ff ff36 	bl	8007450 <__copybits>
 80075e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075e6:	9805      	ldr	r0, [sp, #20]
 80075e8:	f7ff fb0e 	bl	8006c08 <_Bfree>
 80075ec:	3e01      	subs	r6, #1
 80075ee:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80075f0:	2e04      	cmp	r6, #4
 80075f2:	d806      	bhi.n	8007602 <_strtod_l+0xe2>
 80075f4:	e8df f006 	tbb	[pc, r6]
 80075f8:	201d0314 	.word	0x201d0314
 80075fc:	14          	.byte	0x14
 80075fd:	00          	.byte	0x00
 80075fe:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007602:	05e1      	lsls	r1, r4, #23
 8007604:	bf48      	it	mi
 8007606:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800760a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800760e:	0d1b      	lsrs	r3, r3, #20
 8007610:	051b      	lsls	r3, r3, #20
 8007612:	2b00      	cmp	r3, #0
 8007614:	d1bd      	bne.n	8007592 <_strtod_l+0x72>
 8007616:	f7fe fb33 	bl	8005c80 <__errno>
 800761a:	2322      	movs	r3, #34	@ 0x22
 800761c:	6003      	str	r3, [r0, #0]
 800761e:	e7b8      	b.n	8007592 <_strtod_l+0x72>
 8007620:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007624:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007628:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800762c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007630:	e7e7      	b.n	8007602 <_strtod_l+0xe2>
 8007632:	f8df b178 	ldr.w	fp, [pc, #376]	@ 80077ac <_strtod_l+0x28c>
 8007636:	e7e4      	b.n	8007602 <_strtod_l+0xe2>
 8007638:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800763c:	f04f 3aff 	mov.w	sl, #4294967295
 8007640:	e7df      	b.n	8007602 <_strtod_l+0xe2>
 8007642:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007644:	1c5a      	adds	r2, r3, #1
 8007646:	9219      	str	r2, [sp, #100]	@ 0x64
 8007648:	785b      	ldrb	r3, [r3, #1]
 800764a:	2b30      	cmp	r3, #48	@ 0x30
 800764c:	d0f9      	beq.n	8007642 <_strtod_l+0x122>
 800764e:	2b00      	cmp	r3, #0
 8007650:	d09f      	beq.n	8007592 <_strtod_l+0x72>
 8007652:	2301      	movs	r3, #1
 8007654:	9309      	str	r3, [sp, #36]	@ 0x24
 8007656:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007658:	930c      	str	r3, [sp, #48]	@ 0x30
 800765a:	2300      	movs	r3, #0
 800765c:	9308      	str	r3, [sp, #32]
 800765e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007660:	461f      	mov	r7, r3
 8007662:	220a      	movs	r2, #10
 8007664:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007666:	7805      	ldrb	r5, [r0, #0]
 8007668:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800766c:	b2d9      	uxtb	r1, r3
 800766e:	2909      	cmp	r1, #9
 8007670:	d928      	bls.n	80076c4 <_strtod_l+0x1a4>
 8007672:	494f      	ldr	r1, [pc, #316]	@ (80077b0 <_strtod_l+0x290>)
 8007674:	2201      	movs	r2, #1
 8007676:	f000 ffc3 	bl	8008600 <strncmp>
 800767a:	2800      	cmp	r0, #0
 800767c:	d032      	beq.n	80076e4 <_strtod_l+0x1c4>
 800767e:	2000      	movs	r0, #0
 8007680:	462a      	mov	r2, r5
 8007682:	4681      	mov	r9, r0
 8007684:	463d      	mov	r5, r7
 8007686:	4603      	mov	r3, r0
 8007688:	2a65      	cmp	r2, #101	@ 0x65
 800768a:	d001      	beq.n	8007690 <_strtod_l+0x170>
 800768c:	2a45      	cmp	r2, #69	@ 0x45
 800768e:	d114      	bne.n	80076ba <_strtod_l+0x19a>
 8007690:	b91d      	cbnz	r5, 800769a <_strtod_l+0x17a>
 8007692:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007694:	4302      	orrs	r2, r0
 8007696:	d095      	beq.n	80075c4 <_strtod_l+0xa4>
 8007698:	2500      	movs	r5, #0
 800769a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800769c:	1c62      	adds	r2, r4, #1
 800769e:	9219      	str	r2, [sp, #100]	@ 0x64
 80076a0:	7862      	ldrb	r2, [r4, #1]
 80076a2:	2a2b      	cmp	r2, #43	@ 0x2b
 80076a4:	d077      	beq.n	8007796 <_strtod_l+0x276>
 80076a6:	2a2d      	cmp	r2, #45	@ 0x2d
 80076a8:	d07b      	beq.n	80077a2 <_strtod_l+0x282>
 80076aa:	f04f 0c00 	mov.w	ip, #0
 80076ae:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80076b2:	2909      	cmp	r1, #9
 80076b4:	f240 8082 	bls.w	80077bc <_strtod_l+0x29c>
 80076b8:	9419      	str	r4, [sp, #100]	@ 0x64
 80076ba:	f04f 0800 	mov.w	r8, #0
 80076be:	e0a2      	b.n	8007806 <_strtod_l+0x2e6>
 80076c0:	2300      	movs	r3, #0
 80076c2:	e7c7      	b.n	8007654 <_strtod_l+0x134>
 80076c4:	2f08      	cmp	r7, #8
 80076c6:	bfd5      	itete	le
 80076c8:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80076ca:	9908      	ldrgt	r1, [sp, #32]
 80076cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80076d0:	fb02 3301 	mlagt	r3, r2, r1, r3
 80076d4:	f100 0001 	add.w	r0, r0, #1
 80076d8:	bfd4      	ite	le
 80076da:	930a      	strle	r3, [sp, #40]	@ 0x28
 80076dc:	9308      	strgt	r3, [sp, #32]
 80076de:	3701      	adds	r7, #1
 80076e0:	9019      	str	r0, [sp, #100]	@ 0x64
 80076e2:	e7bf      	b.n	8007664 <_strtod_l+0x144>
 80076e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076e6:	1c5a      	adds	r2, r3, #1
 80076e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80076ea:	785a      	ldrb	r2, [r3, #1]
 80076ec:	b37f      	cbz	r7, 800774e <_strtod_l+0x22e>
 80076ee:	4681      	mov	r9, r0
 80076f0:	463d      	mov	r5, r7
 80076f2:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80076f6:	2b09      	cmp	r3, #9
 80076f8:	d912      	bls.n	8007720 <_strtod_l+0x200>
 80076fa:	2301      	movs	r3, #1
 80076fc:	e7c4      	b.n	8007688 <_strtod_l+0x168>
 80076fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007700:	1c5a      	adds	r2, r3, #1
 8007702:	9219      	str	r2, [sp, #100]	@ 0x64
 8007704:	785a      	ldrb	r2, [r3, #1]
 8007706:	3001      	adds	r0, #1
 8007708:	2a30      	cmp	r2, #48	@ 0x30
 800770a:	d0f8      	beq.n	80076fe <_strtod_l+0x1de>
 800770c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007710:	2b08      	cmp	r3, #8
 8007712:	f200 84c5 	bhi.w	80080a0 <_strtod_l+0xb80>
 8007716:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007718:	930c      	str	r3, [sp, #48]	@ 0x30
 800771a:	4681      	mov	r9, r0
 800771c:	2000      	movs	r0, #0
 800771e:	4605      	mov	r5, r0
 8007720:	3a30      	subs	r2, #48	@ 0x30
 8007722:	f100 0301 	add.w	r3, r0, #1
 8007726:	d02a      	beq.n	800777e <_strtod_l+0x25e>
 8007728:	4499      	add	r9, r3
 800772a:	eb00 0c05 	add.w	ip, r0, r5
 800772e:	462b      	mov	r3, r5
 8007730:	210a      	movs	r1, #10
 8007732:	4563      	cmp	r3, ip
 8007734:	d10d      	bne.n	8007752 <_strtod_l+0x232>
 8007736:	1c69      	adds	r1, r5, #1
 8007738:	4401      	add	r1, r0
 800773a:	4428      	add	r0, r5
 800773c:	2808      	cmp	r0, #8
 800773e:	dc16      	bgt.n	800776e <_strtod_l+0x24e>
 8007740:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007742:	230a      	movs	r3, #10
 8007744:	fb03 2300 	mla	r3, r3, r0, r2
 8007748:	930a      	str	r3, [sp, #40]	@ 0x28
 800774a:	2300      	movs	r3, #0
 800774c:	e018      	b.n	8007780 <_strtod_l+0x260>
 800774e:	4638      	mov	r0, r7
 8007750:	e7da      	b.n	8007708 <_strtod_l+0x1e8>
 8007752:	2b08      	cmp	r3, #8
 8007754:	f103 0301 	add.w	r3, r3, #1
 8007758:	dc03      	bgt.n	8007762 <_strtod_l+0x242>
 800775a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800775c:	434e      	muls	r6, r1
 800775e:	960a      	str	r6, [sp, #40]	@ 0x28
 8007760:	e7e7      	b.n	8007732 <_strtod_l+0x212>
 8007762:	2b10      	cmp	r3, #16
 8007764:	bfde      	ittt	le
 8007766:	9e08      	ldrle	r6, [sp, #32]
 8007768:	434e      	mulle	r6, r1
 800776a:	9608      	strle	r6, [sp, #32]
 800776c:	e7e1      	b.n	8007732 <_strtod_l+0x212>
 800776e:	280f      	cmp	r0, #15
 8007770:	dceb      	bgt.n	800774a <_strtod_l+0x22a>
 8007772:	9808      	ldr	r0, [sp, #32]
 8007774:	230a      	movs	r3, #10
 8007776:	fb03 2300 	mla	r3, r3, r0, r2
 800777a:	9308      	str	r3, [sp, #32]
 800777c:	e7e5      	b.n	800774a <_strtod_l+0x22a>
 800777e:	4629      	mov	r1, r5
 8007780:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007782:	1c50      	adds	r0, r2, #1
 8007784:	9019      	str	r0, [sp, #100]	@ 0x64
 8007786:	7852      	ldrb	r2, [r2, #1]
 8007788:	4618      	mov	r0, r3
 800778a:	460d      	mov	r5, r1
 800778c:	e7b1      	b.n	80076f2 <_strtod_l+0x1d2>
 800778e:	f04f 0900 	mov.w	r9, #0
 8007792:	2301      	movs	r3, #1
 8007794:	e77d      	b.n	8007692 <_strtod_l+0x172>
 8007796:	f04f 0c00 	mov.w	ip, #0
 800779a:	1ca2      	adds	r2, r4, #2
 800779c:	9219      	str	r2, [sp, #100]	@ 0x64
 800779e:	78a2      	ldrb	r2, [r4, #2]
 80077a0:	e785      	b.n	80076ae <_strtod_l+0x18e>
 80077a2:	f04f 0c01 	mov.w	ip, #1
 80077a6:	e7f8      	b.n	800779a <_strtod_l+0x27a>
 80077a8:	080096b0 	.word	0x080096b0
 80077ac:	7ff00000 	.word	0x7ff00000
 80077b0:	08009698 	.word	0x08009698
 80077b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077b6:	1c51      	adds	r1, r2, #1
 80077b8:	9119      	str	r1, [sp, #100]	@ 0x64
 80077ba:	7852      	ldrb	r2, [r2, #1]
 80077bc:	2a30      	cmp	r2, #48	@ 0x30
 80077be:	d0f9      	beq.n	80077b4 <_strtod_l+0x294>
 80077c0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80077c4:	2908      	cmp	r1, #8
 80077c6:	f63f af78 	bhi.w	80076ba <_strtod_l+0x19a>
 80077ca:	3a30      	subs	r2, #48	@ 0x30
 80077cc:	920e      	str	r2, [sp, #56]	@ 0x38
 80077ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80077d2:	f04f 080a 	mov.w	r8, #10
 80077d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077d8:	1c56      	adds	r6, r2, #1
 80077da:	9619      	str	r6, [sp, #100]	@ 0x64
 80077dc:	7852      	ldrb	r2, [r2, #1]
 80077de:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80077e2:	f1be 0f09 	cmp.w	lr, #9
 80077e6:	d939      	bls.n	800785c <_strtod_l+0x33c>
 80077e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80077ea:	1a76      	subs	r6, r6, r1
 80077ec:	2e08      	cmp	r6, #8
 80077ee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80077f2:	dc03      	bgt.n	80077fc <_strtod_l+0x2dc>
 80077f4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80077f6:	4588      	cmp	r8, r1
 80077f8:	bfa8      	it	ge
 80077fa:	4688      	movge	r8, r1
 80077fc:	f1bc 0f00 	cmp.w	ip, #0
 8007800:	d001      	beq.n	8007806 <_strtod_l+0x2e6>
 8007802:	f1c8 0800 	rsb	r8, r8, #0
 8007806:	2d00      	cmp	r5, #0
 8007808:	d14e      	bne.n	80078a8 <_strtod_l+0x388>
 800780a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800780c:	4308      	orrs	r0, r1
 800780e:	f47f aec0 	bne.w	8007592 <_strtod_l+0x72>
 8007812:	2b00      	cmp	r3, #0
 8007814:	f47f aed6 	bne.w	80075c4 <_strtod_l+0xa4>
 8007818:	2a69      	cmp	r2, #105	@ 0x69
 800781a:	d028      	beq.n	800786e <_strtod_l+0x34e>
 800781c:	dc25      	bgt.n	800786a <_strtod_l+0x34a>
 800781e:	2a49      	cmp	r2, #73	@ 0x49
 8007820:	d025      	beq.n	800786e <_strtod_l+0x34e>
 8007822:	2a4e      	cmp	r2, #78	@ 0x4e
 8007824:	f47f aece 	bne.w	80075c4 <_strtod_l+0xa4>
 8007828:	499a      	ldr	r1, [pc, #616]	@ (8007a94 <_strtod_l+0x574>)
 800782a:	a819      	add	r0, sp, #100	@ 0x64
 800782c:	f001 f9da 	bl	8008be4 <__match>
 8007830:	2800      	cmp	r0, #0
 8007832:	f43f aec7 	beq.w	80075c4 <_strtod_l+0xa4>
 8007836:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	2b28      	cmp	r3, #40	@ 0x28
 800783c:	d12e      	bne.n	800789c <_strtod_l+0x37c>
 800783e:	4996      	ldr	r1, [pc, #600]	@ (8007a98 <_strtod_l+0x578>)
 8007840:	aa1c      	add	r2, sp, #112	@ 0x70
 8007842:	a819      	add	r0, sp, #100	@ 0x64
 8007844:	f001 f9e2 	bl	8008c0c <__hexnan>
 8007848:	2805      	cmp	r0, #5
 800784a:	d127      	bne.n	800789c <_strtod_l+0x37c>
 800784c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800784e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007852:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007856:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800785a:	e69a      	b.n	8007592 <_strtod_l+0x72>
 800785c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800785e:	fb08 2101 	mla	r1, r8, r1, r2
 8007862:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007866:	920e      	str	r2, [sp, #56]	@ 0x38
 8007868:	e7b5      	b.n	80077d6 <_strtod_l+0x2b6>
 800786a:	2a6e      	cmp	r2, #110	@ 0x6e
 800786c:	e7da      	b.n	8007824 <_strtod_l+0x304>
 800786e:	498b      	ldr	r1, [pc, #556]	@ (8007a9c <_strtod_l+0x57c>)
 8007870:	a819      	add	r0, sp, #100	@ 0x64
 8007872:	f001 f9b7 	bl	8008be4 <__match>
 8007876:	2800      	cmp	r0, #0
 8007878:	f43f aea4 	beq.w	80075c4 <_strtod_l+0xa4>
 800787c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800787e:	4988      	ldr	r1, [pc, #544]	@ (8007aa0 <_strtod_l+0x580>)
 8007880:	3b01      	subs	r3, #1
 8007882:	a819      	add	r0, sp, #100	@ 0x64
 8007884:	9319      	str	r3, [sp, #100]	@ 0x64
 8007886:	f001 f9ad 	bl	8008be4 <__match>
 800788a:	b910      	cbnz	r0, 8007892 <_strtod_l+0x372>
 800788c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800788e:	3301      	adds	r3, #1
 8007890:	9319      	str	r3, [sp, #100]	@ 0x64
 8007892:	f8df b210 	ldr.w	fp, [pc, #528]	@ 8007aa4 <_strtod_l+0x584>
 8007896:	f04f 0a00 	mov.w	sl, #0
 800789a:	e67a      	b.n	8007592 <_strtod_l+0x72>
 800789c:	4882      	ldr	r0, [pc, #520]	@ (8007aa8 <_strtod_l+0x588>)
 800789e:	f000 fedf 	bl	8008660 <nan>
 80078a2:	4682      	mov	sl, r0
 80078a4:	468b      	mov	fp, r1
 80078a6:	e674      	b.n	8007592 <_strtod_l+0x72>
 80078a8:	eba8 0309 	sub.w	r3, r8, r9
 80078ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80078ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80078b0:	2f00      	cmp	r7, #0
 80078b2:	bf08      	it	eq
 80078b4:	462f      	moveq	r7, r5
 80078b6:	2d10      	cmp	r5, #16
 80078b8:	462c      	mov	r4, r5
 80078ba:	bfa8      	it	ge
 80078bc:	2410      	movge	r4, #16
 80078be:	f7f8 fdf9 	bl	80004b4 <__aeabi_ui2d>
 80078c2:	2d09      	cmp	r5, #9
 80078c4:	4682      	mov	sl, r0
 80078c6:	468b      	mov	fp, r1
 80078c8:	dc11      	bgt.n	80078ee <_strtod_l+0x3ce>
 80078ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f43f ae60 	beq.w	8007592 <_strtod_l+0x72>
 80078d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078d4:	dd76      	ble.n	80079c4 <_strtod_l+0x4a4>
 80078d6:	2b16      	cmp	r3, #22
 80078d8:	dc5d      	bgt.n	8007996 <_strtod_l+0x476>
 80078da:	4974      	ldr	r1, [pc, #464]	@ (8007aac <_strtod_l+0x58c>)
 80078dc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80078e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80078e4:	4652      	mov	r2, sl
 80078e6:	465b      	mov	r3, fp
 80078e8:	f7f8 fe5e 	bl	80005a8 <__aeabi_dmul>
 80078ec:	e7d9      	b.n	80078a2 <_strtod_l+0x382>
 80078ee:	4b6f      	ldr	r3, [pc, #444]	@ (8007aac <_strtod_l+0x58c>)
 80078f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80078f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80078f8:	f7f8 fe56 	bl	80005a8 <__aeabi_dmul>
 80078fc:	4682      	mov	sl, r0
 80078fe:	9808      	ldr	r0, [sp, #32]
 8007900:	468b      	mov	fp, r1
 8007902:	f7f8 fdd7 	bl	80004b4 <__aeabi_ui2d>
 8007906:	4602      	mov	r2, r0
 8007908:	460b      	mov	r3, r1
 800790a:	4650      	mov	r0, sl
 800790c:	4659      	mov	r1, fp
 800790e:	f7f8 fc95 	bl	800023c <__adddf3>
 8007912:	2d0f      	cmp	r5, #15
 8007914:	4682      	mov	sl, r0
 8007916:	468b      	mov	fp, r1
 8007918:	ddd7      	ble.n	80078ca <_strtod_l+0x3aa>
 800791a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800791c:	1b2c      	subs	r4, r5, r4
 800791e:	441c      	add	r4, r3
 8007920:	2c00      	cmp	r4, #0
 8007922:	f340 8096 	ble.w	8007a52 <_strtod_l+0x532>
 8007926:	f014 030f 	ands.w	r3, r4, #15
 800792a:	d00a      	beq.n	8007942 <_strtod_l+0x422>
 800792c:	495f      	ldr	r1, [pc, #380]	@ (8007aac <_strtod_l+0x58c>)
 800792e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007932:	4652      	mov	r2, sl
 8007934:	465b      	mov	r3, fp
 8007936:	e9d1 0100 	ldrd	r0, r1, [r1]
 800793a:	f7f8 fe35 	bl	80005a8 <__aeabi_dmul>
 800793e:	4682      	mov	sl, r0
 8007940:	468b      	mov	fp, r1
 8007942:	f034 040f 	bics.w	r4, r4, #15
 8007946:	d073      	beq.n	8007a30 <_strtod_l+0x510>
 8007948:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800794c:	dd48      	ble.n	80079e0 <_strtod_l+0x4c0>
 800794e:	2400      	movs	r4, #0
 8007950:	46a0      	mov	r8, r4
 8007952:	940a      	str	r4, [sp, #40]	@ 0x28
 8007954:	46a1      	mov	r9, r4
 8007956:	9a05      	ldr	r2, [sp, #20]
 8007958:	f8df b148 	ldr.w	fp, [pc, #328]	@ 8007aa4 <_strtod_l+0x584>
 800795c:	2322      	movs	r3, #34	@ 0x22
 800795e:	6013      	str	r3, [r2, #0]
 8007960:	f04f 0a00 	mov.w	sl, #0
 8007964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007966:	2b00      	cmp	r3, #0
 8007968:	f43f ae13 	beq.w	8007592 <_strtod_l+0x72>
 800796c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800796e:	9805      	ldr	r0, [sp, #20]
 8007970:	f7ff f94a 	bl	8006c08 <_Bfree>
 8007974:	9805      	ldr	r0, [sp, #20]
 8007976:	4649      	mov	r1, r9
 8007978:	f7ff f946 	bl	8006c08 <_Bfree>
 800797c:	9805      	ldr	r0, [sp, #20]
 800797e:	4641      	mov	r1, r8
 8007980:	f7ff f942 	bl	8006c08 <_Bfree>
 8007984:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007986:	9805      	ldr	r0, [sp, #20]
 8007988:	f7ff f93e 	bl	8006c08 <_Bfree>
 800798c:	9805      	ldr	r0, [sp, #20]
 800798e:	4621      	mov	r1, r4
 8007990:	f7ff f93a 	bl	8006c08 <_Bfree>
 8007994:	e5fd      	b.n	8007592 <_strtod_l+0x72>
 8007996:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007998:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800799c:	4293      	cmp	r3, r2
 800799e:	dbbc      	blt.n	800791a <_strtod_l+0x3fa>
 80079a0:	4c42      	ldr	r4, [pc, #264]	@ (8007aac <_strtod_l+0x58c>)
 80079a2:	f1c5 050f 	rsb	r5, r5, #15
 80079a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80079aa:	4652      	mov	r2, sl
 80079ac:	465b      	mov	r3, fp
 80079ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079b2:	f7f8 fdf9 	bl	80005a8 <__aeabi_dmul>
 80079b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079b8:	1b5d      	subs	r5, r3, r5
 80079ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80079be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80079c2:	e791      	b.n	80078e8 <_strtod_l+0x3c8>
 80079c4:	3316      	adds	r3, #22
 80079c6:	dba8      	blt.n	800791a <_strtod_l+0x3fa>
 80079c8:	4b38      	ldr	r3, [pc, #224]	@ (8007aac <_strtod_l+0x58c>)
 80079ca:	eba9 0808 	sub.w	r8, r9, r8
 80079ce:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80079d2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80079d6:	4650      	mov	r0, sl
 80079d8:	4659      	mov	r1, fp
 80079da:	f7f8 ff0f 	bl	80007fc <__aeabi_ddiv>
 80079de:	e760      	b.n	80078a2 <_strtod_l+0x382>
 80079e0:	4b33      	ldr	r3, [pc, #204]	@ (8007ab0 <_strtod_l+0x590>)
 80079e2:	9308      	str	r3, [sp, #32]
 80079e4:	2300      	movs	r3, #0
 80079e6:	1124      	asrs	r4, r4, #4
 80079e8:	4650      	mov	r0, sl
 80079ea:	4659      	mov	r1, fp
 80079ec:	461e      	mov	r6, r3
 80079ee:	2c01      	cmp	r4, #1
 80079f0:	dc21      	bgt.n	8007a36 <_strtod_l+0x516>
 80079f2:	b10b      	cbz	r3, 80079f8 <_strtod_l+0x4d8>
 80079f4:	4682      	mov	sl, r0
 80079f6:	468b      	mov	fp, r1
 80079f8:	492d      	ldr	r1, [pc, #180]	@ (8007ab0 <_strtod_l+0x590>)
 80079fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80079fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007a02:	4652      	mov	r2, sl
 8007a04:	465b      	mov	r3, fp
 8007a06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a0a:	f7f8 fdcd 	bl	80005a8 <__aeabi_dmul>
 8007a0e:	4b25      	ldr	r3, [pc, #148]	@ (8007aa4 <_strtod_l+0x584>)
 8007a10:	460a      	mov	r2, r1
 8007a12:	400b      	ands	r3, r1
 8007a14:	4927      	ldr	r1, [pc, #156]	@ (8007ab4 <_strtod_l+0x594>)
 8007a16:	428b      	cmp	r3, r1
 8007a18:	4682      	mov	sl, r0
 8007a1a:	d898      	bhi.n	800794e <_strtod_l+0x42e>
 8007a1c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007a20:	428b      	cmp	r3, r1
 8007a22:	bf86      	itte	hi
 8007a24:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007ab8 <_strtod_l+0x598>
 8007a28:	f04f 3aff 	movhi.w	sl, #4294967295
 8007a2c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007a30:	2300      	movs	r3, #0
 8007a32:	9308      	str	r3, [sp, #32]
 8007a34:	e07a      	b.n	8007b2c <_strtod_l+0x60c>
 8007a36:	07e2      	lsls	r2, r4, #31
 8007a38:	d505      	bpl.n	8007a46 <_strtod_l+0x526>
 8007a3a:	9b08      	ldr	r3, [sp, #32]
 8007a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a40:	f7f8 fdb2 	bl	80005a8 <__aeabi_dmul>
 8007a44:	2301      	movs	r3, #1
 8007a46:	9a08      	ldr	r2, [sp, #32]
 8007a48:	3208      	adds	r2, #8
 8007a4a:	3601      	adds	r6, #1
 8007a4c:	1064      	asrs	r4, r4, #1
 8007a4e:	9208      	str	r2, [sp, #32]
 8007a50:	e7cd      	b.n	80079ee <_strtod_l+0x4ce>
 8007a52:	d0ed      	beq.n	8007a30 <_strtod_l+0x510>
 8007a54:	4264      	negs	r4, r4
 8007a56:	f014 020f 	ands.w	r2, r4, #15
 8007a5a:	d00a      	beq.n	8007a72 <_strtod_l+0x552>
 8007a5c:	4b13      	ldr	r3, [pc, #76]	@ (8007aac <_strtod_l+0x58c>)
 8007a5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a62:	4650      	mov	r0, sl
 8007a64:	4659      	mov	r1, fp
 8007a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a6a:	f7f8 fec7 	bl	80007fc <__aeabi_ddiv>
 8007a6e:	4682      	mov	sl, r0
 8007a70:	468b      	mov	fp, r1
 8007a72:	1124      	asrs	r4, r4, #4
 8007a74:	d0dc      	beq.n	8007a30 <_strtod_l+0x510>
 8007a76:	2c1f      	cmp	r4, #31
 8007a78:	dd20      	ble.n	8007abc <_strtod_l+0x59c>
 8007a7a:	2400      	movs	r4, #0
 8007a7c:	46a0      	mov	r8, r4
 8007a7e:	940a      	str	r4, [sp, #40]	@ 0x28
 8007a80:	46a1      	mov	r9, r4
 8007a82:	9a05      	ldr	r2, [sp, #20]
 8007a84:	2322      	movs	r3, #34	@ 0x22
 8007a86:	f04f 0a00 	mov.w	sl, #0
 8007a8a:	f04f 0b00 	mov.w	fp, #0
 8007a8e:	6013      	str	r3, [r2, #0]
 8007a90:	e768      	b.n	8007964 <_strtod_l+0x444>
 8007a92:	bf00      	nop
 8007a94:	08009485 	.word	0x08009485
 8007a98:	0800969c 	.word	0x0800969c
 8007a9c:	0800947d 	.word	0x0800947d
 8007aa0:	080094b4 	.word	0x080094b4
 8007aa4:	7ff00000 	.word	0x7ff00000
 8007aa8:	08009845 	.word	0x08009845
 8007aac:	080095d0 	.word	0x080095d0
 8007ab0:	080095a8 	.word	0x080095a8
 8007ab4:	7ca00000 	.word	0x7ca00000
 8007ab8:	7fefffff 	.word	0x7fefffff
 8007abc:	f014 0310 	ands.w	r3, r4, #16
 8007ac0:	bf18      	it	ne
 8007ac2:	236a      	movne	r3, #106	@ 0x6a
 8007ac4:	4e77      	ldr	r6, [pc, #476]	@ (8007ca4 <_strtod_l+0x784>)
 8007ac6:	9308      	str	r3, [sp, #32]
 8007ac8:	4650      	mov	r0, sl
 8007aca:	4659      	mov	r1, fp
 8007acc:	2300      	movs	r3, #0
 8007ace:	07e2      	lsls	r2, r4, #31
 8007ad0:	d504      	bpl.n	8007adc <_strtod_l+0x5bc>
 8007ad2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007ad6:	f7f8 fd67 	bl	80005a8 <__aeabi_dmul>
 8007ada:	2301      	movs	r3, #1
 8007adc:	1064      	asrs	r4, r4, #1
 8007ade:	f106 0608 	add.w	r6, r6, #8
 8007ae2:	d1f4      	bne.n	8007ace <_strtod_l+0x5ae>
 8007ae4:	b10b      	cbz	r3, 8007aea <_strtod_l+0x5ca>
 8007ae6:	4682      	mov	sl, r0
 8007ae8:	468b      	mov	fp, r1
 8007aea:	9b08      	ldr	r3, [sp, #32]
 8007aec:	b1b3      	cbz	r3, 8007b1c <_strtod_l+0x5fc>
 8007aee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007af2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	4659      	mov	r1, fp
 8007afa:	dd0f      	ble.n	8007b1c <_strtod_l+0x5fc>
 8007afc:	2b1f      	cmp	r3, #31
 8007afe:	dd57      	ble.n	8007bb0 <_strtod_l+0x690>
 8007b00:	2b34      	cmp	r3, #52	@ 0x34
 8007b02:	bfde      	ittt	le
 8007b04:	f04f 33ff 	movle.w	r3, #4294967295
 8007b08:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007b0c:	4093      	lslle	r3, r2
 8007b0e:	f04f 0a00 	mov.w	sl, #0
 8007b12:	bfcc      	ite	gt
 8007b14:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007b18:	ea03 0b01 	andle.w	fp, r3, r1
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	2300      	movs	r3, #0
 8007b20:	4650      	mov	r0, sl
 8007b22:	4659      	mov	r1, fp
 8007b24:	f7f8 ffa8 	bl	8000a78 <__aeabi_dcmpeq>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	d1a6      	bne.n	8007a7a <_strtod_l+0x55a>
 8007b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b2e:	9300      	str	r3, [sp, #0]
 8007b30:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007b32:	9805      	ldr	r0, [sp, #20]
 8007b34:	462b      	mov	r3, r5
 8007b36:	463a      	mov	r2, r7
 8007b38:	f7ff f8ce 	bl	8006cd8 <__s2b>
 8007b3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8007b3e:	2800      	cmp	r0, #0
 8007b40:	f43f af05 	beq.w	800794e <_strtod_l+0x42e>
 8007b44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b46:	2a00      	cmp	r2, #0
 8007b48:	eba9 0308 	sub.w	r3, r9, r8
 8007b4c:	bfa8      	it	ge
 8007b4e:	2300      	movge	r3, #0
 8007b50:	9312      	str	r3, [sp, #72]	@ 0x48
 8007b52:	2400      	movs	r4, #0
 8007b54:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007b58:	9316      	str	r3, [sp, #88]	@ 0x58
 8007b5a:	46a0      	mov	r8, r4
 8007b5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b5e:	9805      	ldr	r0, [sp, #20]
 8007b60:	6859      	ldr	r1, [r3, #4]
 8007b62:	f7ff f811 	bl	8006b88 <_Balloc>
 8007b66:	4681      	mov	r9, r0
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	f43f aef4 	beq.w	8007956 <_strtod_l+0x436>
 8007b6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b70:	691a      	ldr	r2, [r3, #16]
 8007b72:	3202      	adds	r2, #2
 8007b74:	f103 010c 	add.w	r1, r3, #12
 8007b78:	0092      	lsls	r2, r2, #2
 8007b7a:	300c      	adds	r0, #12
 8007b7c:	f000 fd62 	bl	8008644 <memcpy>
 8007b80:	ab1c      	add	r3, sp, #112	@ 0x70
 8007b82:	9301      	str	r3, [sp, #4]
 8007b84:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007b86:	9300      	str	r3, [sp, #0]
 8007b88:	9805      	ldr	r0, [sp, #20]
 8007b8a:	4652      	mov	r2, sl
 8007b8c:	465b      	mov	r3, fp
 8007b8e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007b92:	f7ff fbd5 	bl	8007340 <__d2b>
 8007b96:	901a      	str	r0, [sp, #104]	@ 0x68
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	f43f aedc 	beq.w	8007956 <_strtod_l+0x436>
 8007b9e:	9805      	ldr	r0, [sp, #20]
 8007ba0:	2101      	movs	r1, #1
 8007ba2:	f7ff f92f 	bl	8006e04 <__i2b>
 8007ba6:	4680      	mov	r8, r0
 8007ba8:	b948      	cbnz	r0, 8007bbe <_strtod_l+0x69e>
 8007baa:	f04f 0800 	mov.w	r8, #0
 8007bae:	e6d2      	b.n	8007956 <_strtod_l+0x436>
 8007bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8007bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb8:	ea03 0a0a 	and.w	sl, r3, sl
 8007bbc:	e7ae      	b.n	8007b1c <_strtod_l+0x5fc>
 8007bbe:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007bc0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007bc2:	2d00      	cmp	r5, #0
 8007bc4:	bfab      	itete	ge
 8007bc6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007bc8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007bca:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007bcc:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007bce:	bfac      	ite	ge
 8007bd0:	18ef      	addge	r7, r5, r3
 8007bd2:	1b5e      	sublt	r6, r3, r5
 8007bd4:	9b08      	ldr	r3, [sp, #32]
 8007bd6:	1aed      	subs	r5, r5, r3
 8007bd8:	4415      	add	r5, r2
 8007bda:	4b33      	ldr	r3, [pc, #204]	@ (8007ca8 <_strtod_l+0x788>)
 8007bdc:	3d01      	subs	r5, #1
 8007bde:	429d      	cmp	r5, r3
 8007be0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007be4:	da50      	bge.n	8007c88 <_strtod_l+0x768>
 8007be6:	1b5b      	subs	r3, r3, r5
 8007be8:	2b1f      	cmp	r3, #31
 8007bea:	eba2 0203 	sub.w	r2, r2, r3
 8007bee:	f04f 0101 	mov.w	r1, #1
 8007bf2:	dc3d      	bgt.n	8007c70 <_strtod_l+0x750>
 8007bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8007bf8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	9310      	str	r3, [sp, #64]	@ 0x40
 8007bfe:	18bd      	adds	r5, r7, r2
 8007c00:	9b08      	ldr	r3, [sp, #32]
 8007c02:	42af      	cmp	r7, r5
 8007c04:	4416      	add	r6, r2
 8007c06:	441e      	add	r6, r3
 8007c08:	463b      	mov	r3, r7
 8007c0a:	bfa8      	it	ge
 8007c0c:	462b      	movge	r3, r5
 8007c0e:	42b3      	cmp	r3, r6
 8007c10:	bfa8      	it	ge
 8007c12:	4633      	movge	r3, r6
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	bfc2      	ittt	gt
 8007c18:	1aed      	subgt	r5, r5, r3
 8007c1a:	1af6      	subgt	r6, r6, r3
 8007c1c:	1aff      	subgt	r7, r7, r3
 8007c1e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	dd16      	ble.n	8007c52 <_strtod_l+0x732>
 8007c24:	4641      	mov	r1, r8
 8007c26:	9805      	ldr	r0, [sp, #20]
 8007c28:	461a      	mov	r2, r3
 8007c2a:	f7ff f9ab 	bl	8006f84 <__pow5mult>
 8007c2e:	4680      	mov	r8, r0
 8007c30:	2800      	cmp	r0, #0
 8007c32:	d0ba      	beq.n	8007baa <_strtod_l+0x68a>
 8007c34:	4601      	mov	r1, r0
 8007c36:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007c38:	9805      	ldr	r0, [sp, #20]
 8007c3a:	f7ff f8f9 	bl	8006e30 <__multiply>
 8007c3e:	900e      	str	r0, [sp, #56]	@ 0x38
 8007c40:	2800      	cmp	r0, #0
 8007c42:	f43f ae88 	beq.w	8007956 <_strtod_l+0x436>
 8007c46:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c48:	9805      	ldr	r0, [sp, #20]
 8007c4a:	f7fe ffdd 	bl	8006c08 <_Bfree>
 8007c4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c50:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c52:	2d00      	cmp	r5, #0
 8007c54:	dc1d      	bgt.n	8007c92 <_strtod_l+0x772>
 8007c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	dd27      	ble.n	8007cac <_strtod_l+0x78c>
 8007c5c:	4649      	mov	r1, r9
 8007c5e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007c60:	9805      	ldr	r0, [sp, #20]
 8007c62:	f7ff f98f 	bl	8006f84 <__pow5mult>
 8007c66:	4681      	mov	r9, r0
 8007c68:	bb00      	cbnz	r0, 8007cac <_strtod_l+0x78c>
 8007c6a:	f04f 0900 	mov.w	r9, #0
 8007c6e:	e672      	b.n	8007956 <_strtod_l+0x436>
 8007c70:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007c74:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007c78:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007c7c:	35e2      	adds	r5, #226	@ 0xe2
 8007c7e:	fa01 f305 	lsl.w	r3, r1, r5
 8007c82:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c84:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007c86:	e7ba      	b.n	8007bfe <_strtod_l+0x6de>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c90:	e7b5      	b.n	8007bfe <_strtod_l+0x6de>
 8007c92:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c94:	9805      	ldr	r0, [sp, #20]
 8007c96:	462a      	mov	r2, r5
 8007c98:	f7ff f9ce 	bl	8007038 <__lshift>
 8007c9c:	901a      	str	r0, [sp, #104]	@ 0x68
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d1d9      	bne.n	8007c56 <_strtod_l+0x736>
 8007ca2:	e658      	b.n	8007956 <_strtod_l+0x436>
 8007ca4:	080096c8 	.word	0x080096c8
 8007ca8:	fffffc02 	.word	0xfffffc02
 8007cac:	2e00      	cmp	r6, #0
 8007cae:	dd07      	ble.n	8007cc0 <_strtod_l+0x7a0>
 8007cb0:	4649      	mov	r1, r9
 8007cb2:	9805      	ldr	r0, [sp, #20]
 8007cb4:	4632      	mov	r2, r6
 8007cb6:	f7ff f9bf 	bl	8007038 <__lshift>
 8007cba:	4681      	mov	r9, r0
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	d0d4      	beq.n	8007c6a <_strtod_l+0x74a>
 8007cc0:	2f00      	cmp	r7, #0
 8007cc2:	dd08      	ble.n	8007cd6 <_strtod_l+0x7b6>
 8007cc4:	4641      	mov	r1, r8
 8007cc6:	9805      	ldr	r0, [sp, #20]
 8007cc8:	463a      	mov	r2, r7
 8007cca:	f7ff f9b5 	bl	8007038 <__lshift>
 8007cce:	4680      	mov	r8, r0
 8007cd0:	2800      	cmp	r0, #0
 8007cd2:	f43f ae40 	beq.w	8007956 <_strtod_l+0x436>
 8007cd6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cd8:	9805      	ldr	r0, [sp, #20]
 8007cda:	464a      	mov	r2, r9
 8007cdc:	f7ff fa34 	bl	8007148 <__mdiff>
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	2800      	cmp	r0, #0
 8007ce4:	f43f ae37 	beq.w	8007956 <_strtod_l+0x436>
 8007ce8:	68c3      	ldr	r3, [r0, #12]
 8007cea:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007cec:	2300      	movs	r3, #0
 8007cee:	60c3      	str	r3, [r0, #12]
 8007cf0:	4641      	mov	r1, r8
 8007cf2:	f7ff fa0d 	bl	8007110 <__mcmp>
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	da3d      	bge.n	8007d76 <_strtod_l+0x856>
 8007cfa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cfc:	ea53 030a 	orrs.w	r3, r3, sl
 8007d00:	d163      	bne.n	8007dca <_strtod_l+0x8aa>
 8007d02:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d15f      	bne.n	8007dca <_strtod_l+0x8aa>
 8007d0a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d0e:	0d1b      	lsrs	r3, r3, #20
 8007d10:	051b      	lsls	r3, r3, #20
 8007d12:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d16:	d958      	bls.n	8007dca <_strtod_l+0x8aa>
 8007d18:	6963      	ldr	r3, [r4, #20]
 8007d1a:	b913      	cbnz	r3, 8007d22 <_strtod_l+0x802>
 8007d1c:	6923      	ldr	r3, [r4, #16]
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	dd53      	ble.n	8007dca <_strtod_l+0x8aa>
 8007d22:	4621      	mov	r1, r4
 8007d24:	2201      	movs	r2, #1
 8007d26:	9805      	ldr	r0, [sp, #20]
 8007d28:	f7ff f986 	bl	8007038 <__lshift>
 8007d2c:	4641      	mov	r1, r8
 8007d2e:	4604      	mov	r4, r0
 8007d30:	f7ff f9ee 	bl	8007110 <__mcmp>
 8007d34:	2800      	cmp	r0, #0
 8007d36:	dd48      	ble.n	8007dca <_strtod_l+0x8aa>
 8007d38:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d3c:	9a08      	ldr	r2, [sp, #32]
 8007d3e:	0d1b      	lsrs	r3, r3, #20
 8007d40:	051b      	lsls	r3, r3, #20
 8007d42:	2a00      	cmp	r2, #0
 8007d44:	d062      	beq.n	8007e0c <_strtod_l+0x8ec>
 8007d46:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d4a:	d85f      	bhi.n	8007e0c <_strtod_l+0x8ec>
 8007d4c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007d50:	f67f ae97 	bls.w	8007a82 <_strtod_l+0x562>
 8007d54:	4ba4      	ldr	r3, [pc, #656]	@ (8007fe8 <_strtod_l+0xac8>)
 8007d56:	4650      	mov	r0, sl
 8007d58:	4659      	mov	r1, fp
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f7f8 fc24 	bl	80005a8 <__aeabi_dmul>
 8007d60:	4ba2      	ldr	r3, [pc, #648]	@ (8007fec <_strtod_l+0xacc>)
 8007d62:	400b      	ands	r3, r1
 8007d64:	4682      	mov	sl, r0
 8007d66:	468b      	mov	fp, r1
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f47f adff 	bne.w	800796c <_strtod_l+0x44c>
 8007d6e:	9a05      	ldr	r2, [sp, #20]
 8007d70:	2322      	movs	r3, #34	@ 0x22
 8007d72:	6013      	str	r3, [r2, #0]
 8007d74:	e5fa      	b.n	800796c <_strtod_l+0x44c>
 8007d76:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007d7a:	d165      	bne.n	8007e48 <_strtod_l+0x928>
 8007d7c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007d7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d82:	b35a      	cbz	r2, 8007ddc <_strtod_l+0x8bc>
 8007d84:	4a9a      	ldr	r2, [pc, #616]	@ (8007ff0 <_strtod_l+0xad0>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d12b      	bne.n	8007de2 <_strtod_l+0x8c2>
 8007d8a:	9b08      	ldr	r3, [sp, #32]
 8007d8c:	4651      	mov	r1, sl
 8007d8e:	b303      	cbz	r3, 8007dd2 <_strtod_l+0x8b2>
 8007d90:	4b96      	ldr	r3, [pc, #600]	@ (8007fec <_strtod_l+0xacc>)
 8007d92:	465a      	mov	r2, fp
 8007d94:	4013      	ands	r3, r2
 8007d96:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d9e:	d81b      	bhi.n	8007dd8 <_strtod_l+0x8b8>
 8007da0:	0d1b      	lsrs	r3, r3, #20
 8007da2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007da6:	fa02 f303 	lsl.w	r3, r2, r3
 8007daa:	4299      	cmp	r1, r3
 8007dac:	d119      	bne.n	8007de2 <_strtod_l+0x8c2>
 8007dae:	4b91      	ldr	r3, [pc, #580]	@ (8007ff4 <_strtod_l+0xad4>)
 8007db0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d102      	bne.n	8007dbc <_strtod_l+0x89c>
 8007db6:	3101      	adds	r1, #1
 8007db8:	f43f adcd 	beq.w	8007956 <_strtod_l+0x436>
 8007dbc:	4b8b      	ldr	r3, [pc, #556]	@ (8007fec <_strtod_l+0xacc>)
 8007dbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007dc0:	401a      	ands	r2, r3
 8007dc2:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007dc6:	f04f 0a00 	mov.w	sl, #0
 8007dca:	9b08      	ldr	r3, [sp, #32]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d1c1      	bne.n	8007d54 <_strtod_l+0x834>
 8007dd0:	e5cc      	b.n	800796c <_strtod_l+0x44c>
 8007dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8007dd6:	e7e8      	b.n	8007daa <_strtod_l+0x88a>
 8007dd8:	4613      	mov	r3, r2
 8007dda:	e7e6      	b.n	8007daa <_strtod_l+0x88a>
 8007ddc:	ea53 030a 	orrs.w	r3, r3, sl
 8007de0:	d0aa      	beq.n	8007d38 <_strtod_l+0x818>
 8007de2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007de4:	b1db      	cbz	r3, 8007e1e <_strtod_l+0x8fe>
 8007de6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007de8:	4213      	tst	r3, r2
 8007dea:	d0ee      	beq.n	8007dca <_strtod_l+0x8aa>
 8007dec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dee:	9a08      	ldr	r2, [sp, #32]
 8007df0:	4650      	mov	r0, sl
 8007df2:	4659      	mov	r1, fp
 8007df4:	b1bb      	cbz	r3, 8007e26 <_strtod_l+0x906>
 8007df6:	f7ff fb6f 	bl	80074d8 <sulp>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e02:	f7f8 fa1b 	bl	800023c <__adddf3>
 8007e06:	4682      	mov	sl, r0
 8007e08:	468b      	mov	fp, r1
 8007e0a:	e7de      	b.n	8007dca <_strtod_l+0x8aa>
 8007e0c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007e10:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007e14:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007e18:	f04f 3aff 	mov.w	sl, #4294967295
 8007e1c:	e7d5      	b.n	8007dca <_strtod_l+0x8aa>
 8007e1e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007e20:	ea13 0f0a 	tst.w	r3, sl
 8007e24:	e7e1      	b.n	8007dea <_strtod_l+0x8ca>
 8007e26:	f7ff fb57 	bl	80074d8 <sulp>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e32:	f7f8 fa01 	bl	8000238 <__aeabi_dsub>
 8007e36:	2200      	movs	r2, #0
 8007e38:	2300      	movs	r3, #0
 8007e3a:	4682      	mov	sl, r0
 8007e3c:	468b      	mov	fp, r1
 8007e3e:	f7f8 fe1b 	bl	8000a78 <__aeabi_dcmpeq>
 8007e42:	2800      	cmp	r0, #0
 8007e44:	d0c1      	beq.n	8007dca <_strtod_l+0x8aa>
 8007e46:	e61c      	b.n	8007a82 <_strtod_l+0x562>
 8007e48:	4641      	mov	r1, r8
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	f7ff fad0 	bl	80073f0 <__ratio>
 8007e50:	2200      	movs	r2, #0
 8007e52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007e56:	4606      	mov	r6, r0
 8007e58:	460f      	mov	r7, r1
 8007e5a:	f7f8 fe21 	bl	8000aa0 <__aeabi_dcmple>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d06d      	beq.n	8007f3e <_strtod_l+0xa1e>
 8007e62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d178      	bne.n	8007f5a <_strtod_l+0xa3a>
 8007e68:	f1ba 0f00 	cmp.w	sl, #0
 8007e6c:	d156      	bne.n	8007f1c <_strtod_l+0x9fc>
 8007e6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d158      	bne.n	8007f2a <_strtod_l+0xa0a>
 8007e78:	4b5f      	ldr	r3, [pc, #380]	@ (8007ff8 <_strtod_l+0xad8>)
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	4630      	mov	r0, r6
 8007e7e:	4639      	mov	r1, r7
 8007e80:	f7f8 fe04 	bl	8000a8c <__aeabi_dcmplt>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	d157      	bne.n	8007f38 <_strtod_l+0xa18>
 8007e88:	4630      	mov	r0, r6
 8007e8a:	4639      	mov	r1, r7
 8007e8c:	4b5b      	ldr	r3, [pc, #364]	@ (8007ffc <_strtod_l+0xadc>)
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f7f8 fb8a 	bl	80005a8 <__aeabi_dmul>
 8007e94:	4606      	mov	r6, r0
 8007e96:	460f      	mov	r7, r1
 8007e98:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007e9c:	9606      	str	r6, [sp, #24]
 8007e9e:	9307      	str	r3, [sp, #28]
 8007ea0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ea4:	4d51      	ldr	r5, [pc, #324]	@ (8007fec <_strtod_l+0xacc>)
 8007ea6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007eaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007eac:	401d      	ands	r5, r3
 8007eae:	4b54      	ldr	r3, [pc, #336]	@ (8008000 <_strtod_l+0xae0>)
 8007eb0:	429d      	cmp	r5, r3
 8007eb2:	f040 80ab 	bne.w	800800c <_strtod_l+0xaec>
 8007eb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007eb8:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007ebc:	4650      	mov	r0, sl
 8007ebe:	4659      	mov	r1, fp
 8007ec0:	f7ff f9d4 	bl	800726c <__ulp>
 8007ec4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ec8:	f7f8 fb6e 	bl	80005a8 <__aeabi_dmul>
 8007ecc:	4652      	mov	r2, sl
 8007ece:	465b      	mov	r3, fp
 8007ed0:	f7f8 f9b4 	bl	800023c <__adddf3>
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	4945      	ldr	r1, [pc, #276]	@ (8007fec <_strtod_l+0xacc>)
 8007ed8:	4a4a      	ldr	r2, [pc, #296]	@ (8008004 <_strtod_l+0xae4>)
 8007eda:	4019      	ands	r1, r3
 8007edc:	4291      	cmp	r1, r2
 8007ede:	4682      	mov	sl, r0
 8007ee0:	d942      	bls.n	8007f68 <_strtod_l+0xa48>
 8007ee2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ee4:	4b43      	ldr	r3, [pc, #268]	@ (8007ff4 <_strtod_l+0xad4>)
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d103      	bne.n	8007ef2 <_strtod_l+0x9d2>
 8007eea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007eec:	3301      	adds	r3, #1
 8007eee:	f43f ad32 	beq.w	8007956 <_strtod_l+0x436>
 8007ef2:	f8df b100 	ldr.w	fp, [pc, #256]	@ 8007ff4 <_strtod_l+0xad4>
 8007ef6:	f04f 3aff 	mov.w	sl, #4294967295
 8007efa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007efc:	9805      	ldr	r0, [sp, #20]
 8007efe:	f7fe fe83 	bl	8006c08 <_Bfree>
 8007f02:	9805      	ldr	r0, [sp, #20]
 8007f04:	4649      	mov	r1, r9
 8007f06:	f7fe fe7f 	bl	8006c08 <_Bfree>
 8007f0a:	9805      	ldr	r0, [sp, #20]
 8007f0c:	4641      	mov	r1, r8
 8007f0e:	f7fe fe7b 	bl	8006c08 <_Bfree>
 8007f12:	9805      	ldr	r0, [sp, #20]
 8007f14:	4621      	mov	r1, r4
 8007f16:	f7fe fe77 	bl	8006c08 <_Bfree>
 8007f1a:	e61f      	b.n	8007b5c <_strtod_l+0x63c>
 8007f1c:	f1ba 0f01 	cmp.w	sl, #1
 8007f20:	d103      	bne.n	8007f2a <_strtod_l+0xa0a>
 8007f22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	f43f adac 	beq.w	8007a82 <_strtod_l+0x562>
 8007f2a:	4b37      	ldr	r3, [pc, #220]	@ (8008008 <_strtod_l+0xae8>)
 8007f2c:	4f32      	ldr	r7, [pc, #200]	@ (8007ff8 <_strtod_l+0xad8>)
 8007f2e:	2200      	movs	r2, #0
 8007f30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007f34:	2600      	movs	r6, #0
 8007f36:	e7b3      	b.n	8007ea0 <_strtod_l+0x980>
 8007f38:	4f30      	ldr	r7, [pc, #192]	@ (8007ffc <_strtod_l+0xadc>)
 8007f3a:	2600      	movs	r6, #0
 8007f3c:	e7ac      	b.n	8007e98 <_strtod_l+0x978>
 8007f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8007ffc <_strtod_l+0xadc>)
 8007f40:	4630      	mov	r0, r6
 8007f42:	4639      	mov	r1, r7
 8007f44:	2200      	movs	r2, #0
 8007f46:	f7f8 fb2f 	bl	80005a8 <__aeabi_dmul>
 8007f4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f4c:	4606      	mov	r6, r0
 8007f4e:	460f      	mov	r7, r1
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d0a1      	beq.n	8007e98 <_strtod_l+0x978>
 8007f54:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007f58:	e7a2      	b.n	8007ea0 <_strtod_l+0x980>
 8007f5a:	4b27      	ldr	r3, [pc, #156]	@ (8007ff8 <_strtod_l+0xad8>)
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007f62:	4616      	mov	r6, r2
 8007f64:	461f      	mov	r7, r3
 8007f66:	e79b      	b.n	8007ea0 <_strtod_l+0x980>
 8007f68:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007f6c:	9b08      	ldr	r3, [sp, #32]
 8007f6e:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d1c1      	bne.n	8007efa <_strtod_l+0x9da>
 8007f76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f7a:	0d1b      	lsrs	r3, r3, #20
 8007f7c:	051b      	lsls	r3, r3, #20
 8007f7e:	429d      	cmp	r5, r3
 8007f80:	d1bb      	bne.n	8007efa <_strtod_l+0x9da>
 8007f82:	4630      	mov	r0, r6
 8007f84:	4639      	mov	r1, r7
 8007f86:	f7f9 f8cd 	bl	8001124 <__aeabi_d2lz>
 8007f8a:	f7f8 fadf 	bl	800054c <__aeabi_l2d>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	460b      	mov	r3, r1
 8007f92:	4630      	mov	r0, r6
 8007f94:	4639      	mov	r1, r7
 8007f96:	f7f8 f94f 	bl	8000238 <__aeabi_dsub>
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007fa2:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007fa6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fa8:	ea46 060a 	orr.w	r6, r6, sl
 8007fac:	431e      	orrs	r6, r3
 8007fae:	d06a      	beq.n	8008086 <_strtod_l+0xb66>
 8007fb0:	a309      	add	r3, pc, #36	@ (adr r3, 8007fd8 <_strtod_l+0xab8>)
 8007fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb6:	f7f8 fd69 	bl	8000a8c <__aeabi_dcmplt>
 8007fba:	2800      	cmp	r0, #0
 8007fbc:	f47f acd6 	bne.w	800796c <_strtod_l+0x44c>
 8007fc0:	a307      	add	r3, pc, #28	@ (adr r3, 8007fe0 <_strtod_l+0xac0>)
 8007fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007fca:	f7f8 fd7d 	bl	8000ac8 <__aeabi_dcmpgt>
 8007fce:	2800      	cmp	r0, #0
 8007fd0:	d093      	beq.n	8007efa <_strtod_l+0x9da>
 8007fd2:	e4cb      	b.n	800796c <_strtod_l+0x44c>
 8007fd4:	f3af 8000 	nop.w
 8007fd8:	94a03595 	.word	0x94a03595
 8007fdc:	3fdfffff 	.word	0x3fdfffff
 8007fe0:	35afe535 	.word	0x35afe535
 8007fe4:	3fe00000 	.word	0x3fe00000
 8007fe8:	39500000 	.word	0x39500000
 8007fec:	7ff00000 	.word	0x7ff00000
 8007ff0:	000fffff 	.word	0x000fffff
 8007ff4:	7fefffff 	.word	0x7fefffff
 8007ff8:	3ff00000 	.word	0x3ff00000
 8007ffc:	3fe00000 	.word	0x3fe00000
 8008000:	7fe00000 	.word	0x7fe00000
 8008004:	7c9fffff 	.word	0x7c9fffff
 8008008:	bff00000 	.word	0xbff00000
 800800c:	9b08      	ldr	r3, [sp, #32]
 800800e:	b323      	cbz	r3, 800805a <_strtod_l+0xb3a>
 8008010:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008014:	d821      	bhi.n	800805a <_strtod_l+0xb3a>
 8008016:	a328      	add	r3, pc, #160	@ (adr r3, 80080b8 <_strtod_l+0xb98>)
 8008018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801c:	4630      	mov	r0, r6
 800801e:	4639      	mov	r1, r7
 8008020:	f7f8 fd3e 	bl	8000aa0 <__aeabi_dcmple>
 8008024:	b1a0      	cbz	r0, 8008050 <_strtod_l+0xb30>
 8008026:	4639      	mov	r1, r7
 8008028:	4630      	mov	r0, r6
 800802a:	f7f8 fd95 	bl	8000b58 <__aeabi_d2uiz>
 800802e:	2801      	cmp	r0, #1
 8008030:	bf38      	it	cc
 8008032:	2001      	movcc	r0, #1
 8008034:	f7f8 fa3e 	bl	80004b4 <__aeabi_ui2d>
 8008038:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800803a:	4606      	mov	r6, r0
 800803c:	460f      	mov	r7, r1
 800803e:	b9fb      	cbnz	r3, 8008080 <_strtod_l+0xb60>
 8008040:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008044:	9014      	str	r0, [sp, #80]	@ 0x50
 8008046:	9315      	str	r3, [sp, #84]	@ 0x54
 8008048:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800804c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008050:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008052:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008056:	1b5b      	subs	r3, r3, r5
 8008058:	9311      	str	r3, [sp, #68]	@ 0x44
 800805a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800805e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008062:	f7ff f903 	bl	800726c <__ulp>
 8008066:	4602      	mov	r2, r0
 8008068:	460b      	mov	r3, r1
 800806a:	4650      	mov	r0, sl
 800806c:	4659      	mov	r1, fp
 800806e:	f7f8 fa9b 	bl	80005a8 <__aeabi_dmul>
 8008072:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008076:	f7f8 f8e1 	bl	800023c <__adddf3>
 800807a:	4682      	mov	sl, r0
 800807c:	468b      	mov	fp, r1
 800807e:	e775      	b.n	8007f6c <_strtod_l+0xa4c>
 8008080:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008084:	e7e0      	b.n	8008048 <_strtod_l+0xb28>
 8008086:	a30e      	add	r3, pc, #56	@ (adr r3, 80080c0 <_strtod_l+0xba0>)
 8008088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808c:	f7f8 fcfe 	bl	8000a8c <__aeabi_dcmplt>
 8008090:	e79d      	b.n	8007fce <_strtod_l+0xaae>
 8008092:	2300      	movs	r3, #0
 8008094:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008096:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008098:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800809a:	6013      	str	r3, [r2, #0]
 800809c:	f7ff ba7d 	b.w	800759a <_strtod_l+0x7a>
 80080a0:	2a65      	cmp	r2, #101	@ 0x65
 80080a2:	f43f ab74 	beq.w	800778e <_strtod_l+0x26e>
 80080a6:	2a45      	cmp	r2, #69	@ 0x45
 80080a8:	f43f ab71 	beq.w	800778e <_strtod_l+0x26e>
 80080ac:	2301      	movs	r3, #1
 80080ae:	f7ff bbac 	b.w	800780a <_strtod_l+0x2ea>
 80080b2:	bf00      	nop
 80080b4:	f3af 8000 	nop.w
 80080b8:	ffc00000 	.word	0xffc00000
 80080bc:	41dfffff 	.word	0x41dfffff
 80080c0:	94a03595 	.word	0x94a03595
 80080c4:	3fcfffff 	.word	0x3fcfffff

080080c8 <_strtod_r>:
 80080c8:	4b01      	ldr	r3, [pc, #4]	@ (80080d0 <_strtod_r+0x8>)
 80080ca:	f7ff ba29 	b.w	8007520 <_strtod_l>
 80080ce:	bf00      	nop
 80080d0:	20000068 	.word	0x20000068

080080d4 <_strtol_l.constprop.0>:
 80080d4:	2b24      	cmp	r3, #36	@ 0x24
 80080d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080da:	4686      	mov	lr, r0
 80080dc:	4690      	mov	r8, r2
 80080de:	d801      	bhi.n	80080e4 <_strtol_l.constprop.0+0x10>
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d106      	bne.n	80080f2 <_strtol_l.constprop.0+0x1e>
 80080e4:	f7fd fdcc 	bl	8005c80 <__errno>
 80080e8:	2316      	movs	r3, #22
 80080ea:	6003      	str	r3, [r0, #0]
 80080ec:	2000      	movs	r0, #0
 80080ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f2:	4834      	ldr	r0, [pc, #208]	@ (80081c4 <_strtol_l.constprop.0+0xf0>)
 80080f4:	460d      	mov	r5, r1
 80080f6:	462a      	mov	r2, r5
 80080f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80080fc:	5d06      	ldrb	r6, [r0, r4]
 80080fe:	f016 0608 	ands.w	r6, r6, #8
 8008102:	d1f8      	bne.n	80080f6 <_strtol_l.constprop.0+0x22>
 8008104:	2c2d      	cmp	r4, #45	@ 0x2d
 8008106:	d12d      	bne.n	8008164 <_strtol_l.constprop.0+0x90>
 8008108:	782c      	ldrb	r4, [r5, #0]
 800810a:	2601      	movs	r6, #1
 800810c:	1c95      	adds	r5, r2, #2
 800810e:	f033 0210 	bics.w	r2, r3, #16
 8008112:	d109      	bne.n	8008128 <_strtol_l.constprop.0+0x54>
 8008114:	2c30      	cmp	r4, #48	@ 0x30
 8008116:	d12a      	bne.n	800816e <_strtol_l.constprop.0+0x9a>
 8008118:	782a      	ldrb	r2, [r5, #0]
 800811a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800811e:	2a58      	cmp	r2, #88	@ 0x58
 8008120:	d125      	bne.n	800816e <_strtol_l.constprop.0+0x9a>
 8008122:	786c      	ldrb	r4, [r5, #1]
 8008124:	2310      	movs	r3, #16
 8008126:	3502      	adds	r5, #2
 8008128:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800812c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008130:	2200      	movs	r2, #0
 8008132:	fbbc f9f3 	udiv	r9, ip, r3
 8008136:	4610      	mov	r0, r2
 8008138:	fb03 ca19 	mls	sl, r3, r9, ip
 800813c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008140:	2f09      	cmp	r7, #9
 8008142:	d81b      	bhi.n	800817c <_strtol_l.constprop.0+0xa8>
 8008144:	463c      	mov	r4, r7
 8008146:	42a3      	cmp	r3, r4
 8008148:	dd27      	ble.n	800819a <_strtol_l.constprop.0+0xc6>
 800814a:	1c57      	adds	r7, r2, #1
 800814c:	d007      	beq.n	800815e <_strtol_l.constprop.0+0x8a>
 800814e:	4581      	cmp	r9, r0
 8008150:	d320      	bcc.n	8008194 <_strtol_l.constprop.0+0xc0>
 8008152:	d101      	bne.n	8008158 <_strtol_l.constprop.0+0x84>
 8008154:	45a2      	cmp	sl, r4
 8008156:	db1d      	blt.n	8008194 <_strtol_l.constprop.0+0xc0>
 8008158:	fb00 4003 	mla	r0, r0, r3, r4
 800815c:	2201      	movs	r2, #1
 800815e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008162:	e7eb      	b.n	800813c <_strtol_l.constprop.0+0x68>
 8008164:	2c2b      	cmp	r4, #43	@ 0x2b
 8008166:	bf04      	itt	eq
 8008168:	782c      	ldrbeq	r4, [r5, #0]
 800816a:	1c95      	addeq	r5, r2, #2
 800816c:	e7cf      	b.n	800810e <_strtol_l.constprop.0+0x3a>
 800816e:	2b00      	cmp	r3, #0
 8008170:	d1da      	bne.n	8008128 <_strtol_l.constprop.0+0x54>
 8008172:	2c30      	cmp	r4, #48	@ 0x30
 8008174:	bf0c      	ite	eq
 8008176:	2308      	moveq	r3, #8
 8008178:	230a      	movne	r3, #10
 800817a:	e7d5      	b.n	8008128 <_strtol_l.constprop.0+0x54>
 800817c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008180:	2f19      	cmp	r7, #25
 8008182:	d801      	bhi.n	8008188 <_strtol_l.constprop.0+0xb4>
 8008184:	3c37      	subs	r4, #55	@ 0x37
 8008186:	e7de      	b.n	8008146 <_strtol_l.constprop.0+0x72>
 8008188:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800818c:	2f19      	cmp	r7, #25
 800818e:	d804      	bhi.n	800819a <_strtol_l.constprop.0+0xc6>
 8008190:	3c57      	subs	r4, #87	@ 0x57
 8008192:	e7d8      	b.n	8008146 <_strtol_l.constprop.0+0x72>
 8008194:	f04f 32ff 	mov.w	r2, #4294967295
 8008198:	e7e1      	b.n	800815e <_strtol_l.constprop.0+0x8a>
 800819a:	1c53      	adds	r3, r2, #1
 800819c:	d108      	bne.n	80081b0 <_strtol_l.constprop.0+0xdc>
 800819e:	2322      	movs	r3, #34	@ 0x22
 80081a0:	f8ce 3000 	str.w	r3, [lr]
 80081a4:	4660      	mov	r0, ip
 80081a6:	f1b8 0f00 	cmp.w	r8, #0
 80081aa:	d0a0      	beq.n	80080ee <_strtol_l.constprop.0+0x1a>
 80081ac:	1e69      	subs	r1, r5, #1
 80081ae:	e006      	b.n	80081be <_strtol_l.constprop.0+0xea>
 80081b0:	b106      	cbz	r6, 80081b4 <_strtol_l.constprop.0+0xe0>
 80081b2:	4240      	negs	r0, r0
 80081b4:	f1b8 0f00 	cmp.w	r8, #0
 80081b8:	d099      	beq.n	80080ee <_strtol_l.constprop.0+0x1a>
 80081ba:	2a00      	cmp	r2, #0
 80081bc:	d1f6      	bne.n	80081ac <_strtol_l.constprop.0+0xd8>
 80081be:	f8c8 1000 	str.w	r1, [r8]
 80081c2:	e794      	b.n	80080ee <_strtol_l.constprop.0+0x1a>
 80081c4:	080096f1 	.word	0x080096f1

080081c8 <_strtol_r>:
 80081c8:	f7ff bf84 	b.w	80080d4 <_strtol_l.constprop.0>

080081cc <__ssputs_r>:
 80081cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081d0:	688e      	ldr	r6, [r1, #8]
 80081d2:	461f      	mov	r7, r3
 80081d4:	42be      	cmp	r6, r7
 80081d6:	680b      	ldr	r3, [r1, #0]
 80081d8:	4682      	mov	sl, r0
 80081da:	460c      	mov	r4, r1
 80081dc:	4690      	mov	r8, r2
 80081de:	d82d      	bhi.n	800823c <__ssputs_r+0x70>
 80081e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80081e8:	d026      	beq.n	8008238 <__ssputs_r+0x6c>
 80081ea:	6965      	ldr	r5, [r4, #20]
 80081ec:	6909      	ldr	r1, [r1, #16]
 80081ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081f2:	eba3 0901 	sub.w	r9, r3, r1
 80081f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081fa:	1c7b      	adds	r3, r7, #1
 80081fc:	444b      	add	r3, r9
 80081fe:	106d      	asrs	r5, r5, #1
 8008200:	429d      	cmp	r5, r3
 8008202:	bf38      	it	cc
 8008204:	461d      	movcc	r5, r3
 8008206:	0553      	lsls	r3, r2, #21
 8008208:	d527      	bpl.n	800825a <__ssputs_r+0x8e>
 800820a:	4629      	mov	r1, r5
 800820c:	f7fe fc30 	bl	8006a70 <_malloc_r>
 8008210:	4606      	mov	r6, r0
 8008212:	b360      	cbz	r0, 800826e <__ssputs_r+0xa2>
 8008214:	6921      	ldr	r1, [r4, #16]
 8008216:	464a      	mov	r2, r9
 8008218:	f000 fa14 	bl	8008644 <memcpy>
 800821c:	89a3      	ldrh	r3, [r4, #12]
 800821e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008222:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008226:	81a3      	strh	r3, [r4, #12]
 8008228:	6126      	str	r6, [r4, #16]
 800822a:	6165      	str	r5, [r4, #20]
 800822c:	444e      	add	r6, r9
 800822e:	eba5 0509 	sub.w	r5, r5, r9
 8008232:	6026      	str	r6, [r4, #0]
 8008234:	60a5      	str	r5, [r4, #8]
 8008236:	463e      	mov	r6, r7
 8008238:	42be      	cmp	r6, r7
 800823a:	d900      	bls.n	800823e <__ssputs_r+0x72>
 800823c:	463e      	mov	r6, r7
 800823e:	6820      	ldr	r0, [r4, #0]
 8008240:	4632      	mov	r2, r6
 8008242:	4641      	mov	r1, r8
 8008244:	f000 f9c2 	bl	80085cc <memmove>
 8008248:	68a3      	ldr	r3, [r4, #8]
 800824a:	1b9b      	subs	r3, r3, r6
 800824c:	60a3      	str	r3, [r4, #8]
 800824e:	6823      	ldr	r3, [r4, #0]
 8008250:	4433      	add	r3, r6
 8008252:	6023      	str	r3, [r4, #0]
 8008254:	2000      	movs	r0, #0
 8008256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800825a:	462a      	mov	r2, r5
 800825c:	f000 fd83 	bl	8008d66 <_realloc_r>
 8008260:	4606      	mov	r6, r0
 8008262:	2800      	cmp	r0, #0
 8008264:	d1e0      	bne.n	8008228 <__ssputs_r+0x5c>
 8008266:	6921      	ldr	r1, [r4, #16]
 8008268:	4650      	mov	r0, sl
 800826a:	f7fe fb8d 	bl	8006988 <_free_r>
 800826e:	230c      	movs	r3, #12
 8008270:	f8ca 3000 	str.w	r3, [sl]
 8008274:	89a3      	ldrh	r3, [r4, #12]
 8008276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800827a:	81a3      	strh	r3, [r4, #12]
 800827c:	f04f 30ff 	mov.w	r0, #4294967295
 8008280:	e7e9      	b.n	8008256 <__ssputs_r+0x8a>
	...

08008284 <_svfiprintf_r>:
 8008284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008288:	4698      	mov	r8, r3
 800828a:	898b      	ldrh	r3, [r1, #12]
 800828c:	061b      	lsls	r3, r3, #24
 800828e:	b09d      	sub	sp, #116	@ 0x74
 8008290:	4607      	mov	r7, r0
 8008292:	460d      	mov	r5, r1
 8008294:	4614      	mov	r4, r2
 8008296:	d510      	bpl.n	80082ba <_svfiprintf_r+0x36>
 8008298:	690b      	ldr	r3, [r1, #16]
 800829a:	b973      	cbnz	r3, 80082ba <_svfiprintf_r+0x36>
 800829c:	2140      	movs	r1, #64	@ 0x40
 800829e:	f7fe fbe7 	bl	8006a70 <_malloc_r>
 80082a2:	6028      	str	r0, [r5, #0]
 80082a4:	6128      	str	r0, [r5, #16]
 80082a6:	b930      	cbnz	r0, 80082b6 <_svfiprintf_r+0x32>
 80082a8:	230c      	movs	r3, #12
 80082aa:	603b      	str	r3, [r7, #0]
 80082ac:	f04f 30ff 	mov.w	r0, #4294967295
 80082b0:	b01d      	add	sp, #116	@ 0x74
 80082b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b6:	2340      	movs	r3, #64	@ 0x40
 80082b8:	616b      	str	r3, [r5, #20]
 80082ba:	2300      	movs	r3, #0
 80082bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80082be:	2320      	movs	r3, #32
 80082c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80082c8:	2330      	movs	r3, #48	@ 0x30
 80082ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008468 <_svfiprintf_r+0x1e4>
 80082ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082d2:	f04f 0901 	mov.w	r9, #1
 80082d6:	4623      	mov	r3, r4
 80082d8:	469a      	mov	sl, r3
 80082da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082de:	b10a      	cbz	r2, 80082e4 <_svfiprintf_r+0x60>
 80082e0:	2a25      	cmp	r2, #37	@ 0x25
 80082e2:	d1f9      	bne.n	80082d8 <_svfiprintf_r+0x54>
 80082e4:	ebba 0b04 	subs.w	fp, sl, r4
 80082e8:	d00b      	beq.n	8008302 <_svfiprintf_r+0x7e>
 80082ea:	465b      	mov	r3, fp
 80082ec:	4622      	mov	r2, r4
 80082ee:	4629      	mov	r1, r5
 80082f0:	4638      	mov	r0, r7
 80082f2:	f7ff ff6b 	bl	80081cc <__ssputs_r>
 80082f6:	3001      	adds	r0, #1
 80082f8:	f000 80a7 	beq.w	800844a <_svfiprintf_r+0x1c6>
 80082fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082fe:	445a      	add	r2, fp
 8008300:	9209      	str	r2, [sp, #36]	@ 0x24
 8008302:	f89a 3000 	ldrb.w	r3, [sl]
 8008306:	2b00      	cmp	r3, #0
 8008308:	f000 809f 	beq.w	800844a <_svfiprintf_r+0x1c6>
 800830c:	2300      	movs	r3, #0
 800830e:	f04f 32ff 	mov.w	r2, #4294967295
 8008312:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008316:	f10a 0a01 	add.w	sl, sl, #1
 800831a:	9304      	str	r3, [sp, #16]
 800831c:	9307      	str	r3, [sp, #28]
 800831e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008322:	931a      	str	r3, [sp, #104]	@ 0x68
 8008324:	4654      	mov	r4, sl
 8008326:	2205      	movs	r2, #5
 8008328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800832c:	484e      	ldr	r0, [pc, #312]	@ (8008468 <_svfiprintf_r+0x1e4>)
 800832e:	f7f7 ff27 	bl	8000180 <memchr>
 8008332:	9a04      	ldr	r2, [sp, #16]
 8008334:	b9d8      	cbnz	r0, 800836e <_svfiprintf_r+0xea>
 8008336:	06d0      	lsls	r0, r2, #27
 8008338:	bf44      	itt	mi
 800833a:	2320      	movmi	r3, #32
 800833c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008340:	0711      	lsls	r1, r2, #28
 8008342:	bf44      	itt	mi
 8008344:	232b      	movmi	r3, #43	@ 0x2b
 8008346:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800834a:	f89a 3000 	ldrb.w	r3, [sl]
 800834e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008350:	d015      	beq.n	800837e <_svfiprintf_r+0xfa>
 8008352:	9a07      	ldr	r2, [sp, #28]
 8008354:	4654      	mov	r4, sl
 8008356:	2000      	movs	r0, #0
 8008358:	f04f 0c0a 	mov.w	ip, #10
 800835c:	4621      	mov	r1, r4
 800835e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008362:	3b30      	subs	r3, #48	@ 0x30
 8008364:	2b09      	cmp	r3, #9
 8008366:	d94b      	bls.n	8008400 <_svfiprintf_r+0x17c>
 8008368:	b1b0      	cbz	r0, 8008398 <_svfiprintf_r+0x114>
 800836a:	9207      	str	r2, [sp, #28]
 800836c:	e014      	b.n	8008398 <_svfiprintf_r+0x114>
 800836e:	eba0 0308 	sub.w	r3, r0, r8
 8008372:	fa09 f303 	lsl.w	r3, r9, r3
 8008376:	4313      	orrs	r3, r2
 8008378:	9304      	str	r3, [sp, #16]
 800837a:	46a2      	mov	sl, r4
 800837c:	e7d2      	b.n	8008324 <_svfiprintf_r+0xa0>
 800837e:	9b03      	ldr	r3, [sp, #12]
 8008380:	1d19      	adds	r1, r3, #4
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	9103      	str	r1, [sp, #12]
 8008386:	2b00      	cmp	r3, #0
 8008388:	bfbb      	ittet	lt
 800838a:	425b      	neglt	r3, r3
 800838c:	f042 0202 	orrlt.w	r2, r2, #2
 8008390:	9307      	strge	r3, [sp, #28]
 8008392:	9307      	strlt	r3, [sp, #28]
 8008394:	bfb8      	it	lt
 8008396:	9204      	strlt	r2, [sp, #16]
 8008398:	7823      	ldrb	r3, [r4, #0]
 800839a:	2b2e      	cmp	r3, #46	@ 0x2e
 800839c:	d10a      	bne.n	80083b4 <_svfiprintf_r+0x130>
 800839e:	7863      	ldrb	r3, [r4, #1]
 80083a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80083a2:	d132      	bne.n	800840a <_svfiprintf_r+0x186>
 80083a4:	9b03      	ldr	r3, [sp, #12]
 80083a6:	1d1a      	adds	r2, r3, #4
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	9203      	str	r2, [sp, #12]
 80083ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083b0:	3402      	adds	r4, #2
 80083b2:	9305      	str	r3, [sp, #20]
 80083b4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800846c <_svfiprintf_r+0x1e8>
 80083b8:	7821      	ldrb	r1, [r4, #0]
 80083ba:	2203      	movs	r2, #3
 80083bc:	4650      	mov	r0, sl
 80083be:	f7f7 fedf 	bl	8000180 <memchr>
 80083c2:	b138      	cbz	r0, 80083d4 <_svfiprintf_r+0x150>
 80083c4:	9b04      	ldr	r3, [sp, #16]
 80083c6:	eba0 000a 	sub.w	r0, r0, sl
 80083ca:	2240      	movs	r2, #64	@ 0x40
 80083cc:	4082      	lsls	r2, r0
 80083ce:	4313      	orrs	r3, r2
 80083d0:	3401      	adds	r4, #1
 80083d2:	9304      	str	r3, [sp, #16]
 80083d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083d8:	4825      	ldr	r0, [pc, #148]	@ (8008470 <_svfiprintf_r+0x1ec>)
 80083da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083de:	2206      	movs	r2, #6
 80083e0:	f7f7 fece 	bl	8000180 <memchr>
 80083e4:	2800      	cmp	r0, #0
 80083e6:	d036      	beq.n	8008456 <_svfiprintf_r+0x1d2>
 80083e8:	4b22      	ldr	r3, [pc, #136]	@ (8008474 <_svfiprintf_r+0x1f0>)
 80083ea:	bb1b      	cbnz	r3, 8008434 <_svfiprintf_r+0x1b0>
 80083ec:	9b03      	ldr	r3, [sp, #12]
 80083ee:	3307      	adds	r3, #7
 80083f0:	f023 0307 	bic.w	r3, r3, #7
 80083f4:	3308      	adds	r3, #8
 80083f6:	9303      	str	r3, [sp, #12]
 80083f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083fa:	4433      	add	r3, r6
 80083fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80083fe:	e76a      	b.n	80082d6 <_svfiprintf_r+0x52>
 8008400:	fb0c 3202 	mla	r2, ip, r2, r3
 8008404:	460c      	mov	r4, r1
 8008406:	2001      	movs	r0, #1
 8008408:	e7a8      	b.n	800835c <_svfiprintf_r+0xd8>
 800840a:	2300      	movs	r3, #0
 800840c:	3401      	adds	r4, #1
 800840e:	9305      	str	r3, [sp, #20]
 8008410:	4619      	mov	r1, r3
 8008412:	f04f 0c0a 	mov.w	ip, #10
 8008416:	4620      	mov	r0, r4
 8008418:	f810 2b01 	ldrb.w	r2, [r0], #1
 800841c:	3a30      	subs	r2, #48	@ 0x30
 800841e:	2a09      	cmp	r2, #9
 8008420:	d903      	bls.n	800842a <_svfiprintf_r+0x1a6>
 8008422:	2b00      	cmp	r3, #0
 8008424:	d0c6      	beq.n	80083b4 <_svfiprintf_r+0x130>
 8008426:	9105      	str	r1, [sp, #20]
 8008428:	e7c4      	b.n	80083b4 <_svfiprintf_r+0x130>
 800842a:	fb0c 2101 	mla	r1, ip, r1, r2
 800842e:	4604      	mov	r4, r0
 8008430:	2301      	movs	r3, #1
 8008432:	e7f0      	b.n	8008416 <_svfiprintf_r+0x192>
 8008434:	ab03      	add	r3, sp, #12
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	462a      	mov	r2, r5
 800843a:	4b0f      	ldr	r3, [pc, #60]	@ (8008478 <_svfiprintf_r+0x1f4>)
 800843c:	a904      	add	r1, sp, #16
 800843e:	4638      	mov	r0, r7
 8008440:	f7fc fcde 	bl	8004e00 <_printf_float>
 8008444:	1c42      	adds	r2, r0, #1
 8008446:	4606      	mov	r6, r0
 8008448:	d1d6      	bne.n	80083f8 <_svfiprintf_r+0x174>
 800844a:	89ab      	ldrh	r3, [r5, #12]
 800844c:	065b      	lsls	r3, r3, #25
 800844e:	f53f af2d 	bmi.w	80082ac <_svfiprintf_r+0x28>
 8008452:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008454:	e72c      	b.n	80082b0 <_svfiprintf_r+0x2c>
 8008456:	ab03      	add	r3, sp, #12
 8008458:	9300      	str	r3, [sp, #0]
 800845a:	462a      	mov	r2, r5
 800845c:	4b06      	ldr	r3, [pc, #24]	@ (8008478 <_svfiprintf_r+0x1f4>)
 800845e:	a904      	add	r1, sp, #16
 8008460:	4638      	mov	r0, r7
 8008462:	f7fc ff67 	bl	8005334 <_printf_i>
 8008466:	e7ed      	b.n	8008444 <_svfiprintf_r+0x1c0>
 8008468:	080097f1 	.word	0x080097f1
 800846c:	080097f7 	.word	0x080097f7
 8008470:	080097fb 	.word	0x080097fb
 8008474:	08004e01 	.word	0x08004e01
 8008478:	080081cd 	.word	0x080081cd

0800847c <__sflush_r>:
 800847c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008482:	0716      	lsls	r6, r2, #28
 8008484:	4605      	mov	r5, r0
 8008486:	460c      	mov	r4, r1
 8008488:	d454      	bmi.n	8008534 <__sflush_r+0xb8>
 800848a:	684b      	ldr	r3, [r1, #4]
 800848c:	2b00      	cmp	r3, #0
 800848e:	dc02      	bgt.n	8008496 <__sflush_r+0x1a>
 8008490:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008492:	2b00      	cmp	r3, #0
 8008494:	dd48      	ble.n	8008528 <__sflush_r+0xac>
 8008496:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008498:	2e00      	cmp	r6, #0
 800849a:	d045      	beq.n	8008528 <__sflush_r+0xac>
 800849c:	2300      	movs	r3, #0
 800849e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80084a2:	682f      	ldr	r7, [r5, #0]
 80084a4:	6a21      	ldr	r1, [r4, #32]
 80084a6:	602b      	str	r3, [r5, #0]
 80084a8:	d030      	beq.n	800850c <__sflush_r+0x90>
 80084aa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80084ac:	89a3      	ldrh	r3, [r4, #12]
 80084ae:	0759      	lsls	r1, r3, #29
 80084b0:	d505      	bpl.n	80084be <__sflush_r+0x42>
 80084b2:	6863      	ldr	r3, [r4, #4]
 80084b4:	1ad2      	subs	r2, r2, r3
 80084b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80084b8:	b10b      	cbz	r3, 80084be <__sflush_r+0x42>
 80084ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80084bc:	1ad2      	subs	r2, r2, r3
 80084be:	2300      	movs	r3, #0
 80084c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80084c2:	6a21      	ldr	r1, [r4, #32]
 80084c4:	4628      	mov	r0, r5
 80084c6:	47b0      	blx	r6
 80084c8:	1c43      	adds	r3, r0, #1
 80084ca:	89a3      	ldrh	r3, [r4, #12]
 80084cc:	d106      	bne.n	80084dc <__sflush_r+0x60>
 80084ce:	6829      	ldr	r1, [r5, #0]
 80084d0:	291d      	cmp	r1, #29
 80084d2:	d82b      	bhi.n	800852c <__sflush_r+0xb0>
 80084d4:	4a28      	ldr	r2, [pc, #160]	@ (8008578 <__sflush_r+0xfc>)
 80084d6:	410a      	asrs	r2, r1
 80084d8:	07d6      	lsls	r6, r2, #31
 80084da:	d427      	bmi.n	800852c <__sflush_r+0xb0>
 80084dc:	2200      	movs	r2, #0
 80084de:	6062      	str	r2, [r4, #4]
 80084e0:	04d9      	lsls	r1, r3, #19
 80084e2:	6922      	ldr	r2, [r4, #16]
 80084e4:	6022      	str	r2, [r4, #0]
 80084e6:	d504      	bpl.n	80084f2 <__sflush_r+0x76>
 80084e8:	1c42      	adds	r2, r0, #1
 80084ea:	d101      	bne.n	80084f0 <__sflush_r+0x74>
 80084ec:	682b      	ldr	r3, [r5, #0]
 80084ee:	b903      	cbnz	r3, 80084f2 <__sflush_r+0x76>
 80084f0:	6560      	str	r0, [r4, #84]	@ 0x54
 80084f2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084f4:	602f      	str	r7, [r5, #0]
 80084f6:	b1b9      	cbz	r1, 8008528 <__sflush_r+0xac>
 80084f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084fc:	4299      	cmp	r1, r3
 80084fe:	d002      	beq.n	8008506 <__sflush_r+0x8a>
 8008500:	4628      	mov	r0, r5
 8008502:	f7fe fa41 	bl	8006988 <_free_r>
 8008506:	2300      	movs	r3, #0
 8008508:	6363      	str	r3, [r4, #52]	@ 0x34
 800850a:	e00d      	b.n	8008528 <__sflush_r+0xac>
 800850c:	2301      	movs	r3, #1
 800850e:	4628      	mov	r0, r5
 8008510:	47b0      	blx	r6
 8008512:	4602      	mov	r2, r0
 8008514:	1c50      	adds	r0, r2, #1
 8008516:	d1c9      	bne.n	80084ac <__sflush_r+0x30>
 8008518:	682b      	ldr	r3, [r5, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d0c6      	beq.n	80084ac <__sflush_r+0x30>
 800851e:	2b1d      	cmp	r3, #29
 8008520:	d001      	beq.n	8008526 <__sflush_r+0xaa>
 8008522:	2b16      	cmp	r3, #22
 8008524:	d11d      	bne.n	8008562 <__sflush_r+0xe6>
 8008526:	602f      	str	r7, [r5, #0]
 8008528:	2000      	movs	r0, #0
 800852a:	e021      	b.n	8008570 <__sflush_r+0xf4>
 800852c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008530:	b21b      	sxth	r3, r3
 8008532:	e01a      	b.n	800856a <__sflush_r+0xee>
 8008534:	690f      	ldr	r7, [r1, #16]
 8008536:	2f00      	cmp	r7, #0
 8008538:	d0f6      	beq.n	8008528 <__sflush_r+0xac>
 800853a:	0793      	lsls	r3, r2, #30
 800853c:	680e      	ldr	r6, [r1, #0]
 800853e:	bf08      	it	eq
 8008540:	694b      	ldreq	r3, [r1, #20]
 8008542:	600f      	str	r7, [r1, #0]
 8008544:	bf18      	it	ne
 8008546:	2300      	movne	r3, #0
 8008548:	1bf6      	subs	r6, r6, r7
 800854a:	608b      	str	r3, [r1, #8]
 800854c:	2e00      	cmp	r6, #0
 800854e:	ddeb      	ble.n	8008528 <__sflush_r+0xac>
 8008550:	6a21      	ldr	r1, [r4, #32]
 8008552:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008556:	4633      	mov	r3, r6
 8008558:	463a      	mov	r2, r7
 800855a:	4628      	mov	r0, r5
 800855c:	47e0      	blx	ip
 800855e:	2800      	cmp	r0, #0
 8008560:	dc07      	bgt.n	8008572 <__sflush_r+0xf6>
 8008562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008566:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800856a:	81a3      	strh	r3, [r4, #12]
 800856c:	f04f 30ff 	mov.w	r0, #4294967295
 8008570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008572:	4407      	add	r7, r0
 8008574:	1a36      	subs	r6, r6, r0
 8008576:	e7e9      	b.n	800854c <__sflush_r+0xd0>
 8008578:	dfbffffe 	.word	0xdfbffffe

0800857c <_fflush_r>:
 800857c:	b538      	push	{r3, r4, r5, lr}
 800857e:	690b      	ldr	r3, [r1, #16]
 8008580:	4605      	mov	r5, r0
 8008582:	460c      	mov	r4, r1
 8008584:	b913      	cbnz	r3, 800858c <_fflush_r+0x10>
 8008586:	2500      	movs	r5, #0
 8008588:	4628      	mov	r0, r5
 800858a:	bd38      	pop	{r3, r4, r5, pc}
 800858c:	b118      	cbz	r0, 8008596 <_fflush_r+0x1a>
 800858e:	6a03      	ldr	r3, [r0, #32]
 8008590:	b90b      	cbnz	r3, 8008596 <_fflush_r+0x1a>
 8008592:	f7fd fa89 	bl	8005aa8 <__sinit>
 8008596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d0f3      	beq.n	8008586 <_fflush_r+0xa>
 800859e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80085a0:	07d0      	lsls	r0, r2, #31
 80085a2:	d404      	bmi.n	80085ae <_fflush_r+0x32>
 80085a4:	0599      	lsls	r1, r3, #22
 80085a6:	d402      	bmi.n	80085ae <_fflush_r+0x32>
 80085a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085aa:	f7fd fb94 	bl	8005cd6 <__retarget_lock_acquire_recursive>
 80085ae:	4628      	mov	r0, r5
 80085b0:	4621      	mov	r1, r4
 80085b2:	f7ff ff63 	bl	800847c <__sflush_r>
 80085b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085b8:	07da      	lsls	r2, r3, #31
 80085ba:	4605      	mov	r5, r0
 80085bc:	d4e4      	bmi.n	8008588 <_fflush_r+0xc>
 80085be:	89a3      	ldrh	r3, [r4, #12]
 80085c0:	059b      	lsls	r3, r3, #22
 80085c2:	d4e1      	bmi.n	8008588 <_fflush_r+0xc>
 80085c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085c6:	f7fd fb87 	bl	8005cd8 <__retarget_lock_release_recursive>
 80085ca:	e7dd      	b.n	8008588 <_fflush_r+0xc>

080085cc <memmove>:
 80085cc:	4288      	cmp	r0, r1
 80085ce:	b510      	push	{r4, lr}
 80085d0:	eb01 0402 	add.w	r4, r1, r2
 80085d4:	d902      	bls.n	80085dc <memmove+0x10>
 80085d6:	4284      	cmp	r4, r0
 80085d8:	4623      	mov	r3, r4
 80085da:	d807      	bhi.n	80085ec <memmove+0x20>
 80085dc:	1e43      	subs	r3, r0, #1
 80085de:	42a1      	cmp	r1, r4
 80085e0:	d008      	beq.n	80085f4 <memmove+0x28>
 80085e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80085ea:	e7f8      	b.n	80085de <memmove+0x12>
 80085ec:	4402      	add	r2, r0
 80085ee:	4601      	mov	r1, r0
 80085f0:	428a      	cmp	r2, r1
 80085f2:	d100      	bne.n	80085f6 <memmove+0x2a>
 80085f4:	bd10      	pop	{r4, pc}
 80085f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80085fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80085fe:	e7f7      	b.n	80085f0 <memmove+0x24>

08008600 <strncmp>:
 8008600:	b510      	push	{r4, lr}
 8008602:	b16a      	cbz	r2, 8008620 <strncmp+0x20>
 8008604:	3901      	subs	r1, #1
 8008606:	1884      	adds	r4, r0, r2
 8008608:	f810 2b01 	ldrb.w	r2, [r0], #1
 800860c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008610:	429a      	cmp	r2, r3
 8008612:	d103      	bne.n	800861c <strncmp+0x1c>
 8008614:	42a0      	cmp	r0, r4
 8008616:	d001      	beq.n	800861c <strncmp+0x1c>
 8008618:	2a00      	cmp	r2, #0
 800861a:	d1f5      	bne.n	8008608 <strncmp+0x8>
 800861c:	1ad0      	subs	r0, r2, r3
 800861e:	bd10      	pop	{r4, pc}
 8008620:	4610      	mov	r0, r2
 8008622:	e7fc      	b.n	800861e <strncmp+0x1e>

08008624 <_sbrk_r>:
 8008624:	b538      	push	{r3, r4, r5, lr}
 8008626:	4d06      	ldr	r5, [pc, #24]	@ (8008640 <_sbrk_r+0x1c>)
 8008628:	2300      	movs	r3, #0
 800862a:	4604      	mov	r4, r0
 800862c:	4608      	mov	r0, r1
 800862e:	602b      	str	r3, [r5, #0]
 8008630:	f7f9 fbfc 	bl	8001e2c <_sbrk>
 8008634:	1c43      	adds	r3, r0, #1
 8008636:	d102      	bne.n	800863e <_sbrk_r+0x1a>
 8008638:	682b      	ldr	r3, [r5, #0]
 800863a:	b103      	cbz	r3, 800863e <_sbrk_r+0x1a>
 800863c:	6023      	str	r3, [r4, #0]
 800863e:	bd38      	pop	{r3, r4, r5, pc}
 8008640:	2000046c 	.word	0x2000046c

08008644 <memcpy>:
 8008644:	440a      	add	r2, r1
 8008646:	4291      	cmp	r1, r2
 8008648:	f100 33ff 	add.w	r3, r0, #4294967295
 800864c:	d100      	bne.n	8008650 <memcpy+0xc>
 800864e:	4770      	bx	lr
 8008650:	b510      	push	{r4, lr}
 8008652:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008656:	f803 4f01 	strb.w	r4, [r3, #1]!
 800865a:	4291      	cmp	r1, r2
 800865c:	d1f9      	bne.n	8008652 <memcpy+0xe>
 800865e:	bd10      	pop	{r4, pc}

08008660 <nan>:
 8008660:	4901      	ldr	r1, [pc, #4]	@ (8008668 <nan+0x8>)
 8008662:	2000      	movs	r0, #0
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	7ff80000 	.word	0x7ff80000

0800866c <__assert_func>:
 800866c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800866e:	4614      	mov	r4, r2
 8008670:	461a      	mov	r2, r3
 8008672:	4b09      	ldr	r3, [pc, #36]	@ (8008698 <__assert_func+0x2c>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4605      	mov	r5, r0
 8008678:	68d8      	ldr	r0, [r3, #12]
 800867a:	b954      	cbnz	r4, 8008692 <__assert_func+0x26>
 800867c:	4b07      	ldr	r3, [pc, #28]	@ (800869c <__assert_func+0x30>)
 800867e:	461c      	mov	r4, r3
 8008680:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008684:	9100      	str	r1, [sp, #0]
 8008686:	462b      	mov	r3, r5
 8008688:	4905      	ldr	r1, [pc, #20]	@ (80086a0 <__assert_func+0x34>)
 800868a:	f000 fba7 	bl	8008ddc <fiprintf>
 800868e:	f000 fbb7 	bl	8008e00 <abort>
 8008692:	4b04      	ldr	r3, [pc, #16]	@ (80086a4 <__assert_func+0x38>)
 8008694:	e7f4      	b.n	8008680 <__assert_func+0x14>
 8008696:	bf00      	nop
 8008698:	20000018 	.word	0x20000018
 800869c:	08009845 	.word	0x08009845
 80086a0:	08009817 	.word	0x08009817
 80086a4:	0800980a 	.word	0x0800980a

080086a8 <_calloc_r>:
 80086a8:	b570      	push	{r4, r5, r6, lr}
 80086aa:	fba1 5402 	umull	r5, r4, r1, r2
 80086ae:	b93c      	cbnz	r4, 80086c0 <_calloc_r+0x18>
 80086b0:	4629      	mov	r1, r5
 80086b2:	f7fe f9dd 	bl	8006a70 <_malloc_r>
 80086b6:	4606      	mov	r6, r0
 80086b8:	b928      	cbnz	r0, 80086c6 <_calloc_r+0x1e>
 80086ba:	2600      	movs	r6, #0
 80086bc:	4630      	mov	r0, r6
 80086be:	bd70      	pop	{r4, r5, r6, pc}
 80086c0:	220c      	movs	r2, #12
 80086c2:	6002      	str	r2, [r0, #0]
 80086c4:	e7f9      	b.n	80086ba <_calloc_r+0x12>
 80086c6:	462a      	mov	r2, r5
 80086c8:	4621      	mov	r1, r4
 80086ca:	f7fd fa86 	bl	8005bda <memset>
 80086ce:	e7f5      	b.n	80086bc <_calloc_r+0x14>

080086d0 <rshift>:
 80086d0:	6903      	ldr	r3, [r0, #16]
 80086d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80086d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80086da:	ea4f 1261 	mov.w	r2, r1, asr #5
 80086de:	f100 0414 	add.w	r4, r0, #20
 80086e2:	dd45      	ble.n	8008770 <rshift+0xa0>
 80086e4:	f011 011f 	ands.w	r1, r1, #31
 80086e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80086ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80086f0:	d10c      	bne.n	800870c <rshift+0x3c>
 80086f2:	f100 0710 	add.w	r7, r0, #16
 80086f6:	4629      	mov	r1, r5
 80086f8:	42b1      	cmp	r1, r6
 80086fa:	d334      	bcc.n	8008766 <rshift+0x96>
 80086fc:	1a9b      	subs	r3, r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	1eea      	subs	r2, r5, #3
 8008702:	4296      	cmp	r6, r2
 8008704:	bf38      	it	cc
 8008706:	2300      	movcc	r3, #0
 8008708:	4423      	add	r3, r4
 800870a:	e015      	b.n	8008738 <rshift+0x68>
 800870c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008710:	f1c1 0820 	rsb	r8, r1, #32
 8008714:	40cf      	lsrs	r7, r1
 8008716:	f105 0e04 	add.w	lr, r5, #4
 800871a:	46a1      	mov	r9, r4
 800871c:	4576      	cmp	r6, lr
 800871e:	46f4      	mov	ip, lr
 8008720:	d815      	bhi.n	800874e <rshift+0x7e>
 8008722:	1a9a      	subs	r2, r3, r2
 8008724:	0092      	lsls	r2, r2, #2
 8008726:	3a04      	subs	r2, #4
 8008728:	3501      	adds	r5, #1
 800872a:	42ae      	cmp	r6, r5
 800872c:	bf38      	it	cc
 800872e:	2200      	movcc	r2, #0
 8008730:	18a3      	adds	r3, r4, r2
 8008732:	50a7      	str	r7, [r4, r2]
 8008734:	b107      	cbz	r7, 8008738 <rshift+0x68>
 8008736:	3304      	adds	r3, #4
 8008738:	1b1a      	subs	r2, r3, r4
 800873a:	42a3      	cmp	r3, r4
 800873c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008740:	bf08      	it	eq
 8008742:	2300      	moveq	r3, #0
 8008744:	6102      	str	r2, [r0, #16]
 8008746:	bf08      	it	eq
 8008748:	6143      	streq	r3, [r0, #20]
 800874a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800874e:	f8dc c000 	ldr.w	ip, [ip]
 8008752:	fa0c fc08 	lsl.w	ip, ip, r8
 8008756:	ea4c 0707 	orr.w	r7, ip, r7
 800875a:	f849 7b04 	str.w	r7, [r9], #4
 800875e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008762:	40cf      	lsrs	r7, r1
 8008764:	e7da      	b.n	800871c <rshift+0x4c>
 8008766:	f851 cb04 	ldr.w	ip, [r1], #4
 800876a:	f847 cf04 	str.w	ip, [r7, #4]!
 800876e:	e7c3      	b.n	80086f8 <rshift+0x28>
 8008770:	4623      	mov	r3, r4
 8008772:	e7e1      	b.n	8008738 <rshift+0x68>

08008774 <__hexdig_fun>:
 8008774:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008778:	2b09      	cmp	r3, #9
 800877a:	d802      	bhi.n	8008782 <__hexdig_fun+0xe>
 800877c:	3820      	subs	r0, #32
 800877e:	b2c0      	uxtb	r0, r0
 8008780:	4770      	bx	lr
 8008782:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008786:	2b05      	cmp	r3, #5
 8008788:	d801      	bhi.n	800878e <__hexdig_fun+0x1a>
 800878a:	3847      	subs	r0, #71	@ 0x47
 800878c:	e7f7      	b.n	800877e <__hexdig_fun+0xa>
 800878e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008792:	2b05      	cmp	r3, #5
 8008794:	d801      	bhi.n	800879a <__hexdig_fun+0x26>
 8008796:	3827      	subs	r0, #39	@ 0x27
 8008798:	e7f1      	b.n	800877e <__hexdig_fun+0xa>
 800879a:	2000      	movs	r0, #0
 800879c:	4770      	bx	lr
	...

080087a0 <__gethex>:
 80087a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087a4:	b085      	sub	sp, #20
 80087a6:	468a      	mov	sl, r1
 80087a8:	9302      	str	r3, [sp, #8]
 80087aa:	680b      	ldr	r3, [r1, #0]
 80087ac:	9001      	str	r0, [sp, #4]
 80087ae:	4690      	mov	r8, r2
 80087b0:	1c9c      	adds	r4, r3, #2
 80087b2:	46a1      	mov	r9, r4
 80087b4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80087b8:	2830      	cmp	r0, #48	@ 0x30
 80087ba:	d0fa      	beq.n	80087b2 <__gethex+0x12>
 80087bc:	eba9 0303 	sub.w	r3, r9, r3
 80087c0:	f1a3 0b02 	sub.w	fp, r3, #2
 80087c4:	f7ff ffd6 	bl	8008774 <__hexdig_fun>
 80087c8:	4605      	mov	r5, r0
 80087ca:	2800      	cmp	r0, #0
 80087cc:	d168      	bne.n	80088a0 <__gethex+0x100>
 80087ce:	49a0      	ldr	r1, [pc, #640]	@ (8008a50 <__gethex+0x2b0>)
 80087d0:	2201      	movs	r2, #1
 80087d2:	4648      	mov	r0, r9
 80087d4:	f7ff ff14 	bl	8008600 <strncmp>
 80087d8:	4607      	mov	r7, r0
 80087da:	2800      	cmp	r0, #0
 80087dc:	d167      	bne.n	80088ae <__gethex+0x10e>
 80087de:	f899 0001 	ldrb.w	r0, [r9, #1]
 80087e2:	4626      	mov	r6, r4
 80087e4:	f7ff ffc6 	bl	8008774 <__hexdig_fun>
 80087e8:	2800      	cmp	r0, #0
 80087ea:	d062      	beq.n	80088b2 <__gethex+0x112>
 80087ec:	4623      	mov	r3, r4
 80087ee:	7818      	ldrb	r0, [r3, #0]
 80087f0:	2830      	cmp	r0, #48	@ 0x30
 80087f2:	4699      	mov	r9, r3
 80087f4:	f103 0301 	add.w	r3, r3, #1
 80087f8:	d0f9      	beq.n	80087ee <__gethex+0x4e>
 80087fa:	f7ff ffbb 	bl	8008774 <__hexdig_fun>
 80087fe:	fab0 f580 	clz	r5, r0
 8008802:	096d      	lsrs	r5, r5, #5
 8008804:	f04f 0b01 	mov.w	fp, #1
 8008808:	464a      	mov	r2, r9
 800880a:	4616      	mov	r6, r2
 800880c:	3201      	adds	r2, #1
 800880e:	7830      	ldrb	r0, [r6, #0]
 8008810:	f7ff ffb0 	bl	8008774 <__hexdig_fun>
 8008814:	2800      	cmp	r0, #0
 8008816:	d1f8      	bne.n	800880a <__gethex+0x6a>
 8008818:	498d      	ldr	r1, [pc, #564]	@ (8008a50 <__gethex+0x2b0>)
 800881a:	2201      	movs	r2, #1
 800881c:	4630      	mov	r0, r6
 800881e:	f7ff feef 	bl	8008600 <strncmp>
 8008822:	2800      	cmp	r0, #0
 8008824:	d13f      	bne.n	80088a6 <__gethex+0x106>
 8008826:	b944      	cbnz	r4, 800883a <__gethex+0x9a>
 8008828:	1c74      	adds	r4, r6, #1
 800882a:	4622      	mov	r2, r4
 800882c:	4616      	mov	r6, r2
 800882e:	3201      	adds	r2, #1
 8008830:	7830      	ldrb	r0, [r6, #0]
 8008832:	f7ff ff9f 	bl	8008774 <__hexdig_fun>
 8008836:	2800      	cmp	r0, #0
 8008838:	d1f8      	bne.n	800882c <__gethex+0x8c>
 800883a:	1ba4      	subs	r4, r4, r6
 800883c:	00a7      	lsls	r7, r4, #2
 800883e:	7833      	ldrb	r3, [r6, #0]
 8008840:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008844:	2b50      	cmp	r3, #80	@ 0x50
 8008846:	d13e      	bne.n	80088c6 <__gethex+0x126>
 8008848:	7873      	ldrb	r3, [r6, #1]
 800884a:	2b2b      	cmp	r3, #43	@ 0x2b
 800884c:	d033      	beq.n	80088b6 <__gethex+0x116>
 800884e:	2b2d      	cmp	r3, #45	@ 0x2d
 8008850:	d034      	beq.n	80088bc <__gethex+0x11c>
 8008852:	1c71      	adds	r1, r6, #1
 8008854:	2400      	movs	r4, #0
 8008856:	7808      	ldrb	r0, [r1, #0]
 8008858:	f7ff ff8c 	bl	8008774 <__hexdig_fun>
 800885c:	1e43      	subs	r3, r0, #1
 800885e:	b2db      	uxtb	r3, r3
 8008860:	2b18      	cmp	r3, #24
 8008862:	d830      	bhi.n	80088c6 <__gethex+0x126>
 8008864:	f1a0 0210 	sub.w	r2, r0, #16
 8008868:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800886c:	f7ff ff82 	bl	8008774 <__hexdig_fun>
 8008870:	f100 3cff 	add.w	ip, r0, #4294967295
 8008874:	fa5f fc8c 	uxtb.w	ip, ip
 8008878:	f1bc 0f18 	cmp.w	ip, #24
 800887c:	f04f 030a 	mov.w	r3, #10
 8008880:	d91e      	bls.n	80088c0 <__gethex+0x120>
 8008882:	b104      	cbz	r4, 8008886 <__gethex+0xe6>
 8008884:	4252      	negs	r2, r2
 8008886:	4417      	add	r7, r2
 8008888:	f8ca 1000 	str.w	r1, [sl]
 800888c:	b1ed      	cbz	r5, 80088ca <__gethex+0x12a>
 800888e:	f1bb 0f00 	cmp.w	fp, #0
 8008892:	bf0c      	ite	eq
 8008894:	2506      	moveq	r5, #6
 8008896:	2500      	movne	r5, #0
 8008898:	4628      	mov	r0, r5
 800889a:	b005      	add	sp, #20
 800889c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a0:	2500      	movs	r5, #0
 80088a2:	462c      	mov	r4, r5
 80088a4:	e7b0      	b.n	8008808 <__gethex+0x68>
 80088a6:	2c00      	cmp	r4, #0
 80088a8:	d1c7      	bne.n	800883a <__gethex+0x9a>
 80088aa:	4627      	mov	r7, r4
 80088ac:	e7c7      	b.n	800883e <__gethex+0x9e>
 80088ae:	464e      	mov	r6, r9
 80088b0:	462f      	mov	r7, r5
 80088b2:	2501      	movs	r5, #1
 80088b4:	e7c3      	b.n	800883e <__gethex+0x9e>
 80088b6:	2400      	movs	r4, #0
 80088b8:	1cb1      	adds	r1, r6, #2
 80088ba:	e7cc      	b.n	8008856 <__gethex+0xb6>
 80088bc:	2401      	movs	r4, #1
 80088be:	e7fb      	b.n	80088b8 <__gethex+0x118>
 80088c0:	fb03 0002 	mla	r0, r3, r2, r0
 80088c4:	e7ce      	b.n	8008864 <__gethex+0xc4>
 80088c6:	4631      	mov	r1, r6
 80088c8:	e7de      	b.n	8008888 <__gethex+0xe8>
 80088ca:	eba6 0309 	sub.w	r3, r6, r9
 80088ce:	3b01      	subs	r3, #1
 80088d0:	4629      	mov	r1, r5
 80088d2:	2b07      	cmp	r3, #7
 80088d4:	dc0a      	bgt.n	80088ec <__gethex+0x14c>
 80088d6:	9801      	ldr	r0, [sp, #4]
 80088d8:	f7fe f956 	bl	8006b88 <_Balloc>
 80088dc:	4604      	mov	r4, r0
 80088de:	b940      	cbnz	r0, 80088f2 <__gethex+0x152>
 80088e0:	4b5c      	ldr	r3, [pc, #368]	@ (8008a54 <__gethex+0x2b4>)
 80088e2:	4602      	mov	r2, r0
 80088e4:	21e4      	movs	r1, #228	@ 0xe4
 80088e6:	485c      	ldr	r0, [pc, #368]	@ (8008a58 <__gethex+0x2b8>)
 80088e8:	f7ff fec0 	bl	800866c <__assert_func>
 80088ec:	3101      	adds	r1, #1
 80088ee:	105b      	asrs	r3, r3, #1
 80088f0:	e7ef      	b.n	80088d2 <__gethex+0x132>
 80088f2:	f100 0a14 	add.w	sl, r0, #20
 80088f6:	2300      	movs	r3, #0
 80088f8:	4655      	mov	r5, sl
 80088fa:	469b      	mov	fp, r3
 80088fc:	45b1      	cmp	r9, r6
 80088fe:	d337      	bcc.n	8008970 <__gethex+0x1d0>
 8008900:	f845 bb04 	str.w	fp, [r5], #4
 8008904:	eba5 050a 	sub.w	r5, r5, sl
 8008908:	10ad      	asrs	r5, r5, #2
 800890a:	6125      	str	r5, [r4, #16]
 800890c:	4658      	mov	r0, fp
 800890e:	f7fe fa2d 	bl	8006d6c <__hi0bits>
 8008912:	016d      	lsls	r5, r5, #5
 8008914:	f8d8 6000 	ldr.w	r6, [r8]
 8008918:	1a2d      	subs	r5, r5, r0
 800891a:	42b5      	cmp	r5, r6
 800891c:	dd54      	ble.n	80089c8 <__gethex+0x228>
 800891e:	1bad      	subs	r5, r5, r6
 8008920:	4629      	mov	r1, r5
 8008922:	4620      	mov	r0, r4
 8008924:	f7fe fdb7 	bl	8007496 <__any_on>
 8008928:	4681      	mov	r9, r0
 800892a:	b178      	cbz	r0, 800894c <__gethex+0x1ac>
 800892c:	1e6b      	subs	r3, r5, #1
 800892e:	1159      	asrs	r1, r3, #5
 8008930:	f003 021f 	and.w	r2, r3, #31
 8008934:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008938:	f04f 0901 	mov.w	r9, #1
 800893c:	fa09 f202 	lsl.w	r2, r9, r2
 8008940:	420a      	tst	r2, r1
 8008942:	d003      	beq.n	800894c <__gethex+0x1ac>
 8008944:	454b      	cmp	r3, r9
 8008946:	dc36      	bgt.n	80089b6 <__gethex+0x216>
 8008948:	f04f 0902 	mov.w	r9, #2
 800894c:	4629      	mov	r1, r5
 800894e:	4620      	mov	r0, r4
 8008950:	f7ff febe 	bl	80086d0 <rshift>
 8008954:	442f      	add	r7, r5
 8008956:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800895a:	42bb      	cmp	r3, r7
 800895c:	da42      	bge.n	80089e4 <__gethex+0x244>
 800895e:	9801      	ldr	r0, [sp, #4]
 8008960:	4621      	mov	r1, r4
 8008962:	f7fe f951 	bl	8006c08 <_Bfree>
 8008966:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008968:	2300      	movs	r3, #0
 800896a:	6013      	str	r3, [r2, #0]
 800896c:	25a3      	movs	r5, #163	@ 0xa3
 800896e:	e793      	b.n	8008898 <__gethex+0xf8>
 8008970:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008974:	2a2e      	cmp	r2, #46	@ 0x2e
 8008976:	d012      	beq.n	800899e <__gethex+0x1fe>
 8008978:	2b20      	cmp	r3, #32
 800897a:	d104      	bne.n	8008986 <__gethex+0x1e6>
 800897c:	f845 bb04 	str.w	fp, [r5], #4
 8008980:	f04f 0b00 	mov.w	fp, #0
 8008984:	465b      	mov	r3, fp
 8008986:	7830      	ldrb	r0, [r6, #0]
 8008988:	9303      	str	r3, [sp, #12]
 800898a:	f7ff fef3 	bl	8008774 <__hexdig_fun>
 800898e:	9b03      	ldr	r3, [sp, #12]
 8008990:	f000 000f 	and.w	r0, r0, #15
 8008994:	4098      	lsls	r0, r3
 8008996:	ea4b 0b00 	orr.w	fp, fp, r0
 800899a:	3304      	adds	r3, #4
 800899c:	e7ae      	b.n	80088fc <__gethex+0x15c>
 800899e:	45b1      	cmp	r9, r6
 80089a0:	d8ea      	bhi.n	8008978 <__gethex+0x1d8>
 80089a2:	492b      	ldr	r1, [pc, #172]	@ (8008a50 <__gethex+0x2b0>)
 80089a4:	9303      	str	r3, [sp, #12]
 80089a6:	2201      	movs	r2, #1
 80089a8:	4630      	mov	r0, r6
 80089aa:	f7ff fe29 	bl	8008600 <strncmp>
 80089ae:	9b03      	ldr	r3, [sp, #12]
 80089b0:	2800      	cmp	r0, #0
 80089b2:	d1e1      	bne.n	8008978 <__gethex+0x1d8>
 80089b4:	e7a2      	b.n	80088fc <__gethex+0x15c>
 80089b6:	1ea9      	subs	r1, r5, #2
 80089b8:	4620      	mov	r0, r4
 80089ba:	f7fe fd6c 	bl	8007496 <__any_on>
 80089be:	2800      	cmp	r0, #0
 80089c0:	d0c2      	beq.n	8008948 <__gethex+0x1a8>
 80089c2:	f04f 0903 	mov.w	r9, #3
 80089c6:	e7c1      	b.n	800894c <__gethex+0x1ac>
 80089c8:	da09      	bge.n	80089de <__gethex+0x23e>
 80089ca:	1b75      	subs	r5, r6, r5
 80089cc:	4621      	mov	r1, r4
 80089ce:	9801      	ldr	r0, [sp, #4]
 80089d0:	462a      	mov	r2, r5
 80089d2:	f7fe fb31 	bl	8007038 <__lshift>
 80089d6:	1b7f      	subs	r7, r7, r5
 80089d8:	4604      	mov	r4, r0
 80089da:	f100 0a14 	add.w	sl, r0, #20
 80089de:	f04f 0900 	mov.w	r9, #0
 80089e2:	e7b8      	b.n	8008956 <__gethex+0x1b6>
 80089e4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80089e8:	42bd      	cmp	r5, r7
 80089ea:	dd6f      	ble.n	8008acc <__gethex+0x32c>
 80089ec:	1bed      	subs	r5, r5, r7
 80089ee:	42ae      	cmp	r6, r5
 80089f0:	dc34      	bgt.n	8008a5c <__gethex+0x2bc>
 80089f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80089f6:	2b02      	cmp	r3, #2
 80089f8:	d022      	beq.n	8008a40 <__gethex+0x2a0>
 80089fa:	2b03      	cmp	r3, #3
 80089fc:	d024      	beq.n	8008a48 <__gethex+0x2a8>
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d115      	bne.n	8008a2e <__gethex+0x28e>
 8008a02:	42ae      	cmp	r6, r5
 8008a04:	d113      	bne.n	8008a2e <__gethex+0x28e>
 8008a06:	2e01      	cmp	r6, #1
 8008a08:	d10b      	bne.n	8008a22 <__gethex+0x282>
 8008a0a:	9a02      	ldr	r2, [sp, #8]
 8008a0c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008a10:	6013      	str	r3, [r2, #0]
 8008a12:	2301      	movs	r3, #1
 8008a14:	6123      	str	r3, [r4, #16]
 8008a16:	f8ca 3000 	str.w	r3, [sl]
 8008a1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a1c:	2562      	movs	r5, #98	@ 0x62
 8008a1e:	601c      	str	r4, [r3, #0]
 8008a20:	e73a      	b.n	8008898 <__gethex+0xf8>
 8008a22:	1e71      	subs	r1, r6, #1
 8008a24:	4620      	mov	r0, r4
 8008a26:	f7fe fd36 	bl	8007496 <__any_on>
 8008a2a:	2800      	cmp	r0, #0
 8008a2c:	d1ed      	bne.n	8008a0a <__gethex+0x26a>
 8008a2e:	9801      	ldr	r0, [sp, #4]
 8008a30:	4621      	mov	r1, r4
 8008a32:	f7fe f8e9 	bl	8006c08 <_Bfree>
 8008a36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a38:	2300      	movs	r3, #0
 8008a3a:	6013      	str	r3, [r2, #0]
 8008a3c:	2550      	movs	r5, #80	@ 0x50
 8008a3e:	e72b      	b.n	8008898 <__gethex+0xf8>
 8008a40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1f3      	bne.n	8008a2e <__gethex+0x28e>
 8008a46:	e7e0      	b.n	8008a0a <__gethex+0x26a>
 8008a48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d1dd      	bne.n	8008a0a <__gethex+0x26a>
 8008a4e:	e7ee      	b.n	8008a2e <__gethex+0x28e>
 8008a50:	08009698 	.word	0x08009698
 8008a54:	0800952d 	.word	0x0800952d
 8008a58:	08009846 	.word	0x08009846
 8008a5c:	1e6f      	subs	r7, r5, #1
 8008a5e:	f1b9 0f00 	cmp.w	r9, #0
 8008a62:	d130      	bne.n	8008ac6 <__gethex+0x326>
 8008a64:	b127      	cbz	r7, 8008a70 <__gethex+0x2d0>
 8008a66:	4639      	mov	r1, r7
 8008a68:	4620      	mov	r0, r4
 8008a6a:	f7fe fd14 	bl	8007496 <__any_on>
 8008a6e:	4681      	mov	r9, r0
 8008a70:	117a      	asrs	r2, r7, #5
 8008a72:	2301      	movs	r3, #1
 8008a74:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008a78:	f007 071f 	and.w	r7, r7, #31
 8008a7c:	40bb      	lsls	r3, r7
 8008a7e:	4213      	tst	r3, r2
 8008a80:	4629      	mov	r1, r5
 8008a82:	4620      	mov	r0, r4
 8008a84:	bf18      	it	ne
 8008a86:	f049 0902 	orrne.w	r9, r9, #2
 8008a8a:	f7ff fe21 	bl	80086d0 <rshift>
 8008a8e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008a92:	1b76      	subs	r6, r6, r5
 8008a94:	2502      	movs	r5, #2
 8008a96:	f1b9 0f00 	cmp.w	r9, #0
 8008a9a:	d047      	beq.n	8008b2c <__gethex+0x38c>
 8008a9c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	d015      	beq.n	8008ad0 <__gethex+0x330>
 8008aa4:	2b03      	cmp	r3, #3
 8008aa6:	d017      	beq.n	8008ad8 <__gethex+0x338>
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d109      	bne.n	8008ac0 <__gethex+0x320>
 8008aac:	f019 0f02 	tst.w	r9, #2
 8008ab0:	d006      	beq.n	8008ac0 <__gethex+0x320>
 8008ab2:	f8da 3000 	ldr.w	r3, [sl]
 8008ab6:	ea49 0903 	orr.w	r9, r9, r3
 8008aba:	f019 0f01 	tst.w	r9, #1
 8008abe:	d10e      	bne.n	8008ade <__gethex+0x33e>
 8008ac0:	f045 0510 	orr.w	r5, r5, #16
 8008ac4:	e032      	b.n	8008b2c <__gethex+0x38c>
 8008ac6:	f04f 0901 	mov.w	r9, #1
 8008aca:	e7d1      	b.n	8008a70 <__gethex+0x2d0>
 8008acc:	2501      	movs	r5, #1
 8008ace:	e7e2      	b.n	8008a96 <__gethex+0x2f6>
 8008ad0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ad2:	f1c3 0301 	rsb	r3, r3, #1
 8008ad6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ad8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d0f0      	beq.n	8008ac0 <__gethex+0x320>
 8008ade:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008ae2:	f104 0314 	add.w	r3, r4, #20
 8008ae6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008aea:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008aee:	f04f 0c00 	mov.w	ip, #0
 8008af2:	4618      	mov	r0, r3
 8008af4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008af8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008afc:	d01b      	beq.n	8008b36 <__gethex+0x396>
 8008afe:	3201      	adds	r2, #1
 8008b00:	6002      	str	r2, [r0, #0]
 8008b02:	2d02      	cmp	r5, #2
 8008b04:	f104 0314 	add.w	r3, r4, #20
 8008b08:	d13c      	bne.n	8008b84 <__gethex+0x3e4>
 8008b0a:	f8d8 2000 	ldr.w	r2, [r8]
 8008b0e:	3a01      	subs	r2, #1
 8008b10:	42b2      	cmp	r2, r6
 8008b12:	d109      	bne.n	8008b28 <__gethex+0x388>
 8008b14:	1171      	asrs	r1, r6, #5
 8008b16:	2201      	movs	r2, #1
 8008b18:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008b1c:	f006 061f 	and.w	r6, r6, #31
 8008b20:	fa02 f606 	lsl.w	r6, r2, r6
 8008b24:	421e      	tst	r6, r3
 8008b26:	d13a      	bne.n	8008b9e <__gethex+0x3fe>
 8008b28:	f045 0520 	orr.w	r5, r5, #32
 8008b2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b2e:	601c      	str	r4, [r3, #0]
 8008b30:	9b02      	ldr	r3, [sp, #8]
 8008b32:	601f      	str	r7, [r3, #0]
 8008b34:	e6b0      	b.n	8008898 <__gethex+0xf8>
 8008b36:	4299      	cmp	r1, r3
 8008b38:	f843 cc04 	str.w	ip, [r3, #-4]
 8008b3c:	d8d9      	bhi.n	8008af2 <__gethex+0x352>
 8008b3e:	68a3      	ldr	r3, [r4, #8]
 8008b40:	459b      	cmp	fp, r3
 8008b42:	db17      	blt.n	8008b74 <__gethex+0x3d4>
 8008b44:	6861      	ldr	r1, [r4, #4]
 8008b46:	9801      	ldr	r0, [sp, #4]
 8008b48:	3101      	adds	r1, #1
 8008b4a:	f7fe f81d 	bl	8006b88 <_Balloc>
 8008b4e:	4681      	mov	r9, r0
 8008b50:	b918      	cbnz	r0, 8008b5a <__gethex+0x3ba>
 8008b52:	4b1a      	ldr	r3, [pc, #104]	@ (8008bbc <__gethex+0x41c>)
 8008b54:	4602      	mov	r2, r0
 8008b56:	2184      	movs	r1, #132	@ 0x84
 8008b58:	e6c5      	b.n	80088e6 <__gethex+0x146>
 8008b5a:	6922      	ldr	r2, [r4, #16]
 8008b5c:	3202      	adds	r2, #2
 8008b5e:	f104 010c 	add.w	r1, r4, #12
 8008b62:	0092      	lsls	r2, r2, #2
 8008b64:	300c      	adds	r0, #12
 8008b66:	f7ff fd6d 	bl	8008644 <memcpy>
 8008b6a:	4621      	mov	r1, r4
 8008b6c:	9801      	ldr	r0, [sp, #4]
 8008b6e:	f7fe f84b 	bl	8006c08 <_Bfree>
 8008b72:	464c      	mov	r4, r9
 8008b74:	6923      	ldr	r3, [r4, #16]
 8008b76:	1c5a      	adds	r2, r3, #1
 8008b78:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b7c:	6122      	str	r2, [r4, #16]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	615a      	str	r2, [r3, #20]
 8008b82:	e7be      	b.n	8008b02 <__gethex+0x362>
 8008b84:	6922      	ldr	r2, [r4, #16]
 8008b86:	455a      	cmp	r2, fp
 8008b88:	dd0b      	ble.n	8008ba2 <__gethex+0x402>
 8008b8a:	2101      	movs	r1, #1
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f7ff fd9f 	bl	80086d0 <rshift>
 8008b92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b96:	3701      	adds	r7, #1
 8008b98:	42bb      	cmp	r3, r7
 8008b9a:	f6ff aee0 	blt.w	800895e <__gethex+0x1be>
 8008b9e:	2501      	movs	r5, #1
 8008ba0:	e7c2      	b.n	8008b28 <__gethex+0x388>
 8008ba2:	f016 061f 	ands.w	r6, r6, #31
 8008ba6:	d0fa      	beq.n	8008b9e <__gethex+0x3fe>
 8008ba8:	4453      	add	r3, sl
 8008baa:	f1c6 0620 	rsb	r6, r6, #32
 8008bae:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008bb2:	f7fe f8db 	bl	8006d6c <__hi0bits>
 8008bb6:	42b0      	cmp	r0, r6
 8008bb8:	dbe7      	blt.n	8008b8a <__gethex+0x3ea>
 8008bba:	e7f0      	b.n	8008b9e <__gethex+0x3fe>
 8008bbc:	0800952d 	.word	0x0800952d

08008bc0 <L_shift>:
 8008bc0:	f1c2 0208 	rsb	r2, r2, #8
 8008bc4:	0092      	lsls	r2, r2, #2
 8008bc6:	b570      	push	{r4, r5, r6, lr}
 8008bc8:	f1c2 0620 	rsb	r6, r2, #32
 8008bcc:	6843      	ldr	r3, [r0, #4]
 8008bce:	6804      	ldr	r4, [r0, #0]
 8008bd0:	fa03 f506 	lsl.w	r5, r3, r6
 8008bd4:	432c      	orrs	r4, r5
 8008bd6:	40d3      	lsrs	r3, r2
 8008bd8:	6004      	str	r4, [r0, #0]
 8008bda:	f840 3f04 	str.w	r3, [r0, #4]!
 8008bde:	4288      	cmp	r0, r1
 8008be0:	d3f4      	bcc.n	8008bcc <L_shift+0xc>
 8008be2:	bd70      	pop	{r4, r5, r6, pc}

08008be4 <__match>:
 8008be4:	b530      	push	{r4, r5, lr}
 8008be6:	6803      	ldr	r3, [r0, #0]
 8008be8:	3301      	adds	r3, #1
 8008bea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bee:	b914      	cbnz	r4, 8008bf6 <__match+0x12>
 8008bf0:	6003      	str	r3, [r0, #0]
 8008bf2:	2001      	movs	r0, #1
 8008bf4:	bd30      	pop	{r4, r5, pc}
 8008bf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bfa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008bfe:	2d19      	cmp	r5, #25
 8008c00:	bf98      	it	ls
 8008c02:	3220      	addls	r2, #32
 8008c04:	42a2      	cmp	r2, r4
 8008c06:	d0f0      	beq.n	8008bea <__match+0x6>
 8008c08:	2000      	movs	r0, #0
 8008c0a:	e7f3      	b.n	8008bf4 <__match+0x10>

08008c0c <__hexnan>:
 8008c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c10:	680b      	ldr	r3, [r1, #0]
 8008c12:	6801      	ldr	r1, [r0, #0]
 8008c14:	115e      	asrs	r6, r3, #5
 8008c16:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008c1a:	f013 031f 	ands.w	r3, r3, #31
 8008c1e:	b087      	sub	sp, #28
 8008c20:	bf18      	it	ne
 8008c22:	3604      	addne	r6, #4
 8008c24:	2500      	movs	r5, #0
 8008c26:	1f37      	subs	r7, r6, #4
 8008c28:	4682      	mov	sl, r0
 8008c2a:	4690      	mov	r8, r2
 8008c2c:	9301      	str	r3, [sp, #4]
 8008c2e:	f846 5c04 	str.w	r5, [r6, #-4]
 8008c32:	46b9      	mov	r9, r7
 8008c34:	463c      	mov	r4, r7
 8008c36:	9502      	str	r5, [sp, #8]
 8008c38:	46ab      	mov	fp, r5
 8008c3a:	784a      	ldrb	r2, [r1, #1]
 8008c3c:	1c4b      	adds	r3, r1, #1
 8008c3e:	9303      	str	r3, [sp, #12]
 8008c40:	b342      	cbz	r2, 8008c94 <__hexnan+0x88>
 8008c42:	4610      	mov	r0, r2
 8008c44:	9105      	str	r1, [sp, #20]
 8008c46:	9204      	str	r2, [sp, #16]
 8008c48:	f7ff fd94 	bl	8008774 <__hexdig_fun>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d151      	bne.n	8008cf4 <__hexnan+0xe8>
 8008c50:	9a04      	ldr	r2, [sp, #16]
 8008c52:	9905      	ldr	r1, [sp, #20]
 8008c54:	2a20      	cmp	r2, #32
 8008c56:	d818      	bhi.n	8008c8a <__hexnan+0x7e>
 8008c58:	9b02      	ldr	r3, [sp, #8]
 8008c5a:	459b      	cmp	fp, r3
 8008c5c:	dd13      	ble.n	8008c86 <__hexnan+0x7a>
 8008c5e:	454c      	cmp	r4, r9
 8008c60:	d206      	bcs.n	8008c70 <__hexnan+0x64>
 8008c62:	2d07      	cmp	r5, #7
 8008c64:	dc04      	bgt.n	8008c70 <__hexnan+0x64>
 8008c66:	462a      	mov	r2, r5
 8008c68:	4649      	mov	r1, r9
 8008c6a:	4620      	mov	r0, r4
 8008c6c:	f7ff ffa8 	bl	8008bc0 <L_shift>
 8008c70:	4544      	cmp	r4, r8
 8008c72:	d952      	bls.n	8008d1a <__hexnan+0x10e>
 8008c74:	2300      	movs	r3, #0
 8008c76:	f1a4 0904 	sub.w	r9, r4, #4
 8008c7a:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c7e:	f8cd b008 	str.w	fp, [sp, #8]
 8008c82:	464c      	mov	r4, r9
 8008c84:	461d      	mov	r5, r3
 8008c86:	9903      	ldr	r1, [sp, #12]
 8008c88:	e7d7      	b.n	8008c3a <__hexnan+0x2e>
 8008c8a:	2a29      	cmp	r2, #41	@ 0x29
 8008c8c:	d157      	bne.n	8008d3e <__hexnan+0x132>
 8008c8e:	3102      	adds	r1, #2
 8008c90:	f8ca 1000 	str.w	r1, [sl]
 8008c94:	f1bb 0f00 	cmp.w	fp, #0
 8008c98:	d051      	beq.n	8008d3e <__hexnan+0x132>
 8008c9a:	454c      	cmp	r4, r9
 8008c9c:	d206      	bcs.n	8008cac <__hexnan+0xa0>
 8008c9e:	2d07      	cmp	r5, #7
 8008ca0:	dc04      	bgt.n	8008cac <__hexnan+0xa0>
 8008ca2:	462a      	mov	r2, r5
 8008ca4:	4649      	mov	r1, r9
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	f7ff ff8a 	bl	8008bc0 <L_shift>
 8008cac:	4544      	cmp	r4, r8
 8008cae:	d936      	bls.n	8008d1e <__hexnan+0x112>
 8008cb0:	f1a8 0204 	sub.w	r2, r8, #4
 8008cb4:	4623      	mov	r3, r4
 8008cb6:	f853 1b04 	ldr.w	r1, [r3], #4
 8008cba:	f842 1f04 	str.w	r1, [r2, #4]!
 8008cbe:	429f      	cmp	r7, r3
 8008cc0:	d2f9      	bcs.n	8008cb6 <__hexnan+0xaa>
 8008cc2:	1b3b      	subs	r3, r7, r4
 8008cc4:	f023 0303 	bic.w	r3, r3, #3
 8008cc8:	3304      	adds	r3, #4
 8008cca:	3401      	adds	r4, #1
 8008ccc:	3e03      	subs	r6, #3
 8008cce:	42b4      	cmp	r4, r6
 8008cd0:	bf88      	it	hi
 8008cd2:	2304      	movhi	r3, #4
 8008cd4:	4443      	add	r3, r8
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f843 2b04 	str.w	r2, [r3], #4
 8008cdc:	429f      	cmp	r7, r3
 8008cde:	d2fb      	bcs.n	8008cd8 <__hexnan+0xcc>
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	b91b      	cbnz	r3, 8008cec <__hexnan+0xe0>
 8008ce4:	4547      	cmp	r7, r8
 8008ce6:	d128      	bne.n	8008d3a <__hexnan+0x12e>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	603b      	str	r3, [r7, #0]
 8008cec:	2005      	movs	r0, #5
 8008cee:	b007      	add	sp, #28
 8008cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf4:	3501      	adds	r5, #1
 8008cf6:	2d08      	cmp	r5, #8
 8008cf8:	f10b 0b01 	add.w	fp, fp, #1
 8008cfc:	dd06      	ble.n	8008d0c <__hexnan+0x100>
 8008cfe:	4544      	cmp	r4, r8
 8008d00:	d9c1      	bls.n	8008c86 <__hexnan+0x7a>
 8008d02:	2300      	movs	r3, #0
 8008d04:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d08:	2501      	movs	r5, #1
 8008d0a:	3c04      	subs	r4, #4
 8008d0c:	6822      	ldr	r2, [r4, #0]
 8008d0e:	f000 000f 	and.w	r0, r0, #15
 8008d12:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008d16:	6020      	str	r0, [r4, #0]
 8008d18:	e7b5      	b.n	8008c86 <__hexnan+0x7a>
 8008d1a:	2508      	movs	r5, #8
 8008d1c:	e7b3      	b.n	8008c86 <__hexnan+0x7a>
 8008d1e:	9b01      	ldr	r3, [sp, #4]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d0dd      	beq.n	8008ce0 <__hexnan+0xd4>
 8008d24:	f1c3 0320 	rsb	r3, r3, #32
 8008d28:	f04f 32ff 	mov.w	r2, #4294967295
 8008d2c:	40da      	lsrs	r2, r3
 8008d2e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008d32:	4013      	ands	r3, r2
 8008d34:	f846 3c04 	str.w	r3, [r6, #-4]
 8008d38:	e7d2      	b.n	8008ce0 <__hexnan+0xd4>
 8008d3a:	3f04      	subs	r7, #4
 8008d3c:	e7d0      	b.n	8008ce0 <__hexnan+0xd4>
 8008d3e:	2004      	movs	r0, #4
 8008d40:	e7d5      	b.n	8008cee <__hexnan+0xe2>

08008d42 <__ascii_mbtowc>:
 8008d42:	b082      	sub	sp, #8
 8008d44:	b901      	cbnz	r1, 8008d48 <__ascii_mbtowc+0x6>
 8008d46:	a901      	add	r1, sp, #4
 8008d48:	b142      	cbz	r2, 8008d5c <__ascii_mbtowc+0x1a>
 8008d4a:	b14b      	cbz	r3, 8008d60 <__ascii_mbtowc+0x1e>
 8008d4c:	7813      	ldrb	r3, [r2, #0]
 8008d4e:	600b      	str	r3, [r1, #0]
 8008d50:	7812      	ldrb	r2, [r2, #0]
 8008d52:	1e10      	subs	r0, r2, #0
 8008d54:	bf18      	it	ne
 8008d56:	2001      	movne	r0, #1
 8008d58:	b002      	add	sp, #8
 8008d5a:	4770      	bx	lr
 8008d5c:	4610      	mov	r0, r2
 8008d5e:	e7fb      	b.n	8008d58 <__ascii_mbtowc+0x16>
 8008d60:	f06f 0001 	mvn.w	r0, #1
 8008d64:	e7f8      	b.n	8008d58 <__ascii_mbtowc+0x16>

08008d66 <_realloc_r>:
 8008d66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d6a:	4680      	mov	r8, r0
 8008d6c:	4615      	mov	r5, r2
 8008d6e:	460c      	mov	r4, r1
 8008d70:	b921      	cbnz	r1, 8008d7c <_realloc_r+0x16>
 8008d72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d76:	4611      	mov	r1, r2
 8008d78:	f7fd be7a 	b.w	8006a70 <_malloc_r>
 8008d7c:	b92a      	cbnz	r2, 8008d8a <_realloc_r+0x24>
 8008d7e:	f7fd fe03 	bl	8006988 <_free_r>
 8008d82:	2400      	movs	r4, #0
 8008d84:	4620      	mov	r0, r4
 8008d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d8a:	f000 f840 	bl	8008e0e <_malloc_usable_size_r>
 8008d8e:	4285      	cmp	r5, r0
 8008d90:	4606      	mov	r6, r0
 8008d92:	d802      	bhi.n	8008d9a <_realloc_r+0x34>
 8008d94:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008d98:	d8f4      	bhi.n	8008d84 <_realloc_r+0x1e>
 8008d9a:	4629      	mov	r1, r5
 8008d9c:	4640      	mov	r0, r8
 8008d9e:	f7fd fe67 	bl	8006a70 <_malloc_r>
 8008da2:	4607      	mov	r7, r0
 8008da4:	2800      	cmp	r0, #0
 8008da6:	d0ec      	beq.n	8008d82 <_realloc_r+0x1c>
 8008da8:	42b5      	cmp	r5, r6
 8008daa:	462a      	mov	r2, r5
 8008dac:	4621      	mov	r1, r4
 8008dae:	bf28      	it	cs
 8008db0:	4632      	movcs	r2, r6
 8008db2:	f7ff fc47 	bl	8008644 <memcpy>
 8008db6:	4621      	mov	r1, r4
 8008db8:	4640      	mov	r0, r8
 8008dba:	f7fd fde5 	bl	8006988 <_free_r>
 8008dbe:	463c      	mov	r4, r7
 8008dc0:	e7e0      	b.n	8008d84 <_realloc_r+0x1e>

08008dc2 <__ascii_wctomb>:
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	4608      	mov	r0, r1
 8008dc6:	b141      	cbz	r1, 8008dda <__ascii_wctomb+0x18>
 8008dc8:	2aff      	cmp	r2, #255	@ 0xff
 8008dca:	d904      	bls.n	8008dd6 <__ascii_wctomb+0x14>
 8008dcc:	228a      	movs	r2, #138	@ 0x8a
 8008dce:	601a      	str	r2, [r3, #0]
 8008dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd4:	4770      	bx	lr
 8008dd6:	700a      	strb	r2, [r1, #0]
 8008dd8:	2001      	movs	r0, #1
 8008dda:	4770      	bx	lr

08008ddc <fiprintf>:
 8008ddc:	b40e      	push	{r1, r2, r3}
 8008dde:	b503      	push	{r0, r1, lr}
 8008de0:	4601      	mov	r1, r0
 8008de2:	ab03      	add	r3, sp, #12
 8008de4:	4805      	ldr	r0, [pc, #20]	@ (8008dfc <fiprintf+0x20>)
 8008de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dea:	6800      	ldr	r0, [r0, #0]
 8008dec:	9301      	str	r3, [sp, #4]
 8008dee:	f000 f83d 	bl	8008e6c <_vfiprintf_r>
 8008df2:	b002      	add	sp, #8
 8008df4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008df8:	b003      	add	sp, #12
 8008dfa:	4770      	bx	lr
 8008dfc:	20000018 	.word	0x20000018

08008e00 <abort>:
 8008e00:	b508      	push	{r3, lr}
 8008e02:	2006      	movs	r0, #6
 8008e04:	f000 fa06 	bl	8009214 <raise>
 8008e08:	2001      	movs	r0, #1
 8008e0a:	f7f8 ff9a 	bl	8001d42 <_exit>

08008e0e <_malloc_usable_size_r>:
 8008e0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e12:	1f18      	subs	r0, r3, #4
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	bfbc      	itt	lt
 8008e18:	580b      	ldrlt	r3, [r1, r0]
 8008e1a:	18c0      	addlt	r0, r0, r3
 8008e1c:	4770      	bx	lr

08008e1e <__sfputc_r>:
 8008e1e:	6893      	ldr	r3, [r2, #8]
 8008e20:	3b01      	subs	r3, #1
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	b410      	push	{r4}
 8008e26:	6093      	str	r3, [r2, #8]
 8008e28:	da07      	bge.n	8008e3a <__sfputc_r+0x1c>
 8008e2a:	6994      	ldr	r4, [r2, #24]
 8008e2c:	42a3      	cmp	r3, r4
 8008e2e:	db01      	blt.n	8008e34 <__sfputc_r+0x16>
 8008e30:	290a      	cmp	r1, #10
 8008e32:	d102      	bne.n	8008e3a <__sfputc_r+0x1c>
 8008e34:	bc10      	pop	{r4}
 8008e36:	f000 b931 	b.w	800909c <__swbuf_r>
 8008e3a:	6813      	ldr	r3, [r2, #0]
 8008e3c:	1c58      	adds	r0, r3, #1
 8008e3e:	6010      	str	r0, [r2, #0]
 8008e40:	7019      	strb	r1, [r3, #0]
 8008e42:	4608      	mov	r0, r1
 8008e44:	bc10      	pop	{r4}
 8008e46:	4770      	bx	lr

08008e48 <__sfputs_r>:
 8008e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e4a:	4606      	mov	r6, r0
 8008e4c:	460f      	mov	r7, r1
 8008e4e:	4614      	mov	r4, r2
 8008e50:	18d5      	adds	r5, r2, r3
 8008e52:	42ac      	cmp	r4, r5
 8008e54:	d101      	bne.n	8008e5a <__sfputs_r+0x12>
 8008e56:	2000      	movs	r0, #0
 8008e58:	e007      	b.n	8008e6a <__sfputs_r+0x22>
 8008e5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e5e:	463a      	mov	r2, r7
 8008e60:	4630      	mov	r0, r6
 8008e62:	f7ff ffdc 	bl	8008e1e <__sfputc_r>
 8008e66:	1c43      	adds	r3, r0, #1
 8008e68:	d1f3      	bne.n	8008e52 <__sfputs_r+0xa>
 8008e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e6c <_vfiprintf_r>:
 8008e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e70:	460d      	mov	r5, r1
 8008e72:	b09d      	sub	sp, #116	@ 0x74
 8008e74:	4614      	mov	r4, r2
 8008e76:	4698      	mov	r8, r3
 8008e78:	4606      	mov	r6, r0
 8008e7a:	b118      	cbz	r0, 8008e84 <_vfiprintf_r+0x18>
 8008e7c:	6a03      	ldr	r3, [r0, #32]
 8008e7e:	b90b      	cbnz	r3, 8008e84 <_vfiprintf_r+0x18>
 8008e80:	f7fc fe12 	bl	8005aa8 <__sinit>
 8008e84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e86:	07d9      	lsls	r1, r3, #31
 8008e88:	d405      	bmi.n	8008e96 <_vfiprintf_r+0x2a>
 8008e8a:	89ab      	ldrh	r3, [r5, #12]
 8008e8c:	059a      	lsls	r2, r3, #22
 8008e8e:	d402      	bmi.n	8008e96 <_vfiprintf_r+0x2a>
 8008e90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e92:	f7fc ff20 	bl	8005cd6 <__retarget_lock_acquire_recursive>
 8008e96:	89ab      	ldrh	r3, [r5, #12]
 8008e98:	071b      	lsls	r3, r3, #28
 8008e9a:	d501      	bpl.n	8008ea0 <_vfiprintf_r+0x34>
 8008e9c:	692b      	ldr	r3, [r5, #16]
 8008e9e:	b99b      	cbnz	r3, 8008ec8 <_vfiprintf_r+0x5c>
 8008ea0:	4629      	mov	r1, r5
 8008ea2:	4630      	mov	r0, r6
 8008ea4:	f000 f938 	bl	8009118 <__swsetup_r>
 8008ea8:	b170      	cbz	r0, 8008ec8 <_vfiprintf_r+0x5c>
 8008eaa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008eac:	07dc      	lsls	r4, r3, #31
 8008eae:	d504      	bpl.n	8008eba <_vfiprintf_r+0x4e>
 8008eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8008eb4:	b01d      	add	sp, #116	@ 0x74
 8008eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eba:	89ab      	ldrh	r3, [r5, #12]
 8008ebc:	0598      	lsls	r0, r3, #22
 8008ebe:	d4f7      	bmi.n	8008eb0 <_vfiprintf_r+0x44>
 8008ec0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ec2:	f7fc ff09 	bl	8005cd8 <__retarget_lock_release_recursive>
 8008ec6:	e7f3      	b.n	8008eb0 <_vfiprintf_r+0x44>
 8008ec8:	2300      	movs	r3, #0
 8008eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ecc:	2320      	movs	r3, #32
 8008ece:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ed2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ed6:	2330      	movs	r3, #48	@ 0x30
 8008ed8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009088 <_vfiprintf_r+0x21c>
 8008edc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ee0:	f04f 0901 	mov.w	r9, #1
 8008ee4:	4623      	mov	r3, r4
 8008ee6:	469a      	mov	sl, r3
 8008ee8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008eec:	b10a      	cbz	r2, 8008ef2 <_vfiprintf_r+0x86>
 8008eee:	2a25      	cmp	r2, #37	@ 0x25
 8008ef0:	d1f9      	bne.n	8008ee6 <_vfiprintf_r+0x7a>
 8008ef2:	ebba 0b04 	subs.w	fp, sl, r4
 8008ef6:	d00b      	beq.n	8008f10 <_vfiprintf_r+0xa4>
 8008ef8:	465b      	mov	r3, fp
 8008efa:	4622      	mov	r2, r4
 8008efc:	4629      	mov	r1, r5
 8008efe:	4630      	mov	r0, r6
 8008f00:	f7ff ffa2 	bl	8008e48 <__sfputs_r>
 8008f04:	3001      	adds	r0, #1
 8008f06:	f000 80a7 	beq.w	8009058 <_vfiprintf_r+0x1ec>
 8008f0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f0c:	445a      	add	r2, fp
 8008f0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f10:	f89a 3000 	ldrb.w	r3, [sl]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	f000 809f 	beq.w	8009058 <_vfiprintf_r+0x1ec>
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f24:	f10a 0a01 	add.w	sl, sl, #1
 8008f28:	9304      	str	r3, [sp, #16]
 8008f2a:	9307      	str	r3, [sp, #28]
 8008f2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f30:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f32:	4654      	mov	r4, sl
 8008f34:	2205      	movs	r2, #5
 8008f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f3a:	4853      	ldr	r0, [pc, #332]	@ (8009088 <_vfiprintf_r+0x21c>)
 8008f3c:	f7f7 f920 	bl	8000180 <memchr>
 8008f40:	9a04      	ldr	r2, [sp, #16]
 8008f42:	b9d8      	cbnz	r0, 8008f7c <_vfiprintf_r+0x110>
 8008f44:	06d1      	lsls	r1, r2, #27
 8008f46:	bf44      	itt	mi
 8008f48:	2320      	movmi	r3, #32
 8008f4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f4e:	0713      	lsls	r3, r2, #28
 8008f50:	bf44      	itt	mi
 8008f52:	232b      	movmi	r3, #43	@ 0x2b
 8008f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f58:	f89a 3000 	ldrb.w	r3, [sl]
 8008f5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f5e:	d015      	beq.n	8008f8c <_vfiprintf_r+0x120>
 8008f60:	9a07      	ldr	r2, [sp, #28]
 8008f62:	4654      	mov	r4, sl
 8008f64:	2000      	movs	r0, #0
 8008f66:	f04f 0c0a 	mov.w	ip, #10
 8008f6a:	4621      	mov	r1, r4
 8008f6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f70:	3b30      	subs	r3, #48	@ 0x30
 8008f72:	2b09      	cmp	r3, #9
 8008f74:	d94b      	bls.n	800900e <_vfiprintf_r+0x1a2>
 8008f76:	b1b0      	cbz	r0, 8008fa6 <_vfiprintf_r+0x13a>
 8008f78:	9207      	str	r2, [sp, #28]
 8008f7a:	e014      	b.n	8008fa6 <_vfiprintf_r+0x13a>
 8008f7c:	eba0 0308 	sub.w	r3, r0, r8
 8008f80:	fa09 f303 	lsl.w	r3, r9, r3
 8008f84:	4313      	orrs	r3, r2
 8008f86:	9304      	str	r3, [sp, #16]
 8008f88:	46a2      	mov	sl, r4
 8008f8a:	e7d2      	b.n	8008f32 <_vfiprintf_r+0xc6>
 8008f8c:	9b03      	ldr	r3, [sp, #12]
 8008f8e:	1d19      	adds	r1, r3, #4
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	9103      	str	r1, [sp, #12]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	bfbb      	ittet	lt
 8008f98:	425b      	neglt	r3, r3
 8008f9a:	f042 0202 	orrlt.w	r2, r2, #2
 8008f9e:	9307      	strge	r3, [sp, #28]
 8008fa0:	9307      	strlt	r3, [sp, #28]
 8008fa2:	bfb8      	it	lt
 8008fa4:	9204      	strlt	r2, [sp, #16]
 8008fa6:	7823      	ldrb	r3, [r4, #0]
 8008fa8:	2b2e      	cmp	r3, #46	@ 0x2e
 8008faa:	d10a      	bne.n	8008fc2 <_vfiprintf_r+0x156>
 8008fac:	7863      	ldrb	r3, [r4, #1]
 8008fae:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fb0:	d132      	bne.n	8009018 <_vfiprintf_r+0x1ac>
 8008fb2:	9b03      	ldr	r3, [sp, #12]
 8008fb4:	1d1a      	adds	r2, r3, #4
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	9203      	str	r2, [sp, #12]
 8008fba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008fbe:	3402      	adds	r4, #2
 8008fc0:	9305      	str	r3, [sp, #20]
 8008fc2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800908c <_vfiprintf_r+0x220>
 8008fc6:	7821      	ldrb	r1, [r4, #0]
 8008fc8:	2203      	movs	r2, #3
 8008fca:	4650      	mov	r0, sl
 8008fcc:	f7f7 f8d8 	bl	8000180 <memchr>
 8008fd0:	b138      	cbz	r0, 8008fe2 <_vfiprintf_r+0x176>
 8008fd2:	9b04      	ldr	r3, [sp, #16]
 8008fd4:	eba0 000a 	sub.w	r0, r0, sl
 8008fd8:	2240      	movs	r2, #64	@ 0x40
 8008fda:	4082      	lsls	r2, r0
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	3401      	adds	r4, #1
 8008fe0:	9304      	str	r3, [sp, #16]
 8008fe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fe6:	482a      	ldr	r0, [pc, #168]	@ (8009090 <_vfiprintf_r+0x224>)
 8008fe8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008fec:	2206      	movs	r2, #6
 8008fee:	f7f7 f8c7 	bl	8000180 <memchr>
 8008ff2:	2800      	cmp	r0, #0
 8008ff4:	d03f      	beq.n	8009076 <_vfiprintf_r+0x20a>
 8008ff6:	4b27      	ldr	r3, [pc, #156]	@ (8009094 <_vfiprintf_r+0x228>)
 8008ff8:	bb1b      	cbnz	r3, 8009042 <_vfiprintf_r+0x1d6>
 8008ffa:	9b03      	ldr	r3, [sp, #12]
 8008ffc:	3307      	adds	r3, #7
 8008ffe:	f023 0307 	bic.w	r3, r3, #7
 8009002:	3308      	adds	r3, #8
 8009004:	9303      	str	r3, [sp, #12]
 8009006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009008:	443b      	add	r3, r7
 800900a:	9309      	str	r3, [sp, #36]	@ 0x24
 800900c:	e76a      	b.n	8008ee4 <_vfiprintf_r+0x78>
 800900e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009012:	460c      	mov	r4, r1
 8009014:	2001      	movs	r0, #1
 8009016:	e7a8      	b.n	8008f6a <_vfiprintf_r+0xfe>
 8009018:	2300      	movs	r3, #0
 800901a:	3401      	adds	r4, #1
 800901c:	9305      	str	r3, [sp, #20]
 800901e:	4619      	mov	r1, r3
 8009020:	f04f 0c0a 	mov.w	ip, #10
 8009024:	4620      	mov	r0, r4
 8009026:	f810 2b01 	ldrb.w	r2, [r0], #1
 800902a:	3a30      	subs	r2, #48	@ 0x30
 800902c:	2a09      	cmp	r2, #9
 800902e:	d903      	bls.n	8009038 <_vfiprintf_r+0x1cc>
 8009030:	2b00      	cmp	r3, #0
 8009032:	d0c6      	beq.n	8008fc2 <_vfiprintf_r+0x156>
 8009034:	9105      	str	r1, [sp, #20]
 8009036:	e7c4      	b.n	8008fc2 <_vfiprintf_r+0x156>
 8009038:	fb0c 2101 	mla	r1, ip, r1, r2
 800903c:	4604      	mov	r4, r0
 800903e:	2301      	movs	r3, #1
 8009040:	e7f0      	b.n	8009024 <_vfiprintf_r+0x1b8>
 8009042:	ab03      	add	r3, sp, #12
 8009044:	9300      	str	r3, [sp, #0]
 8009046:	462a      	mov	r2, r5
 8009048:	4b13      	ldr	r3, [pc, #76]	@ (8009098 <_vfiprintf_r+0x22c>)
 800904a:	a904      	add	r1, sp, #16
 800904c:	4630      	mov	r0, r6
 800904e:	f7fb fed7 	bl	8004e00 <_printf_float>
 8009052:	4607      	mov	r7, r0
 8009054:	1c78      	adds	r0, r7, #1
 8009056:	d1d6      	bne.n	8009006 <_vfiprintf_r+0x19a>
 8009058:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800905a:	07d9      	lsls	r1, r3, #31
 800905c:	d405      	bmi.n	800906a <_vfiprintf_r+0x1fe>
 800905e:	89ab      	ldrh	r3, [r5, #12]
 8009060:	059a      	lsls	r2, r3, #22
 8009062:	d402      	bmi.n	800906a <_vfiprintf_r+0x1fe>
 8009064:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009066:	f7fc fe37 	bl	8005cd8 <__retarget_lock_release_recursive>
 800906a:	89ab      	ldrh	r3, [r5, #12]
 800906c:	065b      	lsls	r3, r3, #25
 800906e:	f53f af1f 	bmi.w	8008eb0 <_vfiprintf_r+0x44>
 8009072:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009074:	e71e      	b.n	8008eb4 <_vfiprintf_r+0x48>
 8009076:	ab03      	add	r3, sp, #12
 8009078:	9300      	str	r3, [sp, #0]
 800907a:	462a      	mov	r2, r5
 800907c:	4b06      	ldr	r3, [pc, #24]	@ (8009098 <_vfiprintf_r+0x22c>)
 800907e:	a904      	add	r1, sp, #16
 8009080:	4630      	mov	r0, r6
 8009082:	f7fc f957 	bl	8005334 <_printf_i>
 8009086:	e7e4      	b.n	8009052 <_vfiprintf_r+0x1e6>
 8009088:	080097f1 	.word	0x080097f1
 800908c:	080097f7 	.word	0x080097f7
 8009090:	080097fb 	.word	0x080097fb
 8009094:	08004e01 	.word	0x08004e01
 8009098:	08008e49 	.word	0x08008e49

0800909c <__swbuf_r>:
 800909c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800909e:	460e      	mov	r6, r1
 80090a0:	4614      	mov	r4, r2
 80090a2:	4605      	mov	r5, r0
 80090a4:	b118      	cbz	r0, 80090ae <__swbuf_r+0x12>
 80090a6:	6a03      	ldr	r3, [r0, #32]
 80090a8:	b90b      	cbnz	r3, 80090ae <__swbuf_r+0x12>
 80090aa:	f7fc fcfd 	bl	8005aa8 <__sinit>
 80090ae:	69a3      	ldr	r3, [r4, #24]
 80090b0:	60a3      	str	r3, [r4, #8]
 80090b2:	89a3      	ldrh	r3, [r4, #12]
 80090b4:	071a      	lsls	r2, r3, #28
 80090b6:	d501      	bpl.n	80090bc <__swbuf_r+0x20>
 80090b8:	6923      	ldr	r3, [r4, #16]
 80090ba:	b943      	cbnz	r3, 80090ce <__swbuf_r+0x32>
 80090bc:	4621      	mov	r1, r4
 80090be:	4628      	mov	r0, r5
 80090c0:	f000 f82a 	bl	8009118 <__swsetup_r>
 80090c4:	b118      	cbz	r0, 80090ce <__swbuf_r+0x32>
 80090c6:	f04f 37ff 	mov.w	r7, #4294967295
 80090ca:	4638      	mov	r0, r7
 80090cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090ce:	6823      	ldr	r3, [r4, #0]
 80090d0:	6922      	ldr	r2, [r4, #16]
 80090d2:	1a98      	subs	r0, r3, r2
 80090d4:	6963      	ldr	r3, [r4, #20]
 80090d6:	b2f6      	uxtb	r6, r6
 80090d8:	4283      	cmp	r3, r0
 80090da:	4637      	mov	r7, r6
 80090dc:	dc05      	bgt.n	80090ea <__swbuf_r+0x4e>
 80090de:	4621      	mov	r1, r4
 80090e0:	4628      	mov	r0, r5
 80090e2:	f7ff fa4b 	bl	800857c <_fflush_r>
 80090e6:	2800      	cmp	r0, #0
 80090e8:	d1ed      	bne.n	80090c6 <__swbuf_r+0x2a>
 80090ea:	68a3      	ldr	r3, [r4, #8]
 80090ec:	3b01      	subs	r3, #1
 80090ee:	60a3      	str	r3, [r4, #8]
 80090f0:	6823      	ldr	r3, [r4, #0]
 80090f2:	1c5a      	adds	r2, r3, #1
 80090f4:	6022      	str	r2, [r4, #0]
 80090f6:	701e      	strb	r6, [r3, #0]
 80090f8:	6962      	ldr	r2, [r4, #20]
 80090fa:	1c43      	adds	r3, r0, #1
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d004      	beq.n	800910a <__swbuf_r+0x6e>
 8009100:	89a3      	ldrh	r3, [r4, #12]
 8009102:	07db      	lsls	r3, r3, #31
 8009104:	d5e1      	bpl.n	80090ca <__swbuf_r+0x2e>
 8009106:	2e0a      	cmp	r6, #10
 8009108:	d1df      	bne.n	80090ca <__swbuf_r+0x2e>
 800910a:	4621      	mov	r1, r4
 800910c:	4628      	mov	r0, r5
 800910e:	f7ff fa35 	bl	800857c <_fflush_r>
 8009112:	2800      	cmp	r0, #0
 8009114:	d0d9      	beq.n	80090ca <__swbuf_r+0x2e>
 8009116:	e7d6      	b.n	80090c6 <__swbuf_r+0x2a>

08009118 <__swsetup_r>:
 8009118:	b538      	push	{r3, r4, r5, lr}
 800911a:	4b29      	ldr	r3, [pc, #164]	@ (80091c0 <__swsetup_r+0xa8>)
 800911c:	4605      	mov	r5, r0
 800911e:	6818      	ldr	r0, [r3, #0]
 8009120:	460c      	mov	r4, r1
 8009122:	b118      	cbz	r0, 800912c <__swsetup_r+0x14>
 8009124:	6a03      	ldr	r3, [r0, #32]
 8009126:	b90b      	cbnz	r3, 800912c <__swsetup_r+0x14>
 8009128:	f7fc fcbe 	bl	8005aa8 <__sinit>
 800912c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009130:	0719      	lsls	r1, r3, #28
 8009132:	d422      	bmi.n	800917a <__swsetup_r+0x62>
 8009134:	06da      	lsls	r2, r3, #27
 8009136:	d407      	bmi.n	8009148 <__swsetup_r+0x30>
 8009138:	2209      	movs	r2, #9
 800913a:	602a      	str	r2, [r5, #0]
 800913c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009140:	81a3      	strh	r3, [r4, #12]
 8009142:	f04f 30ff 	mov.w	r0, #4294967295
 8009146:	e033      	b.n	80091b0 <__swsetup_r+0x98>
 8009148:	0758      	lsls	r0, r3, #29
 800914a:	d512      	bpl.n	8009172 <__swsetup_r+0x5a>
 800914c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800914e:	b141      	cbz	r1, 8009162 <__swsetup_r+0x4a>
 8009150:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009154:	4299      	cmp	r1, r3
 8009156:	d002      	beq.n	800915e <__swsetup_r+0x46>
 8009158:	4628      	mov	r0, r5
 800915a:	f7fd fc15 	bl	8006988 <_free_r>
 800915e:	2300      	movs	r3, #0
 8009160:	6363      	str	r3, [r4, #52]	@ 0x34
 8009162:	89a3      	ldrh	r3, [r4, #12]
 8009164:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009168:	81a3      	strh	r3, [r4, #12]
 800916a:	2300      	movs	r3, #0
 800916c:	6063      	str	r3, [r4, #4]
 800916e:	6923      	ldr	r3, [r4, #16]
 8009170:	6023      	str	r3, [r4, #0]
 8009172:	89a3      	ldrh	r3, [r4, #12]
 8009174:	f043 0308 	orr.w	r3, r3, #8
 8009178:	81a3      	strh	r3, [r4, #12]
 800917a:	6923      	ldr	r3, [r4, #16]
 800917c:	b94b      	cbnz	r3, 8009192 <__swsetup_r+0x7a>
 800917e:	89a3      	ldrh	r3, [r4, #12]
 8009180:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009184:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009188:	d003      	beq.n	8009192 <__swsetup_r+0x7a>
 800918a:	4621      	mov	r1, r4
 800918c:	4628      	mov	r0, r5
 800918e:	f000 f883 	bl	8009298 <__smakebuf_r>
 8009192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009196:	f013 0201 	ands.w	r2, r3, #1
 800919a:	d00a      	beq.n	80091b2 <__swsetup_r+0x9a>
 800919c:	2200      	movs	r2, #0
 800919e:	60a2      	str	r2, [r4, #8]
 80091a0:	6962      	ldr	r2, [r4, #20]
 80091a2:	4252      	negs	r2, r2
 80091a4:	61a2      	str	r2, [r4, #24]
 80091a6:	6922      	ldr	r2, [r4, #16]
 80091a8:	b942      	cbnz	r2, 80091bc <__swsetup_r+0xa4>
 80091aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80091ae:	d1c5      	bne.n	800913c <__swsetup_r+0x24>
 80091b0:	bd38      	pop	{r3, r4, r5, pc}
 80091b2:	0799      	lsls	r1, r3, #30
 80091b4:	bf58      	it	pl
 80091b6:	6962      	ldrpl	r2, [r4, #20]
 80091b8:	60a2      	str	r2, [r4, #8]
 80091ba:	e7f4      	b.n	80091a6 <__swsetup_r+0x8e>
 80091bc:	2000      	movs	r0, #0
 80091be:	e7f7      	b.n	80091b0 <__swsetup_r+0x98>
 80091c0:	20000018 	.word	0x20000018

080091c4 <_raise_r>:
 80091c4:	291f      	cmp	r1, #31
 80091c6:	b538      	push	{r3, r4, r5, lr}
 80091c8:	4605      	mov	r5, r0
 80091ca:	460c      	mov	r4, r1
 80091cc:	d904      	bls.n	80091d8 <_raise_r+0x14>
 80091ce:	2316      	movs	r3, #22
 80091d0:	6003      	str	r3, [r0, #0]
 80091d2:	f04f 30ff 	mov.w	r0, #4294967295
 80091d6:	bd38      	pop	{r3, r4, r5, pc}
 80091d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80091da:	b112      	cbz	r2, 80091e2 <_raise_r+0x1e>
 80091dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091e0:	b94b      	cbnz	r3, 80091f6 <_raise_r+0x32>
 80091e2:	4628      	mov	r0, r5
 80091e4:	f000 f830 	bl	8009248 <_getpid_r>
 80091e8:	4622      	mov	r2, r4
 80091ea:	4601      	mov	r1, r0
 80091ec:	4628      	mov	r0, r5
 80091ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091f2:	f000 b817 	b.w	8009224 <_kill_r>
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d00a      	beq.n	8009210 <_raise_r+0x4c>
 80091fa:	1c59      	adds	r1, r3, #1
 80091fc:	d103      	bne.n	8009206 <_raise_r+0x42>
 80091fe:	2316      	movs	r3, #22
 8009200:	6003      	str	r3, [r0, #0]
 8009202:	2001      	movs	r0, #1
 8009204:	e7e7      	b.n	80091d6 <_raise_r+0x12>
 8009206:	2100      	movs	r1, #0
 8009208:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800920c:	4620      	mov	r0, r4
 800920e:	4798      	blx	r3
 8009210:	2000      	movs	r0, #0
 8009212:	e7e0      	b.n	80091d6 <_raise_r+0x12>

08009214 <raise>:
 8009214:	4b02      	ldr	r3, [pc, #8]	@ (8009220 <raise+0xc>)
 8009216:	4601      	mov	r1, r0
 8009218:	6818      	ldr	r0, [r3, #0]
 800921a:	f7ff bfd3 	b.w	80091c4 <_raise_r>
 800921e:	bf00      	nop
 8009220:	20000018 	.word	0x20000018

08009224 <_kill_r>:
 8009224:	b538      	push	{r3, r4, r5, lr}
 8009226:	4d07      	ldr	r5, [pc, #28]	@ (8009244 <_kill_r+0x20>)
 8009228:	2300      	movs	r3, #0
 800922a:	4604      	mov	r4, r0
 800922c:	4608      	mov	r0, r1
 800922e:	4611      	mov	r1, r2
 8009230:	602b      	str	r3, [r5, #0]
 8009232:	f7f8 fd76 	bl	8001d22 <_kill>
 8009236:	1c43      	adds	r3, r0, #1
 8009238:	d102      	bne.n	8009240 <_kill_r+0x1c>
 800923a:	682b      	ldr	r3, [r5, #0]
 800923c:	b103      	cbz	r3, 8009240 <_kill_r+0x1c>
 800923e:	6023      	str	r3, [r4, #0]
 8009240:	bd38      	pop	{r3, r4, r5, pc}
 8009242:	bf00      	nop
 8009244:	2000046c 	.word	0x2000046c

08009248 <_getpid_r>:
 8009248:	f7f8 bd64 	b.w	8001d14 <_getpid>

0800924c <__swhatbuf_r>:
 800924c:	b570      	push	{r4, r5, r6, lr}
 800924e:	460c      	mov	r4, r1
 8009250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009254:	2900      	cmp	r1, #0
 8009256:	b096      	sub	sp, #88	@ 0x58
 8009258:	4615      	mov	r5, r2
 800925a:	461e      	mov	r6, r3
 800925c:	da0d      	bge.n	800927a <__swhatbuf_r+0x2e>
 800925e:	89a3      	ldrh	r3, [r4, #12]
 8009260:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009264:	f04f 0100 	mov.w	r1, #0
 8009268:	bf14      	ite	ne
 800926a:	2340      	movne	r3, #64	@ 0x40
 800926c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009270:	2000      	movs	r0, #0
 8009272:	6031      	str	r1, [r6, #0]
 8009274:	602b      	str	r3, [r5, #0]
 8009276:	b016      	add	sp, #88	@ 0x58
 8009278:	bd70      	pop	{r4, r5, r6, pc}
 800927a:	466a      	mov	r2, sp
 800927c:	f000 f848 	bl	8009310 <_fstat_r>
 8009280:	2800      	cmp	r0, #0
 8009282:	dbec      	blt.n	800925e <__swhatbuf_r+0x12>
 8009284:	9901      	ldr	r1, [sp, #4]
 8009286:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800928a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800928e:	4259      	negs	r1, r3
 8009290:	4159      	adcs	r1, r3
 8009292:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009296:	e7eb      	b.n	8009270 <__swhatbuf_r+0x24>

08009298 <__smakebuf_r>:
 8009298:	898b      	ldrh	r3, [r1, #12]
 800929a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800929c:	079d      	lsls	r5, r3, #30
 800929e:	4606      	mov	r6, r0
 80092a0:	460c      	mov	r4, r1
 80092a2:	d507      	bpl.n	80092b4 <__smakebuf_r+0x1c>
 80092a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80092a8:	6023      	str	r3, [r4, #0]
 80092aa:	6123      	str	r3, [r4, #16]
 80092ac:	2301      	movs	r3, #1
 80092ae:	6163      	str	r3, [r4, #20]
 80092b0:	b003      	add	sp, #12
 80092b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092b4:	ab01      	add	r3, sp, #4
 80092b6:	466a      	mov	r2, sp
 80092b8:	f7ff ffc8 	bl	800924c <__swhatbuf_r>
 80092bc:	9f00      	ldr	r7, [sp, #0]
 80092be:	4605      	mov	r5, r0
 80092c0:	4639      	mov	r1, r7
 80092c2:	4630      	mov	r0, r6
 80092c4:	f7fd fbd4 	bl	8006a70 <_malloc_r>
 80092c8:	b948      	cbnz	r0, 80092de <__smakebuf_r+0x46>
 80092ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ce:	059a      	lsls	r2, r3, #22
 80092d0:	d4ee      	bmi.n	80092b0 <__smakebuf_r+0x18>
 80092d2:	f023 0303 	bic.w	r3, r3, #3
 80092d6:	f043 0302 	orr.w	r3, r3, #2
 80092da:	81a3      	strh	r3, [r4, #12]
 80092dc:	e7e2      	b.n	80092a4 <__smakebuf_r+0xc>
 80092de:	89a3      	ldrh	r3, [r4, #12]
 80092e0:	6020      	str	r0, [r4, #0]
 80092e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092e6:	81a3      	strh	r3, [r4, #12]
 80092e8:	9b01      	ldr	r3, [sp, #4]
 80092ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80092ee:	b15b      	cbz	r3, 8009308 <__smakebuf_r+0x70>
 80092f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092f4:	4630      	mov	r0, r6
 80092f6:	f000 f81d 	bl	8009334 <_isatty_r>
 80092fa:	b128      	cbz	r0, 8009308 <__smakebuf_r+0x70>
 80092fc:	89a3      	ldrh	r3, [r4, #12]
 80092fe:	f023 0303 	bic.w	r3, r3, #3
 8009302:	f043 0301 	orr.w	r3, r3, #1
 8009306:	81a3      	strh	r3, [r4, #12]
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	431d      	orrs	r5, r3
 800930c:	81a5      	strh	r5, [r4, #12]
 800930e:	e7cf      	b.n	80092b0 <__smakebuf_r+0x18>

08009310 <_fstat_r>:
 8009310:	b538      	push	{r3, r4, r5, lr}
 8009312:	4d07      	ldr	r5, [pc, #28]	@ (8009330 <_fstat_r+0x20>)
 8009314:	2300      	movs	r3, #0
 8009316:	4604      	mov	r4, r0
 8009318:	4608      	mov	r0, r1
 800931a:	4611      	mov	r1, r2
 800931c:	602b      	str	r3, [r5, #0]
 800931e:	f7f8 fd5f 	bl	8001de0 <_fstat>
 8009322:	1c43      	adds	r3, r0, #1
 8009324:	d102      	bne.n	800932c <_fstat_r+0x1c>
 8009326:	682b      	ldr	r3, [r5, #0]
 8009328:	b103      	cbz	r3, 800932c <_fstat_r+0x1c>
 800932a:	6023      	str	r3, [r4, #0]
 800932c:	bd38      	pop	{r3, r4, r5, pc}
 800932e:	bf00      	nop
 8009330:	2000046c 	.word	0x2000046c

08009334 <_isatty_r>:
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	4d06      	ldr	r5, [pc, #24]	@ (8009350 <_isatty_r+0x1c>)
 8009338:	2300      	movs	r3, #0
 800933a:	4604      	mov	r4, r0
 800933c:	4608      	mov	r0, r1
 800933e:	602b      	str	r3, [r5, #0]
 8009340:	f7f8 fd5d 	bl	8001dfe <_isatty>
 8009344:	1c43      	adds	r3, r0, #1
 8009346:	d102      	bne.n	800934e <_isatty_r+0x1a>
 8009348:	682b      	ldr	r3, [r5, #0]
 800934a:	b103      	cbz	r3, 800934e <_isatty_r+0x1a>
 800934c:	6023      	str	r3, [r4, #0]
 800934e:	bd38      	pop	{r3, r4, r5, pc}
 8009350:	2000046c 	.word	0x2000046c

08009354 <_init>:
 8009354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009356:	bf00      	nop
 8009358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800935a:	bc08      	pop	{r3}
 800935c:	469e      	mov	lr, r3
 800935e:	4770      	bx	lr

08009360 <_fini>:
 8009360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009362:	bf00      	nop
 8009364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009366:	bc08      	pop	{r3}
 8009368:	469e      	mov	lr, r3
 800936a:	4770      	bx	lr
