Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2198
design__instance__area,41276.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,5
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.004965797066688538
power__switching__total,0.001572599750943482
power__leakage__total,2.0314269022492226E-7
power__total,0.006538599729537964
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.6650571392949128
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.6632908854350836
timing__hold__ws__corner:nom_tt_025C_3v30,0.8939218507329526
timing__setup__ws__corner:nom_tt_025C_3v30,9.262946227789572
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.893922
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,9.387909
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,3
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,5
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.0522423230573679
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.0477650155170326
timing__hold__ws__corner:nom_ss_125C_3v00,2.0712054879657926
timing__setup__ws__corner:nom_ss_125C_3v00,-0.8558771711383306
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-7.70139351867323
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-0.8558771711383306
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.071205
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,17
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-0.855877
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,17
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,5
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.4969872432040194
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.4964575557839901
timing__hold__ws__corner:nom_ff_n40C_3v60,0.37502790823207083
timing__setup__ws__corner:nom_ff_n40C_3v60,11.990622167890374
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.375028
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,13.967659
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,8
design__max_fanout_violation__count,5
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4949658600859157
clock__skew__worst_setup,0.4943006144307459
timing__hold__ws,0.37318227342373583
timing__setup__ws,-1.204226086267218
timing__hold__tns,0.0
timing__setup__tns,-16.386073406394154
timing__hold__wns,0
timing__setup__wns,-1.204226086267218
timing__hold_vio__count,0
timing__hold_r2r__ws,0.373182
timing__hold_r2r_vio__count,0
timing__setup_vio__count,58
timing__setup_r2r__ws,-1.204226
timing__setup_r2r_vio__count,58
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,2198
design__instance__area__stdcell,41276.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.382431
design__instance__utilization__stdcell,0.382431
design__instance__count__class:tie_cell,16
design__instance__count__class:buffer,8
design__instance__count__class:inverter,70
design__instance__count__class:sequential_cell,234
design__instance__count__class:multi_input_combinational_cell,877
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,33519
design__violations,0
design__instance__count__class:timing_repair_buffer,57
design__instance__count__class:clock_buffer,47
design__instance__count__class:clock_inverter,22
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1319
route__net__special,2
route__drc_errors__iter:1,200
route__wirelength__iter:1,36687
route__drc_errors__iter:2,27
route__wirelength__iter:2,36371
route__drc_errors__iter:3,36
route__wirelength__iter:3,36346
route__drc_errors__iter:4,1
route__wirelength__iter:4,36338
route__drc_errors__iter:5,0
route__wirelength__iter:5,36340
route__drc_errors,0
route__wirelength,36340
route__vias,7937
route__vias__singlecut,7937
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,375.55
design__instance__count__class:fill_cell,2409
timing__unannotated_net__count__corner:nom_tt_025C_3v30,44
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,44
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,44
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,5
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.6618865642915184
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.6599921906910239
timing__hold__ws__corner:min_tt_025C_3v30,0.89076359920548
timing__setup__ws__corner:min_tt_025C_3v30,9.351396366395369
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.890764
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,9.599088
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,44
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,3
design__max_fanout_violation__count__corner:min_ss_125C_3v00,5
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.045965343943217
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.0413599166622165
timing__hold__ws__corner:min_ss_125C_3v00,2.065315310564361
timing__setup__ws__corner:min_ss_125C_3v00,-0.6077076791575272
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-3.1049439453930128
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-0.6077076791575272
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.065315
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,11
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-0.607708
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,11
timing__unannotated_net__count__corner:min_ss_125C_3v00,44
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,5
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.4949658600859157
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.4943006144307459
timing__hold__ws__corner:min_ff_n40C_3v60,0.37318227342373583
timing__setup__ws__corner:min_ff_n40C_3v60,12.075786934428782
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.373182
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,14.101453
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,44
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,5
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.6689933241177418
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.6673395358534878
timing__hold__ws__corner:max_tt_025C_3v30,0.9017848945049399
timing__setup__ws__corner:max_tt_025C_3v30,9.100191968668618
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.901785
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,9.100192
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,44
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,8
design__max_fanout_violation__count__corner:max_ss_125C_3v00,5
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.0600165489848732
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.0556158468354035
timing__hold__ws__corner:max_ss_125C_3v00,2.083629106007317
timing__setup__ws__corner:max_ss_125C_3v00,-1.204226086267218
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-16.386073406394154
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-1.204226086267218
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.083629
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,30
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-1.204226
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,30
timing__unannotated_net__count__corner:max_ss_125C_3v00,44
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,5
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.49937810855516795
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.49897376531816384
timing__hold__ws__corner:max_ff_n40C_3v60,0.37963733231607294
timing__setup__ws__corner:max_ff_n40C_3v60,11.888256049411144
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.379637
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,13.823368
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,44
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,44
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000849995
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000121991
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000187041
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000121991
design_powergrid__voltage__worst,0.000121991
design_powergrid__voltage__worst__net:VPWR,3.29992
design_powergrid__drop__worst,0.000121991
design_powergrid__drop__worst__net:VPWR,0.0000849995
design_powergrid__voltage__worst__net:VGND,0.000121991
design_powergrid__drop__worst__net:VGND,0.000121991
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000187000000000000005302182304323110884070047177374362945556640625
ir__drop__worst,0.00008500000000000000610622663543836097232997417449951171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
