*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000
Simulation Instructions: 10000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ir0nh34d/cache_estimator/traces/401.bzip2-277B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initializing LRU.
Initializing LRU.
Initializing LRU.
Initializing LRU.
Initializing rdLRU.
Initializing LRU.
Initializing LRU.

Warmup complete CPU 0 instructions: 1001 cycles: 313 (Simulation time: 0 hr 0 min 0 sec) 

Heartbeat CPU 0 instructions: 10000003 cycles: 6239353 heartbeat IPC: 1.60273 cumulative IPC: 1.60265 (Simulation time: 0 hr 0 min 32 sec) 
Finished CPU 0 instructions: 10000000 cycles: 6239428 cumulative IPC: 1.60271 (Simulation time: 0 hr 0 min 32 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.60271 instructions: 10000000 cycles: 6239428
cpu0_DTLB TOTAL     ACCESS:    1284400  HIT:    1048505  MISS:     235895
cpu0_DTLB LOAD      ACCESS:     808793  HIT:     573351  MISS:     235442
cpu0_DTLB RFO       ACCESS:     475607  HIT:     475154  MISS:        453
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.41976 cycles
cpu0_ITLB TOTAL     ACCESS:     618183  HIT:     618179  MISS:          4
cpu0_ITLB LOAD      ACCESS:     618183  HIT:     618179  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217.25 cycles
cpu0_L1I TOTAL     ACCESS:       1124  HIT:       1090  MISS:         34
cpu0_L1I LOAD      ACCESS:       1124  HIT:       1090  MISS:         34
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 196.029 cycles
cpu0_STLB TOTAL     ACCESS:     235899  HIT:     235137  MISS:        762
cpu0_STLB LOAD      ACCESS:     235446  HIT:     234791  MISS:        655
cpu0_STLB RFO       ACCESS:        453  HIT:        346  MISS:        107
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 130.928 cycles
cpu0_L1D TOTAL     ACCESS:    1226326  HIT:     969090  MISS:     257236
cpu0_L1D LOAD      ACCESS:     801245  HIT:     556022  MISS:     245223
cpu0_L1D RFO       ACCESS:     424326  HIT:     412406  MISS:      11920
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        755  HIT:        662  MISS:         93
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 93.1558 cycles
cpu0_L2C TOTAL     ACCESS:     271035  HIT:     115672  MISS:     155363
cpu0_L2C LOAD      ACCESS:     245256  HIT:      96568  MISS:     148688
cpu0_L2C RFO       ACCESS:      11920  HIT:       5249  MISS:       6671
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      13766  HIT:      13766  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         93  HIT:         89  MISS:          4
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 136.062 cycles
LLC TOTAL     ACCESS:     161667  HIT:      96873  MISS:      64794
LLC LOAD      ACCESS:     148688  HIT:      90570  MISS:      58118
LLC RFO       ACCESS:       6671  HIT:         10  MISS:       6661
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:       6304  HIT:       6292  MISS:         12
LLC TRANSLATION ACCESS:          4  HIT:          1  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 275.89 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4159  ROW_BUFFER_MISS:      60623
 DBUS AVG_CONGESTED_CYCLE:    3.84756
 WQ ROW_BUFFER_HIT:       1170  ROW_BUFFER_MISS:       2635  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3915% MPKI: 4.079 Average ROB Occupancy at Mispredict: 219.709
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0007
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.0769
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0008

