At 3FC97B98 len 00051B78 (326 KiB): RAM[0m
[0;32mI (251) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (257) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (264) heap_init: At 600FE010 len 00001FD8 (7 KiB): RTCRAM[0m
[0;32mI (271) spi_flash: detected chip: gd[0m
[0;32mIï¿½ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x9 (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce3810,len:0x178c
load:0x403c9700,len:0x4
load:0x403c9704,len:0xcbc
load:0x403cc700,len:0x2d9c
entry 0x403c9914
[0;32mI (27) boot: ESP-IDF v5.2.2 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Jun 25 2024 15:41:31[0m
[0;32mI (27) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v0.2[0m
[0;32mI (34) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (38) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (43) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (48) boot: Enabling RNG early entropy source...[0m
[0;32mI (53) boot: Partition Table:[0m
[0;32mI (57) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (64) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (72) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (79) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (87) boot: End of partition table[0m
[0;32mI (91) esp_image: segment 0: paddr=00010020 vaddr=3c030020 size=0d500h ( 54528) map[0m
[0;32mI (109) esp_image: segment 1: paddr=0001d528 vaddr=3fc94700 size=02a84h ( 10884) load[0m
[0;32mI (112) esp_image: segment 2: paddr=0001ffb4 vaddr=40374000 size=00064h (   100) load[0m
[0;32mI (116) esp_image: segment 3: paddr=00020020 vaddr=42000020 size=23each (147116) map[0m
[0;32mI (151) esp_image: segment 4: paddr=00043ed4 vaddr=40374064 size=105d8h ( 67032) load[0m
[0;32mI (172) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (173) boot: Disabling RNG early entropy source...[0m
[0;32mI (184) cpu_start: Multicore app[0m
[0;32mI (194) cpu_start: Pro cpu start user code[0m
[0;32mI (194) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (194) cpu_start: Application information:[0m
[0;32mI (197) cpu_start: Project name:     iLot[0m
[0;32mI (202) cpu_start: App version:      60943d6-dirty[0m
[0;32mI (207) cpu_start: Compile time:     Jun 25 2024 20:12:06[0m
[0;32mI (214) cpu_start: ELF file SHA256:  0a4053c8f...[0m
[0;32mI (219) cpu_start: ESP-IDF:          v5.2.2[0m
[0;32mI (224) cpu_start: Min chip rev:     v0.0[0m
[0;32mI (228) cpu_start: Max chip rev:     v0.99 [0m
[0;32mI (233) cpu_start: Chip rev:         v0.2[0m
[0;32mI (238) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (245) heap_init: At 3FC97B98 len 00051B78 (326 KiB): RAM[0m
[0;32mI (251) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (257) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (264) heap_init: At 600FE010 len 00001FD8 (7 KiB): RTCRAM[0m
[0;32mI (271) spi_flash: detected chip: gd[0m
[0;32mI (274) spi_flash: flash io: dio[0m
[0;33mW (278) spi_flash: Detected size(8192k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (291) sleep: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (298) sleep: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (305) main_task: Started on CPU0[0m
[0;32mI (315) main_task: Calling app_main()[0m
[0;32mI (315) LORA: Frequency is 868MHz[0m
[0;32mI (315) RA01S: CONFIG_MISO_GPIO=11[0m
[0;32mI (325) RA01S: CONFIG_MOSI_GPIO=10[0m
[0;32mI (325) RA01S: CONFIG_SCLK_GPIO=9[0m
[0;32mI (325) RA01S: CONFIG_NSS_GPIO=8[0m
[0;32mI (335) RA01S: CONFIG_RST_GPIO=12[0m
[0;32mI (335) RA01S: CONFIG_BUSY_GPIO=13[0m
[0;32mI (345) RA01S: CONFIG_TXEN_GPIO=-1[0m
[0;32mI (345) RA01S: CONFIG_RXEN_GPIO=-1[0m
[0;32mI (345) gpio: GPIO[8]| InputEn: 0| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (355) gpio: GPIO[12]| InputEn: 0| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (365) gpio: GPIO[13]| InputEn: 0| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (375) RA01S: spi_bus_initialize=0[0m
[0;32mI (385) RA01S: spi_bus_add_device=0[0m
[0;33mW (385) LORA: Enable TCXO[0m
[0;32mI (425) RA01S: Reset[0m
[0;32mI (425) RA01S: syncWord=0x1424[0m
[0;32mI (425) RA01S: SX126x installed[0m
[0;33mW (425) RA01S: WriteCommand2 status=0a retry=1[0m
[0;32mI (435) RA01S: tcxoVoltage=3.300000[0m
[0;32mI (445) RA01S: useRegulatorLDO=1[0m
[0;32mI (455) RA01S: SetStopRxTimerOnPreambleDetect enable=0[0m
[0;32mI (465) LORA: Start[0m
[0;32mI (525) LORA: Send success[0m
[0;32mI (1585) LORA: Send success[0m
[0;32mI (2645) LORA: Send success[0m
[0;32mI (3705) LORA: Send success[0m
[0;32mI (4765) LORA: Send success[0m
[0;32mI (5825) LORA: Send success[0m
[0;32mI (6885) LORA: Send success[0m
[0;32mI (7945) LORA: Send success[0m
[0;32mI (9005) LORA: Send success[0m
[0;32mI (10065) LORA: Send success[0m
[0;32mI (11125) LORA: Send success[0m
[0;32mI (12185) LORA: Send success[0m
[0;32mI (13245) LORA: Send success[0m
[0;32mI (14305) LORA: Send success[0m
[0;32mI (15365) LORA: Send success[0m
[0;32mI (16425) LORA: Send success[0m
