<reference anchor="IEEE.P1801/D10, Aug 2017" target="https://ieeexplore.ieee.org/document/8405777">
  <front>
    <title>IEEE Draft Standard for Design and Verification of Low Power, Energy Aware Electronic Systems</title>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
    </author>
    <date year="2018" month="July" day="6"/>
    <keyword>IEEE Standards</keyword>
    <keyword>Energy management</keyword>
    <keyword>Low power electronics</keyword>
    <keyword>Electronic circuits</keyword>
    <keyword>System analysis and design</keyword>
    <keyword>Power demand</keyword>
    <keyword>Electronic design automation and methodology</keyword>
    <keyword>corruption semantics</keyword>
    <keyword>IEEE 1801&amp;#8482;</keyword>
    <keyword>interface specification</keyword>
    <keyword>IP reuse</keyword>
    <keyword>isolation</keyword>
    <keyword>level-shifting</keyword>
    <keyword>power-aware design</keyword>
    <keyword>power domains</keyword>
    <keyword>power intent</keyword>
    <keyword>power modes</keyword>
    <keyword>power states</keyword>
    <keyword>progressive design refinement</keyword>
    <keyword>retention</keyword>
    <keyword>retention strategies</keyword>
    <abstract>A method is provided for specifying power intent for an electronic design, for use in verification of the structure and behavior of the design in the context of a given power management architecture, and for driving implementation of that power-management architecture. The method supports incremental refinement of power intent specifications required for IP-based design flows.(The PDF of this standard is available to you at no cost thru the IEEE GET program https://ieeexplore.ieee.org/browse/standards/get-program/page/series?id=80)</abstract>
  </front>
</reference>