#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 29 21:52:13 2021
# Process ID: 18428
# Current directory: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4364 C:\Users\bogda\Desktop\University\Year_III\SEM_1\DMD\PROJECT\Project_1\Project_1.xpr
# Log file: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/vivado.log
# Journal file: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project 1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'T:/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 839.949 ; gain = 160.008
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1100.000 ; gain = 0.000
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets S00_ARESETN_1]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
startgroup
set_property -dict [list CONFIG.C_D_AXI {1} CONFIG.C_I_AXI {0} CONFIG.C_USE_PCMP_INSTR {0} CONFIG.C_USE_BARREL {0} CONFIG.C_USE_DIV {0} CONFIG.C_USE_HW_MUL {0} CONFIG.C_USE_FPU {0}] [get_bd_cells microblaze_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
set_property location {3 1121 633} [get_bd_cells microblaze_0_local_memory]
set_property location {3 1113 678} [get_bd_cells microblaze_0_local_memory]
set_property location {3 1000 437} [get_bd_cells axi_interconnect_1]
set_property location {3 1110 463} [get_bd_cells axi_interconnect_1]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
set_property location {3 1111 426} [get_bd_cells axi_interconnect_1]
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {3 1214 432} [get_bd_cells axi_interconnect_1]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
regenerate_bd_layout
assign_bd_address
Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into address space </microblaze_0/Data> at <0x0800_0000 [ 128M ]>
Slave segment </processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into address space </microblaze_0/Data> at <0xFC00_0000 [ 16M ]>
Slave segment </processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into address space </microblaze_0/Data> at <0xE000_0000 [ 4M ]>
set_property range 4M [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 16M [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM}]
undo
INFO: [Common 17-17] undo 'set_property range 16M [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM}]'
undo
INFO: [Common 17-17] undo 'set_property range 4M [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]'
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM]
make_wrapper -files [get_files C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x10000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x10000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
Wrote  : <C:\Users\bogda\Desktop\University\Year_III\SEM_1\DMD\PROJECT\Project_1\Project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1286.055 ; gain = 154.562
generate_target all [get_files  C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1384.266 ; gain = 87.500
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 43a098a7fa6916d1; cache size = 14.328 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = a1c5ebdd1c62509a; cache size = 14.328 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 18dd17726c3e7c2f; cache size = 14.328 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_processing_system7_0_0_synth_1 design_1_microblaze_0_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_auto_pc_1_synth_1}
[Mon Nov 29 22:23:35 2021] Launched design_1_processing_system7_0_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.runs/design_1_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.ip_user_files -ipstatic_source_dir C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.cache/compile_simlib/modelsim} {questa=C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.cache/compile_simlib/questa} {riviera=C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Nov 29 22:28:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Nov 29 22:29:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 29 22:31:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
write_hwdef -force  -file C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 2288.625 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 2288.625 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2288.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 33 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2428.219 ; gain = 1012.109
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 23:16:10 2021...
