void csl_wiz8_sb_PhyB_10p3125G_156p25MHz_cmu1(uint32_t base_addr);
void csl_wiz8_sb_PhyB_10p3125G_16bit_312p5MHz_lane1(uint32_t base_addr);
void csl_wiz8_sb_PhyB_10p3125G_16bit_312p5MHz_lane2(uint32_t base_addr);
void csl_wiz8_sb_PhyB_10p3125G_16bit_lane1(uint32_t base_addr);
void csl_wiz8_sb_PhyB_10p3125G_16bit_lane2(uint32_t base_addr);
void csl_wiz8_sb_PhyB_10p3125G_312p5MHz_cmu1(uint32_t base_addr);
void csl_wiz8_sb_PhyB_10p3125G_312p5_comlane(uint32_t base_addr);
void csl_wiz8_sb_PhyB_10p3125G_comlane(uint32_t base_addr);
void csl_wiz8_sb_PhyB_10p3125Gbps_16bit_156p25MHz(uint32_t base_addr);
void csl_wiz8_sb_PhyB_1p25G_156p25MHz_cmu0(uint32_t base_addr);
void csl_wiz8_sb_PhyB_1p25G_156p25MHz_comlane(uint32_t base_addr);
void csl_wiz8_sb_PhyB_1p25G_312p5MHz_cmu0(uint32_t base_addr);
void csl_wiz8_sb_PhyB_1p25G_312p5MHz_comlane(uint32_t base_addr);
void csl_wiz8_sb_PhyB_Firmware(uint32_t base_addr);
void csl_wiz8_sb_PhyB_IEEE_1558_en_lane1(uint32_t base_addr);
void csl_wiz8_sb_PhyB_IEEE_1558_en_lane2(uint32_t base_addr);
void csl_wiz8_sb_PhyB_aneg_lane1(uint32_t base_addr);
void csl_wiz8_sb_PhyB_aneg_lane2(uint32_t base_addr);
void csl_wiz8_sb_PhyB_aneg_lane_312p5_lane1(uint32_t base_addr);
void csl_wiz8_sb_PhyB_aneg_lane_312p5_lane2(uint32_t base_addr);
void csl_wiz8_sb_PhyB_reset_clr(uint32_t base_addr);
