{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497437411852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497437411857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 12:50:11 2017 " "Processing started: Wed Jun 14 12:50:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497437411857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437411857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437411857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497437412352 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1497437412352 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1497437412352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/conf_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file v/conf_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuarable_shift_register " "Found entity 1: configuarable_shift_register" {  } { { "V/conf_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/conf_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shiftreg.v(29) " "Verilog HDL information at shiftreg.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "V/shiftreg.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/shiftreg.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497437423271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file v/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_chain_4 " "Found entity 1: dff_chain_4" {  } { { "V/shiftreg.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/shiftreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423271 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "config_shift_register.v(201) " "Verilog HDL Module Instantiation warning at config_shift_register.v(201): ignored dangling comma in List of Port Connections" {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 201 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1497437423271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/config_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file v/config_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_shift_register " "Found entity 1: config_shift_register" {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423276 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/audiomux.v " "Can't analyze file -- file V/audiomux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1497437423276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pulse_width_modulation_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pulse_width_modulation_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_width_modulation_gen " "Found entity 1: pulse_width_modulation_gen" {  } { { "V/pulse_width_modulation_gen.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "V/lfsr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/input_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/input_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_debounce " "Found entity 1: input_debounce" {  } { { "V/input_debounce.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/input_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423296 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(696) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(696): extended using \"x\" or \"z\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 696 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1497437423296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423311 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423311 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_3p92 " "Found entity 3: adc_qsys_altpll_sys_altpll_3p92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423311 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ROM " "Found entity 1: SPI_ROM" {  } { { "V/SPI_ROM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RAM " "Found entity 1: SPI_RAM" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sound_to_mtl2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOUND_TO_MTL2 " "Found entity 1: SOUND_TO_MTL2" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/peak_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/peak_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEAK_DELAY " "Found entity 1: PEAK_DELAY" {  } { { "V/PEAK_DELAY.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYS_CLK sys_clk MAX10_ADC.v(2) " "Verilog HDL Declaration information at MAX10_ADC.v(2): object \"SYS_CLK\" differs only in case from object \"sys_clk\" in the same scope" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497437423331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/max10_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/max10_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC " "Found entity 1: MAX10_ADC" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_meter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/led_meter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_METER " "Found entity 1: LED_METER" {  } { { "V/LED_METER.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/LED_METER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2s_assess.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2s_assess.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_ASSESS " "Found entity 1: I2S_ASSESS" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dac16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/dac16.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC16 " "Found entity 1: DAC16" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_srce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_srce.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SRCE " "Found entity 1: AUDIO_SRCE" {  } { { "V/AUDIO_SRCE.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_spi_ctl_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SPI_CTL_RD " "Found entity 1: AUDIO_SPI_CTL_RD" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL " "Found entity 1: AUDIO_PLL" {  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM4 mem4 adc_mic_lcd.v(86) " "Verilog HDL Declaration information at adc_mic_lcd.v(86): object \"MEM4\" differs only in case from object \"mem4\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497437423346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM0 mem0 adc_mic_lcd.v(82) " "Verilog HDL Declaration information at adc_mic_lcd.v(82): object \"MEM0\" differs only in case from object \"mem0\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497437423346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM1 mem1 adc_mic_lcd.v(83) " "Verilog HDL Declaration information at adc_mic_lcd.v(83): object \"MEM1\" differs only in case from object \"mem1\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497437423346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM2 mem2 adc_mic_lcd.v(84) " "Verilog HDL Declaration information at adc_mic_lcd.v(84): object \"MEM2\" differs only in case from object \"mem2\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497437423346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM3 mem3 adc_mic_lcd.v(85) " "Verilog HDL Declaration information at adc_mic_lcd.v(85): object \"MEM3\" differs only in case from object \"mem3\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497437423346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led adc_mic_lcd.v(111) " "Verilog HDL Declaration information at adc_mic_lcd.v(111): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497437423346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_mic_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_mic_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mic_lcd " "Found entity 1: adc_mic_lcd" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varcnt.v 1 1 " "Found 1 design units, including 1 entities, in source file varcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 varcnt " "Found entity 1: varcnt" {  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_4096_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_4096_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_4096_32bit " "Found entity 1: ram_4096_32bit" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverbcnt.v 1 1 " "Found 1 design units, including 1 entities, in source file reverbcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverbcnt " "Found entity 1: reverbcnt" {  } { { "reverbcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reverb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverb_ram " "Found entity 1: reverb_ram" {  } { { "reverb_ram.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "reverb_inst.v(83) " "Verilog HDL Module Instantiation warning at reverb_inst.v(83): ignored dangling comma in List of Port Connections" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1497437423356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reverb_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reverb_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverb_inst " "Found entity 1: reverb_inst" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db2.v 1 1 " "Found 1 design units, including 1 entities, in source file db2.v" { { "Info" "ISGN_ENTITY_NAME" "1 db2 " "Found entity 1: db2" {  } { { "db2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dfilter reverb_inst.v(82) " "Verilog HDL Implicit Net warning at reverb_inst.v(82): created implicit net for \"dfilter\"" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "quot reverb_inst.v(95) " "Verilog HDL Implicit Net warning at reverb_inst.v(95): created implicit net for \"quot\"" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_mic_lcd " "Elaborating entity \"adc_mic_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM4 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM3 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM2 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM0 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM1 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 adc_mic_lcd.v(29) " "Output port \"HEX1\" at adc_mic_lcd.v(29) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO adc_mic_lcd.v(71) " "Output port \"GPIO\" at adc_mic_lcd.v(71) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_I2C_SCL adc_mic_lcd.v(56) " "Output port \"MTL2_I2C_SCL\" at adc_mic_lcd.v(56) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 "|adc_mic_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_width_modulation_gen pulse_width_modulation_gen:pwm1 " "Elaborating entity \"pulse_width_modulation_gen\" for hierarchy \"pulse_width_modulation_gen:pwm1\"" {  } { { "adc_mic_lcd.v" "pwm1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_shift_register config_shift_register:mem4 " "Elaborating entity \"config_shift_register\" for hierarchy \"config_shift_register:mem4\"" {  } { { "adc_mic_lcd.v" "mem4" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 config_shift_register.v(33) " "Verilog HDL assignment warning at config_shift_register.v(33): truncated value with size 12 to match size of target (11)" {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497437423411 "|adc_mic_lcd|config_shift_register:mem4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varcnt config_shift_register:mem4\|varcnt:mem_cnt " "Elaborating entity \"varcnt\" for hierarchy \"config_shift_register:mem4\|varcnt:mem_cnt\"" {  } { { "V/config_shift_register.v" "mem_cnt" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter config_shift_register:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"config_shift_register:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "varcnt.v" "LPM_COUNTER_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_shift_register:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"config_shift_register:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_shift_register:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"config_shift_register:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423531 ""}  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437423531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kh " "Found entity 1: cntr_2kh" {  } { { "db/cntr_2kh.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_2kh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kh config_shift_register:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\|cntr_2kh:auto_generated " "Elaborating entity \"cntr_2kh\" for hierarchy \"config_shift_register:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\|cntr_2kh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_4096_32bit config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram " "Elaborating entity \"ram_4096_32bit\" for hierarchy \"config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\"" {  } { { "V/config_shift_register.v" "shift_reg_ram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437423696 ""}  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437423696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fr1 " "Found entity 1: altsyncram_1fr1" {  } { { "db/altsyncram_1fr1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437423756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437423756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fr1 config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated " "Elaborating entity \"altsyncram_1fr1\" for hierarchy \"config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter config_shift_register:mem4\|filter:filt0 " "Elaborating entity \"filter\" for hierarchy \"config_shift_register:mem4\|filter:filt0\"" {  } { { "V/config_shift_register.v" "filt0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr config_shift_register:mem4\|lfsr:noise " "Elaborating entity \"lfsr\" for hierarchy \"config_shift_register:mem4\|lfsr:noise\"" {  } { { "V/config_shift_register.v" "noise" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_ASSESS I2S_ASSESS:i2s " "Elaborating entity \"I2S_ASSESS\" for hierarchy \"I2S_ASSESS:i2s\"" {  } { { "adc_mic_lcd.v" "i2s" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437423998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_SRCE I2S_ASSESS:i2s\|AUDIO_SRCE:audi2 " "Elaborating entity \"AUDIO_SRCE\" for hierarchy \"I2S_ASSESS:i2s\|AUDIO_SRCE:audi2\"" {  } { { "V/I2S_ASSESS.v" "audi2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC MAX10_ADC:madc " "Elaborating entity \"MAX10_ADC\" for hierarchy \"MAX10_ADC:madc\"" {  } { { "adc_mic_lcd.v" "madc" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MAX10_ADC.v(67) " "Verilog HDL assignment warning at MAX10_ADC.v(67): truncated value with size 32 to match size of target (12)" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497437424064 "|adc_mic_lcd|MAX10_ADC:madc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys MAX10_ADC:madc\|adc_qsys:u0 " "Elaborating entity \"adc_qsys\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\"" {  } { { "V/MAX10_ADC.v" "u0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_3p92 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_3p92\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_modular_adc_0 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_qsys_modular_adc_0\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "control_internal" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(66) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(66): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497437424193 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424288 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437424288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437424523 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437424523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437424568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437424568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437424598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437424598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437424633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437424633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437424692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437424692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437424767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437424767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437424832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437424832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC16 DAC16:dac1 " "Elaborating entity \"DAC16\" for hierarchy \"DAC16:dac1\"" {  } { { "adc_mic_lcd.v" "dac1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL AUDIO_PLL:pll " "Elaborating entity \"AUDIO_PLL\" for hierarchy \"AUDIO_PLL:pll\"" {  } { { "adc_mic_lcd.v" "pll" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437424994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll AUDIO_PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"AUDIO_PLL:pll\|altpll:altpll_component\"" {  } { { "V/AUDIO_PLL.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437425040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"AUDIO_PLL:pll\|altpll:altpll_component\"" {  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437425065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"AUDIO_PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3072 " "Parameter \"clk0_multiply_by\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3125 " "Parameter \"clk1_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6144 " "Parameter \"clk1_multiply_by\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 31 " "Parameter \"clk2_multiply_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=AUDIO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=AUDIO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425065 ""}  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437425065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL_altpll " "Found entity 1: AUDIO_PLL_altpll" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437425125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437425125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL_altpll AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated " "Elaborating entity \"AUDIO_PLL_altpll\" for hierarchy \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437425125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_SPI_CTL_RD AUDIO_SPI_CTL_RD:u1 " "Elaborating entity \"AUDIO_SPI_CTL_RD\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\"" {  } { { "adc_mic_lcd.v" "u1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437425160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ST_RESET AUDIO_SPI_CTL_RD.v(68) " "Verilog HDL or VHDL warning at AUDIO_SPI_CTL_RD.v(68): object \"ST_RESET\" assigned a value but never read" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497437425165 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA8 AUDIO_SPI_CTL_RD.v(8) " "Output port \"oDATA8\" at AUDIO_SPI_CTL_RD.v(8) has no driver" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497437425175 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RAM AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R " "Elaborating entity \"SPI_RAM\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\"" {  } { { "V/AUDIO_SPI_CTL_RD.v" "R" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437425216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\"" {  } { { "V/SPI_RAM.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437425236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\"" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437425256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Instantiated megafunction \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LOOP.hex " "Parameter \"init_file\" = \"LOOP.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 FPGA " "Parameter \"intended_device_family\" = \"MAX 10 FPGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437425256 ""}  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437425256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iej1 " "Found entity 1: altsyncram_iej1" {  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437425311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437425311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iej1 AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated " "Elaborating entity \"altsyncram_iej1\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437425311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk92 " "Found entity 1: altsyncram_uk92" {  } { { "db/altsyncram_uk92.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_uk92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437425381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437425381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uk92 AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1 " "Elaborating entity \"altsyncram_uk92\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\"" {  } { { "db/altsyncram_iej1.tdf" "altsyncram1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437425381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_iej1.tdf" "mgl_prim2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397770578 " "Parameter \"NODE_NAME\" = \"1397770578\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426149 ""}  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437426149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_METER LED_METER:led " "Elaborating entity \"LED_METER\" for hierarchy \"LED_METER:led\"" {  } { { "adc_mic_lcd.v" "led" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA PLL_VGA:PP " "Elaborating entity \"PLL_VGA\" for hierarchy \"PLL_VGA:PP\"" {  } { { "adc_mic_lcd.v" "PP" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_VGA:PP\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_VGA:PP\|altpll:altpll_component\"" {  } { { "V/PLL_VGA.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_VGA:PP\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_VGA:PP\|altpll:altpll_component\"" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_VGA:PP\|altpll:altpll_component " "Instantiated megafunction \"PLL_VGA:PP\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VGA " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426813 ""}  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437426813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA_altpll " "Found entity 1: PLL_VGA_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437426868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437426868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA_altpll PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated " "Elaborating entity \"PLL_VGA_altpll\" for hierarchy \"PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOUND_TO_MTL2 SOUND_TO_MTL2:sm " "Elaborating entity \"SOUND_TO_MTL2\" for hierarchy \"SOUND_TO_MTL2:sm\"" {  } { { "adc_mic_lcd.v" "sm" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SOUND_TO_MTL2.v(58) " "Verilog HDL assignment warning at SOUND_TO_MTL2.v(58): truncated value with size 32 to match size of target (24)" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497437426898 "|adc_mic_lcd|SOUND_TO_MTL2:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller SOUND_TO_MTL2:sm\|VGA_Controller:vc " "Elaborating entity \"VGA_Controller\" for hierarchy \"SOUND_TO_MTL2:sm\|VGA_Controller:vc\"" {  } { { "V/SOUND_TO_MTL2.v" "vc" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(55) " "Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497437426922 "|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(58) " "Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497437426922 "|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497437426922 "|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO SOUND_TO_MTL2:sm\|PIPO:P1 " "Elaborating entity \"PIPO\" for hierarchy \"SOUND_TO_MTL2:sm\|PIPO:P1\"" {  } { { "V/SOUND_TO_MTL2.v" "P1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\"" {  } { { "V/PIPO.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\"" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437426997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3200 " "Parameter \"numwords_b\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437426997 ""}  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437426997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_soj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_soj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_soj1 " "Found entity 1: altsyncram_soj1" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437427052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437427052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_soj1 SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated " "Elaborating entity \"altsyncram_soj1\" for hierarchy \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437427052 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1497437427566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.06.14.12:50:32 Progress: Loading sldaf1daf55/alt_sld_fab_wrapper_hw.tcl " "2017.06.14.12:50:32 Progress: Loading sldaf1daf55/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437432277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437434964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437435144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437436660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437436805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437436940 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437437105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437437110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437437115 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1497437437810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaf1daf55/alt_sld_fab.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437438147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437438147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437438269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437438269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437438270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437438270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437438379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437438379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437438520 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437438520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437438520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437438637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437438637 ""}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_FAST_SYNTHESIS" "" "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" {  } {  } 0 286029 "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" 0 0 "Analysis & Synthesis" 0 -1 1497437440059 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[0\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[1\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[2\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[3\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[4\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[5\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[6\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[0\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[1\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[2\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[3\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[4\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[5\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[6\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 336 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437440154 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1497437440154 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1497437440154 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|ctrl_state " "State machine \"\|adc_mic_lcd\|MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|ctrl_state\" will be implemented as a safe state machine." {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 44 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1497437442291 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|config_shift_register:mem3\|KP_state " "State machine \"\|adc_mic_lcd\|config_shift_register:mem3\|KP_state\" will be implemented as a safe state machine." {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 41 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1497437442293 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|config_shift_register:mem2\|KP_state " "State machine \"\|adc_mic_lcd\|config_shift_register:mem2\|KP_state\" will be implemented as a safe state machine." {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 41 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1497437442293 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|config_shift_register:mem1\|KP_state " "State machine \"\|adc_mic_lcd\|config_shift_register:mem1\|KP_state\" will be implemented as a safe state machine." {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 41 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1497437442294 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|config_shift_register:mem0\|KP_state " "State machine \"\|adc_mic_lcd\|config_shift_register:mem0\|KP_state\" will be implemented as a safe state machine." {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 41 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1497437442294 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|adc_mic_lcd\|config_shift_register:mem4\|KP_state " "State machine \"\|adc_mic_lcd\|config_shift_register:mem4\|KP_state\" will be implemented as a safe state machine." {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 41 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1497437442295 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MAX10_ADC:madc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MAX10_ADC:madc\|Div0\"" {  } { { "V/MAX10_ADC.v" "Div0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437442600 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1497437442600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAX10_ADC:madc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MAX10_ADC:madc\|lpm_divide:Div0\"" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437442655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAX10_ADC:madc\|lpm_divide:Div0 " "Instantiated megafunction \"MAX10_ADC:madc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437442655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437442655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437442655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497437442655 ""}  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497437442655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437442705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437442705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437442729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437442729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437442764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437442764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437442849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437442849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497437442914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437442914 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1497437443467 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDIO_RESET_n " "Inserted always-enabled tri-state buffer between \"AUDIO_RESET_n\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497437443643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDIO_SDA_MOSI " "Inserted always-enabled tri-state buffer between \"AUDIO_SDA_MOSI\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497437443643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DAC_DATA " "Inserted always-enabled tri-state buffer between \"DAC_DATA\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497437443643 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1497437443643 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_BCLK " "bidirectional pin \"AUDIO_BCLK\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497437443643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_WCLK " "bidirectional pin \"AUDIO_WCLK\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497437443643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MTL2_I2C_SDA " "bidirectional pin \"MTL2_I2C_SDA\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497437443643 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1497437443643 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AUDIO_GPIO_MFP5 VCC pin " "The pin \"AUDIO_GPIO_MFP5\" is fed by VCC" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 35 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1497437443643 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1497437443643 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 82 -1 0 } } { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 6 -1 0 } } { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 38 -1 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 715 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1497437443665 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1497437443665 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "I2S_ASSESS:i2s\|rAUDIO_WCLK I2S_ASSESS:i2s\|rAUDIO_WCLK~_emulated I2S_ASSESS:i2s\|rAUDIO_WCLK~1 " "Register \"I2S_ASSESS:i2s\|rAUDIO_WCLK\" is converted into an equivalent circuit using register \"I2S_ASSESS:i2s\|rAUDIO_WCLK~_emulated\" and latch \"I2S_ASSESS:i2s\|rAUDIO_WCLK~1\"" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497437443665 "|adc_mic_lcd|I2S_ASSESS:i2s|rAUDIO_WCLK"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "I2S_ASSESS:i2s\|rAUDIO_BCLK I2S_ASSESS:i2s\|rAUDIO_BCLK~_emulated I2S_ASSESS:i2s\|rAUDIO_BCLK~1 " "Register \"I2S_ASSESS:i2s\|rAUDIO_BCLK\" is converted into an equivalent circuit using register \"I2S_ASSESS:i2s\|rAUDIO_BCLK~_emulated\" and latch \"I2S_ASSESS:i2s\|rAUDIO_BCLK~1\"" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497437443665 "|adc_mic_lcd|I2S_ASSESS:i2s|rAUDIO_BCLK"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1497437443665 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDIO_GPIO_MFP5~synth " "Node \"AUDIO_GPIO_MFP5~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437444346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDIO_RESET_n~synth " "Node \"AUDIO_RESET_n~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437444346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDIO_SDA_MOSI~synth " "Node \"AUDIO_SDA_MOSI~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437444346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DAC_DATA~synth " "Node \"DAC_DATA~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437444346 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497437444346 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SPI_SELECT VCC " "Pin \"AUDIO_SPI_SELECT\" is stuck at VCC" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|AUDIO_SPI_SELECT"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2_B\[4\] GND " "Pin \"MTL2_B\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|MTL2_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2_B\[7\] GND " "Pin \"MTL2_B\[7\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|MTL2_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL2_I2C_SCL GND " "Pin \"MTL2_I2C_SCL\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|MTL2_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497437444347 "|adc_mic_lcd|GPIO[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497437444347 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1547 " "1547 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1497437445083 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1fr1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 193 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 160 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437445112 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"config_shift_register:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1fr1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 193 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 149 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437445114 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "config_shift_register:mem1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"config_shift_register:mem1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1fr1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 193 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 171 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437445115 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "config_shift_register:mem3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"config_shift_register:mem3\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1fr1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 193 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 193 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437445117 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "config_shift_register:mem2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"config_shift_register:mem2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1fr1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 193 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 182 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437445118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437445787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497437447375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497437447375 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 272 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1497437447685 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437448019 "|adc_mic_lcd|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437448019 "|adc_mic_lcd|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_DOUT_MFP2 " "No output dependent on input pin \"AUDIO_DOUT_MFP2\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437448019 "|adc_mic_lcd|AUDIO_DOUT_MFP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_MISO_MFP4 " "No output dependent on input pin \"AUDIO_MISO_MFP4\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437448019 "|adc_mic_lcd|AUDIO_MISO_MFP4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MTL2_INT " "No output dependent on input pin \"MTL2_INT\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497437448019 "|adc_mic_lcd|MTL2_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497437448019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5261 " "Implemented 5261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497437448020 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497437448020 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1497437448020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4960 " "Implemented 4960 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497437448020 ""} { "Info" "ICUT_CUT_TM_RAMS" "194 " "Implemented 194 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1497437448020 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1497437448020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497437448020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497437448159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 12:50:48 2017 " "Processing ended: Wed Jun 14 12:50:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497437448159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497437448159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497437448159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497437448159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1497437449539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497437449544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 12:50:49 2017 " "Processing started: Wed Jun 14 12:50:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497437449544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497437449544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497437449544 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1497437449659 ""}
{ "Info" "0" "" "Project  = adc_mic_lcd" {  } {  } 0 0 "Project  = adc_mic_lcd" 0 0 "Fitter" 0 0 1497437449659 ""}
{ "Info" "0" "" "Revision = adc_mic_lcd" {  } {  } 0 0 "Revision = adc_mic_lcd" 0 0 "Fitter" 0 0 1497437449659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1497437449884 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1497437449884 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1497437449884 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adc_mic_lcd 10M50DAF484I7G " "Selected device 10M50DAF484I7G for design \"adc_mic_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497437449944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497437449994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497437449994 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 115 117 0 0 " "Implementing clock multiplication of 115, clock division of 117, and phase shift of 0 degrees (0 ps) for AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1497437450069 ""}  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497437450069 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] 33 50 0 0 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1497437450074 ""}  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497437450074 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[0\] port" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1497437450074 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[1\] port" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 928 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1497437450074 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497437450074 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7 " "The input clock frequency specification of PLL \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7 0 AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 0 50.0 MHz 49.1 MHz " "Input port inclk\[0\] of PLL \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7\" and its source clk\[0\] (the output port of PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 49.1 MHz respectively" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 271 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 40 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } } { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 272 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1497437450289 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 271 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 40 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1497437450289 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497437450324 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497437450334 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497437450559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497437450559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497437450559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497437450559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497437450559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C7G " "Device 10M50DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497437450559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497437450559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497437450559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497437450559 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497437450559 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450574 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497437450574 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1497437450574 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1497437450579 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1497437450579 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1497437450579 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497437450579 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497437450579 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497437450584 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1497437451152 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 115 117 0 0 " "Implementing clock multiplication of 115, clock division of 117, and phase shift of 0 degrees (0 ps) for AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1497437451790 ""}  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497437451790 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[0\] port" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1497437451804 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[1\] port" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 928 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1497437451804 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497437451804 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1497437453091 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497437453101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497437453101 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497437453101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497437453101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497437453101 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1497437453101 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497437453126 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497437453136 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497437453205 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497437453209 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PP\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PP\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497437453209 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497437453209 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497437453209 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1497437453209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1497437453209 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY_n " "Node: RESET_DELAY_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 RESET_DELAY_n " "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 is being clocked by RESET_DELAY_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437453232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497437453232 "|adc_mic_lcd|RESET_DELAY_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_WCLK " "Node: AUDIO_WCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_shift_register:mem2\|filter:filt0\|reg_q\[0\] AUDIO_WCLK " "Register config_shift_register:mem2\|filter:filt0\|reg_q\[0\] is being clocked by AUDIO_WCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437453232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497437453232 "|adc_mic_lcd|AUDIO_WCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437453232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497437453232 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[0\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[0\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437453232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497437453232 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a15~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a15~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437453232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497437453232 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497437453235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497437453235 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1497437453235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1497437453287 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497437453297 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497437453297 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1497437453297 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1497437453298 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.347 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " "  20.347 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 101.739 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " " 101.739 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK3_50 " "  20.000 MAX10_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.347 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.347 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  30.303 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497437453298 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1497437453298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453834 ""}  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453834 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Destination node AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453834 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497437453834 ""}  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453835 ""}  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY_n " "Destination node RESET_DELAY_n" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1870 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497437453835 ""}  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 16103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453835 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 15643 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_SPI_CTL_RD:u1\|CLK_1M  " "Automatically promoted node AUDIO_SPI_CTL_RD:u1\|CLK_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SPI_CTL_RD:u1\|CLK_1M~0 " "Destination node AUDIO_SPI_CTL_RD:u1\|CLK_1M~0" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 5819 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Destination node AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497437453835 ""}  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC16:dac1\|SYS_CLK  " "Automatically promoted node DAC16:dac1\|SYS_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC16:dac1\|SYS_CLK~0 " "Destination node DAC16:dac1\|SYS_CLK~0" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 10584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497437453835 ""}  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 823 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2S_ASSESS:i2s\|SAMPLE_TR  " "Automatically promoted node I2S_ASSESS:i2s\|SAMPLE_TR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[0\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[0\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1077 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[1\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[1\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1076 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[2\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[2\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1075 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[3\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[3\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1074 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[4\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[4\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1073 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[5\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[5\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1072 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[6\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[6\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1071 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[7\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[7\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1070 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[8\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[8\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1069 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_ASSESS:i2s\|WCLK_CNT\[9\] " "Destination node I2S_ASSESS:i2s\|WCLK_CNT\[9\]" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1068 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1497437453835 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497437453835 ""}  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1078 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_SPI_CTL_RD:u1\|ROM_CK  " "Automatically promoted node AUDIO_SPI_CTL_RD:u1\|ROM_CK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SPI_CTL_RD:u1\|Selector0~0 " "Destination node AUDIO_SPI_CTL_RD:u1\|Selector0~0" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 7499 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497437453836 ""}  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY_n  " "Automatically promoted node RESET_DELAY_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[3\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[3\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[4\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[4\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[5\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[5\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[6\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[6\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[7\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[7\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[8\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[8\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[9\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[9\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[10\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[10\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[11\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[11\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "config_shift_register:mem0\|filter:filt0\|reg_div8\[12\] " "Destination node config_shift_register:mem0\|filter:filt0\|reg_div8\[12\]" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497437453836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1497437453836 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497437453836 ""}  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1870 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497437453836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497437455130 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497437455144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497437455145 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497437455161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497437455187 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497437455214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497437455214 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497437455229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497437455520 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Block RAM " "Packed 18 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1497437455533 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497437455533 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 clk\[0\] AUDIO_MCLK~output " "PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUDIO_MCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 272 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 36 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1497437455744 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 clk\[0\] MTL2_DCLK~output " "PLL \"PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"MTL2_DCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 315 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 53 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1497437455757 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7 0 " "PLL \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7 driven by AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\|pll7\" is driven by AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 271 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 40 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } } { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 272 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1497437455772 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 271 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 40 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 250 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1497437455772 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1497437456391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1497437456391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1497437456391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1497437456391 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1497437456391 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497437456391 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1497437456416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497437458582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497437459744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497437459851 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497437467854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497437467854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497437469545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1497437474160 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497437474160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1497437478572 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497437478572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497437478577 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.11 " "Total time spent on timing analysis during the Fitter is 3.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1497437478927 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497437478987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497437480900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497437480900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497437483338 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497437485160 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1497437486210 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 MAX 10 " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL M9 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL2_INT 3.3-V LVTTL R10 " "Pin MTL2_INT uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MTL2_INT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_INT" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL2_I2C_SDA 3.3-V LVTTL P10 " "Pin MTL2_I2C_SDA uses I/O standard 3.3-V LVTTL at P10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MTL2_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SDA" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497437486770 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1497437486770 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MTL2_I2C_SDA a permanently disabled " "Pin MTL2_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MTL2_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SDA" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_BCLK a permanently disabled " "Pin AUDIO_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_GPIO_MFP5 a permanently enabled " "Pin AUDIO_GPIO_MFP5 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_GPIO_MFP5 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_RESET_n a permanently enabled " "Pin AUDIO_RESET_n has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_RESET_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA_MOSI a permanently enabled " "Pin AUDIO_SDA_MOSI has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_SDA_MOSI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_WCLK a permanently disabled " "Pin AUDIO_WCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_WCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497437486770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently enabled " "Pin DAC_DATA has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497437486770 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1497437486770 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1497437486770 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.fit.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497437487200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1897 " "Peak virtual memory: 1897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497437488716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 12:51:28 2017 " "Processing ended: Wed Jun 14 12:51:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497437488716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497437488716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497437488716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497437488716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497437489839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497437489844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 12:51:29 2017 " "Processing started: Wed Jun 14 12:51:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497437489844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1497437489844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1497437489844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1497437490330 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1497437492990 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1497437493145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497437494212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 12:51:34 2017 " "Processing ended: Wed Jun 14 12:51:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497437494212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497437494212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497437494212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1497437494212 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1497437494834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1497437495498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497437495503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 12:51:35 2017 " "Processing started: Wed Jun 14 12:51:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497437495503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437495503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adc_mic_lcd -c adc_mic_lcd " "Command: quartus_sta adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437495503 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1497437495619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437495959 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437495959 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437495959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496004 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496461 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497437496632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497437496632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497437496632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497437496632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497437496632 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496632 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496659 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496672 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496742 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 117 -multiply_by 115 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497437496747 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PP\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PP\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497437496747 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497437496747 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{madc\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497437496747 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496747 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY_n " "Node: RESET_DELAY_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 RESET_DELAY_n " "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 is being clocked by RESET_DELAY_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437496772 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496772 "|adc_mic_lcd|RESET_DELAY_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_WCLK " "Node: AUDIO_WCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_shift_register:mem2\|filter:filt0\|reg_q\[0\] AUDIO_WCLK " "Register config_shift_register:mem2\|filter:filt0\|reg_q\[0\] is being clocked by AUDIO_WCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437496777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496777 "|adc_mic_lcd|AUDIO_WCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437496777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496777 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[0\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[0\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437496777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496777 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437496777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496777 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497437496777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497437496777 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496815 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497437496825 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497437496825 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496825 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1497437496825 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497437496850 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1497437496875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.861 " "Worst-case setup slack is -8.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.861             -61.247 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   -8.861             -61.247 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.232            -231.609 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.232            -231.609 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.166               0.000 MAX10_CLK1_50  " "   13.166               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.441               0.000 MAX10_CLK2_50  " "   15.441               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.591               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   25.591               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.557               0.000 altera_reserved_tck  " "   44.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.275 " "Worst-case hold slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 altera_reserved_tck  " "    0.275               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.324               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.330               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.347               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 MAX10_CLK1_50  " "    0.452               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 MAX10_CLK2_50  " "    0.645               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.873 " "Worst-case recovery slack is -7.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.873            -167.278 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.873            -167.278 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.529            -193.592 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.529            -193.592 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.948               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   17.948               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.527               0.000 altera_reserved_tck  " "   97.527               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.973 " "Worst-case removal slack is 0.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.973               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.083               0.000 altera_reserved_tck  " "    1.083               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.823               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.823               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.939               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.939               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.628 " "Worst-case minimum pulse width slack is 9.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628               0.000 MAX10_CLK1_50  " "    9.628               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.638               0.000 MAX10_CLK2_50  " "    9.638               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.892               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    9.892               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.892               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.892               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.944               0.000 MAX10_CLK3_50  " "    9.944               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.863               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.863               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.444               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   45.444               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437496945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496945 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.049 ns " "Worst Case Available Settling Time: 34.049 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437496980 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437496980 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497437497020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437497060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437499718 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY_n " "Node: RESET_DELAY_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 RESET_DELAY_n " "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 is being clocked by RESET_DELAY_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500028 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500028 "|adc_mic_lcd|RESET_DELAY_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_WCLK " "Node: AUDIO_WCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_shift_register:mem2\|filter:filt0\|reg_q\[0\] AUDIO_WCLK " "Register config_shift_register:mem2\|filter:filt0\|reg_q\[0\] is being clocked by AUDIO_WCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500028 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500028 "|adc_mic_lcd|AUDIO_WCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500028 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500028 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[0\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[0\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500028 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500028 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500033 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497437500033 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497437500033 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500033 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500033 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497437500038 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497437500038 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500038 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.819 " "Worst-case setup slack is -7.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.819             -53.912 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   -7.819             -53.912 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.346            -201.961 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.346            -201.961 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.698               0.000 MAX10_CLK1_50  " "   13.698               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.794               0.000 MAX10_CLK2_50  " "   15.794               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.906               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   25.906               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.017               0.000 altera_reserved_tck  " "   45.017               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 altera_reserved_tck  " "    0.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.291               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.296               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.311               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 MAX10_CLK1_50  " "    0.419               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 MAX10_CLK2_50  " "    0.597               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.883 " "Worst-case recovery slack is -6.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.883            -145.973 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.883            -145.973 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.509            -167.258 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.509            -167.258 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.108               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   18.108               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.694               0.000 altera_reserved_tck  " "   97.694               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.899 " "Worst-case removal slack is 0.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.899               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 altera_reserved_tck  " "    1.000               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.053               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.053               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.128               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.128               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.581 " "Worst-case minimum pulse width slack is 9.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.581               0.000 MAX10_CLK2_50  " "    9.581               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.620               0.000 MAX10_CLK1_50  " "    9.620               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.883               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.883               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.885               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    9.885               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.930               0.000 MAX10_CLK3_50  " "    9.930               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.849               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.849               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.500               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   45.500               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.555               0.000 altera_reserved_tck  " "   49.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500130 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.608 ns " "Worst Case Available Settling Time: 34.608 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500160 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500160 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497437500170 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY_n " "Node: RESET_DELAY_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 RESET_DELAY_n " "Latch I2S_ASSESS:i2s\|rAUDIO_BCLK~1 is being clocked by RESET_DELAY_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500481 "|adc_mic_lcd|RESET_DELAY_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_WCLK " "Node: AUDIO_WCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register config_shift_register:mem2\|filter:filt0\|reg_q\[0\] AUDIO_WCLK " "Register config_shift_register:mem2\|filter:filt0\|reg_q\[0\] is being clocked by AUDIO_WCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500481 "|adc_mic_lcd|AUDIO_WCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Node: AUDIO_SPI_CTL_RD:u1\|CLK_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] AUDIO_SPI_CTL_RD:u1\|CLK_1M " "Register AUDIO_SPI_CTL_RD:u1\|COUNTER\[0\] is being clocked by AUDIO_SPI_CTL_RD:u1\|CLK_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500481 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|CLK_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC16:dac1\|SYS_CLK " "Node: DAC16:dac1\|SYS_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DAC16:dac1\|DELAY\[0\] DAC16:dac1\|SYS_CLK " "Register DAC16:dac1\|DELAY\[0\] is being clocked by DAC16:dac1\|SYS_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500481 "|adc_mic_lcd|DAC16:dac1|SYS_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Node: AUDIO_SPI_CTL_RD:u1\|ROM_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 AUDIO_SPI_CTL_RD:u1\|ROM_CK " "Register AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by AUDIO_SPI_CTL_RD:u1\|ROM_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497437500481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500481 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|ROM_CK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497437500481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: madc\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497437500481 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500486 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497437500492 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] with master clock period: 20.347 found on PLL node: madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1497437500492 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.941 " "Worst-case setup slack is -3.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.941             -26.590 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   -3.941             -26.590 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.203            -103.105 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.203            -103.105 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.679               0.000 MAX10_CLK1_50  " "   16.679               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.023               0.000 MAX10_CLK2_50  " "   18.023               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.232               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.232               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.978               0.000 altera_reserved_tck  " "   47.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 altera_reserved_tck  " "    0.103               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.141               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.145               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.151               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 MAX10_CLK1_50  " "    0.174               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 MAX10_CLK2_50  " "    0.250               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.746 " "Worst-case recovery slack is -3.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.746             -79.863 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.746             -79.863 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.230             -83.056 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.230             -83.056 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.203               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.203               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.801               0.000 altera_reserved_tck  " "   98.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.423 " "Worst-case removal slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.423               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 altera_reserved_tck  " "    0.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.577               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.577               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.633               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.633               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.329 " "Worst-case minimum pulse width slack is 9.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.329               0.000 MAX10_CLK1_50  " "    9.329               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.330               0.000 MAX10_CLK2_50  " "    9.330               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.923               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.923               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.929               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    9.929               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.974               0.000 MAX10_CLK3_50  " "    9.974               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.876               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.876               0.000 PP\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.772               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   45.772               0.000 madc\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.390               0.000 altera_reserved_tck  " "   49.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497437500558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500558 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.815 ns " "Worst Case Available Settling Time: 37.815 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497437500593 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437500593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437501868 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437501873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497437502017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 12:51:42 2017 " "Processing ended: Wed Jun 14 12:51:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497437502017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497437502017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497437502017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437502017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497437503118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497437503123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 12:51:42 2017 " "Processing started: Wed Jun 14 12:51:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497437503123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1497437503123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1497437503123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1497437503779 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1497437504357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adc_mic_lcd.vo C:/Users/ben/Documents/GitHub/KPCDASS2017/simulation/modelsim/ simulation " "Generated file adc_mic_lcd.vo in folder \"C:/Users/ben/Documents/GitHub/KPCDASS2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497437505544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497437506647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 12:51:46 2017 " "Processing ended: Wed Jun 14 12:51:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497437506647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497437506647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497437506647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1497437506647 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 159 s " "Quartus Prime Full Compilation was successful. 0 errors, 159 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1497437507274 ""}
