<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="0" showResetDomains="0">
  <columns>
   <connections preferredWidth="79" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1680" height="1010" x="0" y="0" />
 <generation path="D:/intelFPGA_lite/projects/project1" synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
