--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml univ_bin_counter.twx univ_bin_counter.ncd -o
univ_bin_counter.twr univ_bin_counter.pcf

Design file:              univ_bin_counter.ncd
Physical constraint file: univ_bin_counter.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
d<0>        |    0.794(R)|    0.833(R)|clk_BUFGP         |   0.000|
d<1>        |    1.054(R)|    0.626(R)|clk_BUFGP         |   0.000|
d<2>        |    0.868(R)|    0.774(R)|clk_BUFGP         |   0.000|
d<3>        |    1.170(R)|    0.545(R)|clk_BUFGP         |   0.000|
d<4>        |    0.931(R)|    0.777(R)|clk_BUFGP         |   0.000|
d<5>        |    0.705(R)|    0.904(R)|clk_BUFGP         |   0.000|
d<6>        |    2.833(R)|   -0.389(R)|clk_BUFGP         |   0.000|
d<7>        |    3.742(R)|   -0.696(R)|clk_BUFGP         |   0.000|
en          |    4.884(R)|    0.053(R)|clk_BUFGP         |   0.000|
load        |    3.990(R)|    0.348(R)|clk_BUFGP         |   0.000|
syn_clr     |    4.613(R)|    0.420(R)|clk_BUFGP         |   0.000|
up          |    5.073(R)|    0.132(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
max_tick    |   12.298(R)|clk_BUFGP         |   0.000|
min_tick    |   12.121(R)|clk_BUFGP         |   0.000|
q<0>        |   10.063(R)|clk_BUFGP         |   0.000|
q<1>        |    9.707(R)|clk_BUFGP         |   0.000|
q<2>        |    9.175(R)|clk_BUFGP         |   0.000|
q<3>        |    9.961(R)|clk_BUFGP         |   0.000|
q<4>        |    9.704(R)|clk_BUFGP         |   0.000|
q<5>        |    9.671(R)|clk_BUFGP         |   0.000|
q<6>        |    9.153(R)|clk_BUFGP         |   0.000|
q<7>        |    8.457(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.959|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb 07 09:12:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



