###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       149536   # Number of WRITE/WRITEP commands
num_reads_done                 =       464570   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       375007   # Number of read row buffer hits
num_read_cmds                  =       464570   # Number of READ/READP commands
num_writes_done                =       149553   # Number of read requests issued
num_write_row_hits             =       104089   # Number of write row buffer hits
num_act_cmds                   =       135391   # Number of ACT commands
num_pre_cmds                   =       135364   # Number of PRE commands
num_ondemand_pres              =       113358   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9451041   # Cyles of rank active rank.0
rank_active_cycles.1           =      9146600   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       548959   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       853400   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       565115   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6662   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2486   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2193   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          792   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          756   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1227   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2048   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2049   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3445   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        27351   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          471   # Write cmd latency (cycles)
write_latency[40-59]           =         1019   # Write cmd latency (cycles)
write_latency[60-79]           =         2536   # Write cmd latency (cycles)
write_latency[80-99]           =         4732   # Write cmd latency (cycles)
write_latency[100-119]         =         6697   # Write cmd latency (cycles)
write_latency[120-139]         =         9972   # Write cmd latency (cycles)
write_latency[140-159]         =        10489   # Write cmd latency (cycles)
write_latency[160-179]         =        10720   # Write cmd latency (cycles)
write_latency[180-199]         =        10509   # Write cmd latency (cycles)
write_latency[200-]            =        92381   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       226684   # Read request latency (cycles)
read_latency[40-59]            =        69089   # Read request latency (cycles)
read_latency[60-79]            =        65438   # Read request latency (cycles)
read_latency[80-99]            =        19191   # Read request latency (cycles)
read_latency[100-119]          =        13567   # Read request latency (cycles)
read_latency[120-139]          =        11274   # Read request latency (cycles)
read_latency[140-159]          =         7007   # Read request latency (cycles)
read_latency[160-179]          =         5550   # Read request latency (cycles)
read_latency[180-199]          =         4476   # Read request latency (cycles)
read_latency[200-]             =        42293   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.46484e+08   # Write energy
read_energy                    =  1.87315e+09   # Read energy
act_energy                     =   3.7043e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    2.635e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.09632e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89745e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70748e+09   # Active standby energy rank.1
average_read_latency           =      83.9849   # Average read request latency (cycles)
average_interarrival           =      16.2833   # Average request interarrival latency (cycles)
total_energy                   =  1.59728e+10   # Total energy (pJ)
average_power                  =      1597.28   # Average power (mW)
average_bandwidth              =      5.24052   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       191746   # Number of WRITE/WRITEP commands
num_reads_done                 =       515693   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       405809   # Number of read row buffer hits
num_read_cmds                  =       515697   # Number of READ/READP commands
num_writes_done                =       191775   # Number of read requests issued
num_write_row_hits             =       139218   # Number of write row buffer hits
num_act_cmds                   =       162974   # Number of ACT commands
num_pre_cmds                   =       162949   # Number of PRE commands
num_ondemand_pres              =       140098   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9313690   # Cyles of rank active rank.0
rank_active_cycles.1           =      9210599   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       686310   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       789401   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       661332   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4019   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2412   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2162   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          779   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          767   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1181   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2099   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2056   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3454   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        27215   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          501   # Write cmd latency (cycles)
write_latency[40-59]           =          877   # Write cmd latency (cycles)
write_latency[60-79]           =         2294   # Write cmd latency (cycles)
write_latency[80-99]           =         5132   # Write cmd latency (cycles)
write_latency[100-119]         =         7697   # Write cmd latency (cycles)
write_latency[120-139]         =        11195   # Write cmd latency (cycles)
write_latency[140-159]         =        12540   # Write cmd latency (cycles)
write_latency[160-179]         =        13275   # Write cmd latency (cycles)
write_latency[180-199]         =        13095   # Write cmd latency (cycles)
write_latency[200-]            =       125127   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       222472   # Read request latency (cycles)
read_latency[40-59]            =        73773   # Read request latency (cycles)
read_latency[60-79]            =        78220   # Read request latency (cycles)
read_latency[80-99]            =        25950   # Read request latency (cycles)
read_latency[100-119]          =        18743   # Read request latency (cycles)
read_latency[120-139]          =        14708   # Read request latency (cycles)
read_latency[140-159]          =         9003   # Read request latency (cycles)
read_latency[160-179]          =         7146   # Read request latency (cycles)
read_latency[180-199]          =         5774   # Read request latency (cycles)
read_latency[200-]             =        59903   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.57196e+08   # Write energy
read_energy                    =  2.07929e+09   # Read energy
act_energy                     =  4.45897e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.29429e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.78912e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81174e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74741e+09   # Active standby energy rank.1
average_read_latency           =      102.879   # Average read request latency (cycles)
average_interarrival           =      14.1347   # Average request interarrival latency (cycles)
total_energy                   =  1.64545e+10   # Total energy (pJ)
average_power                  =      1645.45   # Average power (mW)
average_bandwidth              =      6.03706   # Average bandwidth
