TimeQuest Timing Analyzer report for dds_in
Sat Oct 22 09:24:47 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; dds_in                                                             ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 245.88 MHz ; 238.04 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.933 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.378 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                  ; 9.934 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.933 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.987      ;
; 0.950 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.321      ; 4.419      ;
; 1.002 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.322      ; 4.368      ;
; 1.079 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.841      ;
; 1.109 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.811      ;
; 1.126 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.324      ; 4.246      ;
; 1.134 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.341      ; 4.255      ;
; 1.191 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.340      ; 4.197      ;
; 1.196 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.724      ;
; 1.215 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.331      ; 4.164      ;
; 1.225 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.695      ;
; 1.225 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.310      ; 4.133      ;
; 1.231 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.689      ;
; 1.240 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.314      ; 4.122      ;
; 1.255 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.665      ;
; 1.261 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.659      ;
; 1.264 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.323      ; 4.107      ;
; 1.278 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.335      ; 4.105      ;
; 1.322 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.320      ; 4.046      ;
; 1.327 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.593      ;
; 1.338 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.321      ; 4.031      ;
; 1.342 ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.578      ;
; 1.342 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.578      ;
; 1.364 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 3.428      ;
; 1.365 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.123     ; 3.428      ;
; 1.365 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.123     ; 3.428      ;
; 1.365 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.123     ; 3.428      ;
; 1.365 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.123     ; 3.428      ;
; 1.365 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.123     ; 3.428      ;
; 1.365 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.123     ; 3.428      ;
; 1.365 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.123     ; 3.428      ;
; 1.365 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.123     ; 3.428      ;
; 1.365 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.123     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.366 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.122     ; 3.428      ;
; 1.367 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.121     ; 3.428      ;
; 1.367 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.121     ; 3.428      ;
; 1.371 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[25]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.549      ;
; 1.377 ; dds_in:dds_in_0|fre_add[7]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.543      ;
; 1.377 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.543      ;
; 1.390 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.322      ; 3.980      ;
; 1.401 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.519      ;
; 1.407 ; dds_in:dds_in_0|fre_add[7]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.513      ;
; 1.407 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.513      ;
; 1.410 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.321      ; 3.959      ;
; 1.429 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.309      ; 3.928      ;
; 1.450 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.323      ; 3.921      ;
; 1.471 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.340      ; 3.917      ;
; 1.472 ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.448      ;
; 1.473 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.447      ;
; 1.485 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 3.897      ;
; 1.488 ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.432      ;
; 1.488 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.432      ;
; 1.491 ; dds_in:dds_in_0|fre_add[8]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.429      ;
; 1.495 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.331      ; 3.884      ;
; 1.505 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.310      ; 3.853      ;
; 1.514 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.324      ; 3.858      ;
; 1.515 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.329      ; 3.862      ;
; 1.517 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[23]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.403      ;
; 1.519 ; dds_in:dds_in_0|fre_add[9]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.401      ;
; 1.522 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.341      ; 3.867      ;
; 1.523 ; dds_in:dds_in_0|fre_add[7]                                                                                                   ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.397      ;
; 1.523 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.397      ;
; 1.525 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.314      ; 3.837      ;
; 1.547 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[24]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.373      ;
; 1.549 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.323      ; 3.822      ;
; 1.549 ; dds_in:dds_in_0|fre_add[9]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.371      ;
; 1.553 ; dds_in:dds_in_0|fre_add[7]                                                                                                   ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.367      ;
; 1.553 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.367      ;
; 1.555 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.324      ; 3.817      ;
; 1.563 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.335      ; 3.820      ;
; 1.566 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.304      ; 3.786      ;
; 1.605 ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.314      ; 3.757      ;
; 1.610 ; dds_in:dds_in_0|fre_add[8]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.310      ;
; 1.616 ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.321      ; 3.753      ;
; 1.616 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.330      ; 3.762      ;
; 1.618 ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.302      ;
; 1.619 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.301      ;
; 1.622 ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.321      ; 3.747      ;
; 1.624 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.305      ; 3.729      ;
; 1.625 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.324      ; 3.747      ;
; 1.633 ; dds_in:dds_in_0|fre_add[10]                                                                                                  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.287      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.378 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.115      ;
; 0.465 ; dds_in:dds_in_0|fre_add[3]                                                                                   ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.487 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.219      ;
; 0.501 ; dds_in:dds_in_0|rom_adder[6]                                                                                 ; dds_in:dds_in_0|rom_reg[6]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; dds_in:dds_in_0|rom_adder[5]                                                                                 ; dds_in:dds_in_0|rom_reg[5]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; dds_in:dds_in_0|rom_adder[2]                                                                                 ; dds_in:dds_in_0|rom_reg[2]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; dds_in:dds_in_0|rom_adder[12]                                                                                ; dds_in:dds_in_0|rom_reg[12]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; dds_in:dds_in_0|rom_adder[13]                                                                                ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; dds_in:dds_in_0|rom_adder[8]                                                                                 ; dds_in:dds_in_0|rom_reg[8]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; dds_in:dds_in_0|rom_adder[4]                                                                                 ; dds_in:dds_in_0|rom_reg[4]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; dds_in:dds_in_0|rom_adder[3]                                                                                 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; dds_in:dds_in_0|rom_adder[11]                                                                                ; dds_in:dds_in_0|rom_reg[11]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; dds_in:dds_in_0|rom_adder[9]                                                                                 ; dds_in:dds_in_0|rom_reg[9]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; dds_in:dds_in_0|rom_adder[7]                                                                                 ; dds_in:dds_in_0|rom_reg[7]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.512 ; dds_in:dds_in_0|fre_add[18]                                                                                  ; dds_in:dds_in_0|rom_adder[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.534 ; dds_in:dds_in_0|rom_reg[14]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.633 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.370      ;
; 0.640 ; dds_in:dds_in_0|rom_adder[1]                                                                                 ; dds_in:dds_in_0|rom_reg[1]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.641 ; dds_in:dds_in_0|rom_adder[10]                                                                                ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.644 ; dds_in:dds_in_0|rom_adder[14]                                                                                ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.653 ; dds_in:dds_in_0|fre_add[17]                                                                                  ; dds_in:dds_in_0|rom_adder[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.946      ;
; 0.696 ; dds_in:dds_in_0|rom_reg[7]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.433      ;
; 0.698 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[0] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|out_address_reg_a[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.704 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.459      ;
; 0.712 ; dds_in:dds_in_0|rom_reg[9]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.458      ;
; 0.716 ; dds_in:dds_in_0|rom_reg[12]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.462      ;
; 0.717 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.472      ;
; 0.731 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.468      ;
; 0.731 ; dds_in:dds_in_0|rom_reg[11]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.465      ;
; 0.735 ; dds_in:dds_in_0|fre_add[5]                                                                                   ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; dds_in:dds_in_0|fre_add[13]                                                                                  ; dds_in:dds_in_0|fre_add[13]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; dds_in:dds_in_0|fre_add[6]                                                                                   ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; dds_in:dds_in_0|fre_add[14]                                                                                  ; dds_in:dds_in_0|fre_add[14]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; dds_in:dds_in_0|fre_add[7]                                                                                   ; dds_in:dds_in_0|fre_add[7]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; dds_in:dds_in_0|fre_add[8]                                                                                   ; dds_in:dds_in_0|fre_add[8]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; dds_in:dds_in_0|fre_add[9]                                                                                   ; dds_in:dds_in_0|fre_add[9]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; dds_in:dds_in_0|fre_add[10]                                                                                  ; dds_in:dds_in_0|fre_add[10]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; dds_in:dds_in_0|fre_add[15]                                                                                  ; dds_in:dds_in_0|fre_add[15]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; dds_in:dds_in_0|fre_add[16]                                                                                  ; dds_in:dds_in_0|fre_add[16]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; dds_in:dds_in_0|fre_add[11]                                                                                  ; dds_in:dds_in_0|fre_add[11]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; dds_in:dds_in_0|fre_add[12]                                                                                  ; dds_in:dds_in_0|fre_add[12]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; dds_in:dds_in_0|fre_add[17]                                                                                  ; dds_in:dds_in_0|fre_add[17]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.744 ; dds_in:dds_in_0|fre_add[18]                                                                                  ; dds_in:dds_in_0|fre_add[18]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.752 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.507      ;
; 0.756 ; dds_in:dds_in_0|fre_add[4]                                                                                   ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.761 ; dds_in:dds_in_0|fre_add[21]                                                                                  ; dds_in:dds_in_0|fre_add[21]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; dds_in:dds_in_0|fre_add[22]                                                                                  ; dds_in:dds_in_0|fre_add[22]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; dds_in:dds_in_0|fre_add[29]                                                                                  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; dds_in:dds_in_0|fre_add[19]                                                                                  ; dds_in:dds_in_0|fre_add[19]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; dds_in:dds_in_0|fre_add[20]                                                                                  ; dds_in:dds_in_0|fre_add[20]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; dds_in:dds_in_0|fre_add[23]                                                                                  ; dds_in:dds_in_0|fre_add[23]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; dds_in:dds_in_0|fre_add[24]                                                                                  ; dds_in:dds_in_0|fre_add[24]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; dds_in:dds_in_0|fre_add[25]                                                                                  ; dds_in:dds_in_0|fre_add[25]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; dds_in:dds_in_0|fre_add[26]                                                                                  ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; dds_in:dds_in_0|fre_add[31]                                                                                  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; dds_in:dds_in_0|fre_add[27]                                                                                  ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; dds_in:dds_in_0|fre_add[28]                                                                                  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; dds_in:dds_in_0|fre_add[30]                                                                                  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.812 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.562      ;
; 0.826 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.576      ;
; 0.831 ; dds_in:dds_in_0|rom_reg[3]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.586      ;
; 0.832 ; dds_in:dds_in_0|rom_reg[2]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.587      ;
; 0.834 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.580      ;
; 0.851 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.583      ;
; 0.856 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.576      ;
; 0.869 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.614      ;
; 0.869 ; dds_in:dds_in_0|rom_adder[0]                                                                                 ; dds_in:dds_in_0|rom_reg[0]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.163      ;
; 0.893 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.628      ;
; 0.904 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.637      ;
; 0.931 ; dds_in:dds_in_0|rom_reg[13]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.224      ;
; 0.976 ; dds_in:dds_in_0|rom_reg[5]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.712      ;
; 0.985 ; dds_in:dds_in_0|fre_add[3]                                                                                   ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.278      ;
; 0.988 ; dds_in:dds_in_0|rom_reg[2]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.724      ;
; 0.989 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.723      ;
; 1.002 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.755      ;
; 1.005 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.739      ;
; 1.008 ; dds_in:dds_in_0|rom_reg[9]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.724      ;
; 1.012 ; dds_in:dds_in_0|rom_reg[5]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.764      ;
; 1.016 ; dds_in:dds_in_0|rom_reg[5]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.771      ;
; 1.024 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.778      ;
; 1.028 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.762      ;
; 1.029 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.751      ;
; 1.031 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.753      ;
; 1.036 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.772      ;
; 1.038 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.790      ;
; 1.040 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.776      ;
; 1.041 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.775      ;
; 1.043 ; dds_in:dds_in_0|rom_reg[11]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.777      ;
; 1.047 ; dds_in:dds_in_0|fre_add[27]                                                                                  ; dds_in:dds_in_0|rom_adder[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.339      ;
; 1.051 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.815      ;
; 1.052 ; dds_in:dds_in_0|fre_add[23]                                                                                  ; dds_in:dds_in_0|rom_adder[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.344      ;
; 1.055 ; dds_in:dds_in_0|fre_add[29]                                                                                  ; dds_in:dds_in_0|rom_adder[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.365      ;
; 1.055 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.807      ;
; 1.055 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.777      ;
; 1.055 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.809      ;
; 1.056 ; dds_in:dds_in_0|fre_add[19]                                                                                  ; dds_in:dds_in_0|rom_adder[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.348      ;
; 1.059 ; dds_in:dds_in_0|rom_reg[7]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.794      ;
; 1.059 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.794      ;
; 1.062 ; dds_in:dds_in_0|rom_reg[11]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.792      ;
; 1.064 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.799      ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9~porta_address_reg0  ;
; 2.222 ; 2.457        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ;
; 2.223 ; 2.458        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ;
; 2.223 ; 2.458        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ;
; 2.223 ; 2.458        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ;
; 2.223 ; 2.458        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29                    ;
; 2.223 ; 2.443        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[11]                                                                                                ;
; 2.223 ; 2.443        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[12]                                                                                                ;
; 2.223 ; 2.443        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[9]                                                                                                 ;
; 2.223 ; 2.443        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[11]                                                                                                  ;
; 2.223 ; 2.443        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[12]                                                                                                  ;
; 2.223 ; 2.443        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[9]                                                                                                   ;
; 2.224 ; 2.459        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1                     ;
; 2.224 ; 2.459        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14~porta_address_reg0 ;
; 2.224 ; 2.459        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19                    ;
; 2.224 ; 2.459        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20                    ;
; 2.224 ; 2.459        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ;
; 2.224 ; 2.459        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4~porta_address_reg0  ;
; 2.225 ; 2.460        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ;
; 2.225 ; 2.460        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14                    ;
; 2.225 ; 2.460        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21                    ;
; 2.225 ; 2.460        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ;
; 2.225 ; 2.460        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ;
; 2.225 ; 2.460        ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4                     ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[10]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[11]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[12]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[13]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[14]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[15]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[16]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[17]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[18]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[19]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[20]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[21]                                                                                                  ;
; 2.226 ; 2.446        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[22]                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; data[*]   ; clk        ; 11.357 ; 11.154 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]  ; clk        ; 9.173  ; 8.849  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]  ; clk        ; 8.584  ; 8.390  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]  ; clk        ; 8.532  ; 8.349  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]  ; clk        ; 11.357 ; 11.154 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]  ; clk        ; 8.705  ; 8.469  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]  ; clk        ; 8.613  ; 8.384  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]  ; clk        ; 9.431  ; 9.285  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]  ; clk        ; 8.604  ; 8.368  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; data[*]   ; clk        ; 5.187 ; 5.014 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]  ; clk        ; 6.339 ; 6.035 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]  ; clk        ; 6.131 ; 5.931 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]  ; clk        ; 5.871 ; 5.723 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]  ; clk        ; 7.499 ; 7.335 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]  ; clk        ; 6.347 ; 6.118 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]  ; clk        ; 6.007 ; 5.782 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]  ; clk        ; 5.187 ; 5.014 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]  ; clk        ; 5.391 ; 5.202 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 265.11 MHz ; 238.04 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.228 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                  ; 9.943 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.228 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.283      ; 4.094      ;
; 1.280 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.284      ; 4.043      ;
; 1.355 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.575      ;
; 1.384 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.287      ; 3.942      ;
; 1.388 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.302      ; 3.953      ;
; 1.400 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.300      ; 3.939      ;
; 1.428 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.292      ; 3.903      ;
; 1.444 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.284      ; 3.879      ;
; 1.446 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.275      ; 3.868      ;
; 1.453 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.277      ; 3.863      ;
; 1.473 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.285      ; 3.851      ;
; 1.481 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.449      ;
; 1.487 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.295      ; 3.847      ;
; 1.520 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.410      ;
; 1.528 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.282      ; 3.793      ;
; 1.550 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.272      ; 3.761      ;
; 1.565 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.283      ; 3.757      ;
; 1.569 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.284      ; 3.754      ;
; 1.607 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.323      ;
; 1.617 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.284      ; 3.706      ;
; 1.624 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.306      ;
; 1.646 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.284      ;
; 1.676 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.254      ;
; 1.681 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.300      ; 3.658      ;
; 1.695 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 3.119      ;
; 1.695 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 3.119      ;
; 1.695 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 3.119      ;
; 1.695 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 3.119      ;
; 1.695 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 3.119      ;
; 1.695 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 3.119      ;
; 1.695 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.696 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 3.119      ;
; 1.697 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 3.119      ;
; 1.697 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 3.119      ;
; 1.697 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 3.119      ;
; 1.697 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 3.119      ;
; 1.697 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 3.119      ;
; 1.697 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 3.119      ;
; 1.709 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.292      ; 3.622      ;
; 1.715 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.215      ;
; 1.716 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.275      ; 3.598      ;
; 1.721 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.287      ; 3.605      ;
; 1.725 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.302      ; 3.616      ;
; 1.726 ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.280      ; 3.593      ;
; 1.733 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[25]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.197      ;
; 1.734 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.277      ; 3.582      ;
; 1.735 ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.285      ; 3.589      ;
; 1.738 ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.283      ; 3.584      ;
; 1.740 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.293      ; 3.592      ;
; 1.743 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.285      ; 3.581      ;
; 1.750 ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.180      ;
; 1.750 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.180      ;
; 1.754 ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.290      ; 3.575      ;
; 1.757 ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.295      ; 3.577      ;
; 1.760 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.290      ; 3.569      ;
; 1.762 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.168      ;
; 1.772 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.158      ;
; 1.782 ; dds_in:dds_in_0|rom_reg[6]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.280      ; 3.537      ;
; 1.783 ; dds_in:dds_in_0|rom_reg[8]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.280      ; 3.536      ;
; 1.801 ; dds_in:dds_in_0|fre_add[7]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.129      ;
; 1.802 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.128      ;
; 1.803 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.286      ; 3.522      ;
; 1.821 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.268      ; 3.486      ;
; 1.825 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.287      ; 3.501      ;
; 1.827 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.292      ; 3.504      ;
; 1.840 ; dds_in:dds_in_0|fre_add[7]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.090      ;
; 1.841 ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.089      ;
; 1.853 ; dds_in:dds_in_0|rom_reg[6]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.290      ; 3.476      ;
; 1.853 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.280      ; 3.466      ;
; 1.859 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[23]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.071      ;
; 1.866 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.285      ; 3.458      ;
; 1.876 ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.054      ;
; 1.876 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.054      ;
; 1.879 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.269      ; 3.429      ;
; 1.880 ; dds_in:dds_in_0|fre_add[8]                                                                                                   ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.050      ;
; 1.881 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.270      ; 3.428      ;
; 1.888 ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.042      ;
; 1.888 ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.042      ;
; 1.895 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.287      ; 3.431      ;
; 1.896 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.287      ; 3.430      ;
; 1.898 ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; dds_in:dds_in_0|fre_add[24]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.032      ;
; 1.901 ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.287      ; 3.425      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.359 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.014      ;
; 0.417 ; dds_in:dds_in_0|fre_add[3]                                                                                   ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.112      ;
; 0.469 ; dds_in:dds_in_0|rom_adder[6]                                                                                 ; dds_in:dds_in_0|rom_reg[6]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; dds_in:dds_in_0|rom_adder[5]                                                                                 ; dds_in:dds_in_0|rom_reg[5]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; dds_in:dds_in_0|rom_adder[3]                                                                                 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; dds_in:dds_in_0|rom_adder[2]                                                                                 ; dds_in:dds_in_0|rom_reg[2]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; dds_in:dds_in_0|rom_adder[12]                                                                                ; dds_in:dds_in_0|rom_reg[12]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; dds_in:dds_in_0|rom_adder[8]                                                                                 ; dds_in:dds_in_0|rom_reg[8]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; dds_in:dds_in_0|rom_adder[4]                                                                                 ; dds_in:dds_in_0|rom_reg[4]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; dds_in:dds_in_0|rom_adder[11]                                                                                ; dds_in:dds_in_0|rom_reg[11]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; dds_in:dds_in_0|rom_adder[9]                                                                                 ; dds_in:dds_in_0|rom_reg[9]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; dds_in:dds_in_0|rom_adder[13]                                                                                ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; dds_in:dds_in_0|rom_adder[7]                                                                                 ; dds_in:dds_in_0|rom_reg[7]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.482 ; dds_in:dds_in_0|fre_add[18]                                                                                  ; dds_in:dds_in_0|rom_adder[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.498 ; dds_in:dds_in_0|rom_reg[14]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.589 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.244      ;
; 0.598 ; dds_in:dds_in_0|rom_adder[10]                                                                                ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; dds_in:dds_in_0|rom_adder[1]                                                                                 ; dds_in:dds_in_0|rom_reg[1]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.601 ; dds_in:dds_in_0|rom_adder[14]                                                                                ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.611 ; dds_in:dds_in_0|fre_add[17]                                                                                  ; dds_in:dds_in_0|rom_adder[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.878      ;
; 0.641 ; dds_in:dds_in_0|rom_reg[7]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.296      ;
; 0.646 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[0] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|out_address_reg_a[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.652 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.324      ;
; 0.660 ; dds_in:dds_in_0|rom_reg[9]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.325      ;
; 0.664 ; dds_in:dds_in_0|rom_reg[12]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.329      ;
; 0.666 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.338      ;
; 0.677 ; dds_in:dds_in_0|rom_reg[11]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.333      ;
; 0.678 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.333      ;
; 0.684 ; dds_in:dds_in_0|fre_add[5]                                                                                   ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; dds_in:dds_in_0|fre_add[13]                                                                                  ; dds_in:dds_in_0|fre_add[13]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; dds_in:dds_in_0|fre_add[7]                                                                                   ; dds_in:dds_in_0|fre_add[7]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; dds_in:dds_in_0|fre_add[8]                                                                                   ; dds_in:dds_in_0|fre_add[8]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; dds_in:dds_in_0|fre_add[15]                                                                                  ; dds_in:dds_in_0|fre_add[15]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; dds_in:dds_in_0|fre_add[6]                                                                                   ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; dds_in:dds_in_0|fre_add[9]                                                                                   ; dds_in:dds_in_0|fre_add[9]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; dds_in:dds_in_0|fre_add[10]                                                                                  ; dds_in:dds_in_0|fre_add[10]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; dds_in:dds_in_0|fre_add[14]                                                                                  ; dds_in:dds_in_0|fre_add[14]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; dds_in:dds_in_0|fre_add[16]                                                                                  ; dds_in:dds_in_0|fre_add[16]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; dds_in:dds_in_0|fre_add[11]                                                                                  ; dds_in:dds_in_0|fre_add[11]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; dds_in:dds_in_0|fre_add[12]                                                                                  ; dds_in:dds_in_0|fre_add[12]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; dds_in:dds_in_0|fre_add[17]                                                                                  ; dds_in:dds_in_0|fre_add[17]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; dds_in:dds_in_0|fre_add[18]                                                                                  ; dds_in:dds_in_0|fre_add[18]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.697 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.369      ;
; 0.706 ; dds_in:dds_in_0|fre_add[21]                                                                                  ; dds_in:dds_in_0|fre_add[21]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; dds_in:dds_in_0|fre_add[29]                                                                                  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; dds_in:dds_in_0|fre_add[4]                                                                                   ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; dds_in:dds_in_0|fre_add[23]                                                                                  ; dds_in:dds_in_0|fre_add[23]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; dds_in:dds_in_0|fre_add[31]                                                                                  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; dds_in:dds_in_0|fre_add[22]                                                                                  ; dds_in:dds_in_0|fre_add[22]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; dds_in:dds_in_0|fre_add[24]                                                                                  ; dds_in:dds_in_0|fre_add[24]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; dds_in:dds_in_0|fre_add[25]                                                                                  ; dds_in:dds_in_0|fre_add[25]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; dds_in:dds_in_0|fre_add[26]                                                                                  ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; dds_in:dds_in_0|fre_add[19]                                                                                  ; dds_in:dds_in_0|fre_add[19]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; dds_in:dds_in_0|fre_add[20]                                                                                  ; dds_in:dds_in_0|fre_add[20]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; dds_in:dds_in_0|fre_add[27]                                                                                  ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; dds_in:dds_in_0|fre_add[28]                                                                                  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; dds_in:dds_in_0|fre_add[30]                                                                                  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.750 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.418      ;
; 0.763 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.431      ;
; 0.768 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.435      ;
; 0.771 ; dds_in:dds_in_0|rom_reg[3]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.443      ;
; 0.775 ; dds_in:dds_in_0|rom_reg[2]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.447      ;
; 0.781 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.436      ;
; 0.788 ; dds_in:dds_in_0|rom_adder[0]                                                                                 ; dds_in:dds_in_0|rom_reg[0]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.056      ;
; 0.791 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.433      ;
; 0.801 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.467      ;
; 0.824 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.478      ;
; 0.834 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.486      ;
; 0.861 ; dds_in:dds_in_0|rom_reg[13]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.874 ; dds_in:dds_in_0|fre_add[3]                                                                                   ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.141      ;
; 0.898 ; dds_in:dds_in_0|rom_reg[5]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.552      ;
; 0.906 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.562      ;
; 0.912 ; dds_in:dds_in_0|rom_reg[2]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.566      ;
; 0.918 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.588      ;
; 0.922 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.578      ;
; 0.925 ; dds_in:dds_in_0|rom_reg[9]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.565      ;
; 0.930 ; dds_in:dds_in_0|fre_add[27]                                                                                  ; dds_in:dds_in_0|rom_adder[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.197      ;
; 0.932 ; dds_in:dds_in_0|rom_reg[5]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.601      ;
; 0.935 ; dds_in:dds_in_0|fre_add[23]                                                                                  ; dds_in:dds_in_0|rom_adder[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.202      ;
; 0.937 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.593      ;
; 0.937 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.609      ;
; 0.939 ; dds_in:dds_in_0|rom_reg[5]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.611      ;
; 0.939 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.582      ;
; 0.942 ; dds_in:dds_in_0|fre_add[19]                                                                                  ; dds_in:dds_in_0|rom_adder[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.209      ;
; 0.943 ; dds_in:dds_in_0|fre_add[29]                                                                                  ; dds_in:dds_in_0|rom_adder[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.223      ;
; 0.945 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.588      ;
; 0.951 ; dds_in:dds_in_0|fre_add[25]                                                                                  ; dds_in:dds_in_0|rom_adder[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.218      ;
; 0.952 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.606      ;
; 0.953 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.621      ;
; 0.953 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.605      ;
; 0.955 ; dds_in:dds_in_0|rom_reg[11]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.611      ;
; 0.956 ; dds_in:dds_in_0|fre_add[28]                                                                                  ; dds_in:dds_in_0|rom_adder[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.236      ;
; 0.956 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.610      ;
; 0.962 ; dds_in:dds_in_0|fre_add[26]                                                                                  ; dds_in:dds_in_0|rom_adder[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.242      ;
; 0.964 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.633      ;
; 0.965 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.637      ;
; 0.966 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.644      ;
; 0.970 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.613      ;
; 0.971 ; dds_in:dds_in_0|rom_reg[11]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.626      ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31                    ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9                     ;
; 0.799 ; 5.000        ; 4.201          ; Min Period       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9~porta_address_reg0  ;
; 2.219 ; 2.435        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[11]                                                                                                ;
; 2.219 ; 2.435        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[12]                                                                                                ;
; 2.219 ; 2.435        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[9]                                                                                                 ;
; 2.219 ; 2.435        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[11]                                                                                                  ;
; 2.219 ; 2.435        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[12]                                                                                                  ;
; 2.219 ; 2.435        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[9]                                                                                                   ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[0]                 ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[1]                 ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|out_address_reg_a[0]             ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[10]                                                                                                ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[13]                                                                                                ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[14]                                                                                                ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[2]                                                                                                 ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[3]                                                                                                 ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[4]                                                                                                 ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[5]                                                                                                 ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[6]                                                                                                 ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[7]                                                                                                 ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[8]                                                                                                 ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[2]                                                                                                   ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[4]                                                                                                   ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[5]                                                                                                   ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[6]                                                                                                   ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[7]                                                                                                   ;
; 2.220 ; 2.436        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[8]                                                                                                   ;
; 2.221 ; 2.437        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[10]                                                                                                  ;
; 2.221 ; 2.437        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[11]                                                                                                  ;
; 2.221 ; 2.437        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[12]                                                                                                  ;
; 2.221 ; 2.437        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[13]                                                                                                  ;
; 2.221 ; 2.437        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[14]                                                                                                  ;
; 2.221 ; 2.437        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[15]                                                                                                  ;
; 2.221 ; 2.437        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[16]                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; data[*]   ; clk        ; 10.593 ; 10.212 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]  ; clk        ; 8.618  ; 8.186  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]  ; clk        ; 8.068  ; 7.734  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]  ; clk        ; 8.020  ; 7.724  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]  ; clk        ; 10.593 ; 10.212 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]  ; clk        ; 8.205  ; 7.868  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]  ; clk        ; 8.132  ; 7.796  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]  ; clk        ; 8.862  ; 8.642  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]  ; clk        ; 8.088  ; 7.787  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; data[*]   ; clk        ; 4.836 ; 4.593 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]  ; clk        ; 5.936 ; 5.509 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]  ; clk        ; 5.754 ; 5.464 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]  ; clk        ; 5.518 ; 5.268 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]  ; clk        ; 6.973 ; 6.633 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]  ; clk        ; 5.962 ; 5.632 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]  ; clk        ; 5.624 ; 5.338 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]  ; clk        ; 4.836 ; 4.593 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]  ; clk        ; 5.067 ; 4.802 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.205 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.117 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.232 ; 0.000         ;
; clk                                                  ; 9.594 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+-------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.205 ; dds_in:dds_in_0|rom_reg[3]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.950      ;
; 3.206 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.152      ; 1.955      ;
; 3.207 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.141      ; 1.943      ;
; 3.221 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.148      ; 1.936      ;
; 3.231 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.142      ; 1.920      ;
; 3.231 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.137      ; 1.915      ;
; 3.235 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.716      ;
; 3.237 ; dds_in:dds_in_0|rom_reg[3]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.915      ;
; 3.247 ; dds_in:dds_in_0|rom_reg[3]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.138      ; 1.900      ;
; 3.247 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.142      ; 1.904      ;
; 3.261 ; dds_in:dds_in_0|rom_reg[3]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.145      ; 1.893      ;
; 3.262 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.142      ; 1.889      ;
; 3.268 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.683      ;
; 3.275 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.147      ; 1.881      ;
; 3.303 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.648      ;
; 3.311 ; dds_in:dds_in_0|fre_add[5]  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.640      ;
; 3.315 ; dds_in:dds_in_0|fre_add[5]  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.636      ;
; 3.317 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.144      ; 1.836      ;
; 3.322 ; dds_in:dds_in_0|fre_add[4]  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.629      ;
; 3.327 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.153      ; 1.835      ;
; 3.336 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.615      ;
; 3.360 ; dds_in:dds_in_0|fre_add[4]  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.591      ;
; 3.369 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.141      ; 1.781      ;
; 3.371 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.580      ;
; 3.373 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.137      ; 1.773      ;
; 3.374 ; dds_in:dds_in_0|rom_reg[10] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.778      ;
; 3.377 ; dds_in:dds_in_0|rom_reg[10] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.144      ; 1.776      ;
; 3.379 ; dds_in:dds_in_0|fre_add[5]  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.572      ;
; 3.380 ; dds_in:dds_in_0|rom_reg[10] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.141      ; 1.770      ;
; 3.380 ; dds_in:dds_in_0|fre_add[7]  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.571      ;
; 3.383 ; dds_in:dds_in_0|fre_add[5]  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.568      ;
; 3.384 ; dds_in:dds_in_0|fre_add[7]  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.567      ;
; 3.389 ; dds_in:dds_in_0|fre_add[6]  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.562      ;
; 3.389 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.142      ; 1.762      ;
; 3.390 ; dds_in:dds_in_0|fre_add[4]  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.561      ;
; 3.393 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.142      ; 1.758      ;
; 3.395 ; dds_in:dds_in_0|rom_reg[10] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.147      ; 1.761      ;
; 3.404 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.547      ;
; 3.416 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.147      ; 1.740      ;
; 3.417 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.147      ; 1.739      ;
; 3.419 ; dds_in:dds_in_0|rom_reg[8]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.733      ;
; 3.427 ; dds_in:dds_in_0|rom_reg[6]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.725      ;
; 3.428 ; dds_in:dds_in_0|fre_add[6]  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.523      ;
; 3.428 ; dds_in:dds_in_0|fre_add[4]  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.523      ;
; 3.429 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.144      ; 1.724      ;
; 3.430 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.152      ; 1.731      ;
; 3.434 ; dds_in:dds_in_0|rom_reg[3]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.145      ; 1.720      ;
; 3.439 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[25]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.512      ;
; 3.444 ; dds_in:dds_in_0|fre_add[9]  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.507      ;
; 3.445 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.148      ; 1.712      ;
; 3.447 ; dds_in:dds_in_0|fre_add[5]  ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.504      ;
; 3.448 ; dds_in:dds_in_0|rom_reg[3]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.145      ; 1.706      ;
; 3.448 ; dds_in:dds_in_0|fre_add[9]  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.503      ;
; 3.448 ; dds_in:dds_in_0|fre_add[7]  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.503      ;
; 3.451 ; dds_in:dds_in_0|fre_add[5]  ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.500      ;
; 3.452 ; dds_in:dds_in_0|fre_add[7]  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.499      ;
; 3.456 ; dds_in:dds_in_0|rom_reg[3]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.144      ; 1.697      ;
; 3.457 ; dds_in:dds_in_0|rom_reg[3]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.698      ;
; 3.457 ; dds_in:dds_in_0|fre_add[6]  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.494      ;
; 3.458 ; dds_in:dds_in_0|fre_add[8]  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.493      ;
; 3.458 ; dds_in:dds_in_0|fre_add[4]  ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.493      ;
; 3.463 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.140      ; 1.686      ;
; 3.466 ; dds_in:dds_in_0|rom_reg[6]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.147      ; 1.690      ;
; 3.471 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.148      ; 1.686      ;
; 3.471 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.145      ; 1.683      ;
; 3.472 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[24]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.479      ;
; 3.472 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.144      ; 1.681      ;
; 3.479 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.144      ; 1.674      ;
; 3.485 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.670      ;
; 3.486 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.142      ; 1.665      ;
; 3.486 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.135      ; 1.658      ;
; 3.488 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.667      ;
; 3.489 ; dds_in:dds_in_0|rom_reg[14] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.153      ; 1.673      ;
; 3.496 ; dds_in:dds_in_0|fre_add[6]  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.455      ;
; 3.496 ; dds_in:dds_in_0|fre_add[4]  ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.455      ;
; 3.497 ; dds_in:dds_in_0|fre_add[8]  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.454      ;
; 3.504 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.144      ; 1.649      ;
; 3.507 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[23]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.444      ;
; 3.512 ; dds_in:dds_in_0|fre_add[11] ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.439      ;
; 3.512 ; dds_in:dds_in_0|fre_add[9]  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.439      ;
; 3.515 ; dds_in:dds_in_0|fre_add[5]  ; dds_in:dds_in_0|fre_add[25]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.436      ;
; 3.516 ; dds_in:dds_in_0|fre_add[11] ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.435      ;
; 3.516 ; dds_in:dds_in_0|fre_add[9]  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.435      ;
; 3.516 ; dds_in:dds_in_0|fre_add[7]  ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.435      ;
; 3.519 ; dds_in:dds_in_0|fre_add[5]  ; dds_in:dds_in_0|fre_add[24]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.432      ;
; 3.520 ; dds_in:dds_in_0|fre_add[7]  ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.431      ;
; 3.525 ; dds_in:dds_in_0|fre_add[6]  ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.426      ;
; 3.526 ; dds_in:dds_in_0|fre_add[10] ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.425      ;
; 3.526 ; dds_in:dds_in_0|fre_add[8]  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.425      ;
; 3.526 ; dds_in:dds_in_0|fre_add[4]  ; dds_in:dds_in_0|fre_add[25]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.425      ;
; 3.538 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.133      ; 1.604      ;
; 3.540 ; dds_in:dds_in_0|fre_add[3]  ; dds_in:dds_in_0|fre_add[22]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.411      ;
; 3.551 ; dds_in:dds_in_0|rom_reg[8]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.145      ; 1.603      ;
; 3.564 ; dds_in:dds_in_0|fre_add[10] ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.387      ;
; 3.564 ; dds_in:dds_in_0|fre_add[6]  ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.387      ;
; 3.564 ; dds_in:dds_in_0|fre_add[4]  ; dds_in:dds_in_0|fre_add[24]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.387      ;
; 3.564 ; dds_in:dds_in_0|rom_reg[13] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.134      ; 1.579      ;
; 3.565 ; dds_in:dds_in_0|fre_add[8]  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.386      ;
; 3.570 ; dds_in:dds_in_0|rom_reg[8]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.145      ; 1.584      ;
; 3.573 ; dds_in:dds_in_0|rom_reg[2]  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.149      ; 1.585      ;
+-------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.117 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.447      ;
; 0.173 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.501      ;
; 0.194 ; dds_in:dds_in_0|fre_add[3]                                                                                   ; dds_in:dds_in_0|fre_add[3]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dds_in:dds_in_0|rom_adder[6]                                                                                 ; dds_in:dds_in_0|rom_reg[6]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dds_in:dds_in_0|rom_adder[5]                                                                                 ; dds_in:dds_in_0|rom_reg[5]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dds_in:dds_in_0|rom_adder[3]                                                                                 ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dds_in:dds_in_0|rom_adder[2]                                                                                 ; dds_in:dds_in_0|rom_reg[2]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dds_in:dds_in_0|rom_adder[12]                                                                                ; dds_in:dds_in_0|rom_reg[12]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dds_in:dds_in_0|rom_adder[13]                                                                                ; dds_in:dds_in_0|rom_reg[13]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; dds_in:dds_in_0|rom_adder[8]                                                                                 ; dds_in:dds_in_0|rom_reg[8]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; dds_in:dds_in_0|rom_adder[11]                                                                                ; dds_in:dds_in_0|rom_reg[11]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; dds_in:dds_in_0|rom_adder[4]                                                                                 ; dds_in:dds_in_0|rom_reg[4]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; dds_in:dds_in_0|rom_adder[9]                                                                                 ; dds_in:dds_in_0|rom_reg[9]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; dds_in:dds_in_0|rom_adder[7]                                                                                 ; dds_in:dds_in_0|rom_reg[7]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.202 ; dds_in:dds_in_0|fre_add[18]                                                                                  ; dds_in:dds_in_0|rom_adder[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.209 ; dds_in:dds_in_0|rom_reg[14]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.242 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.572      ;
; 0.252 ; dds_in:dds_in_0|rom_adder[1]                                                                                 ; dds_in:dds_in_0|rom_reg[1]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; dds_in:dds_in_0|rom_adder[10]                                                                                ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; dds_in:dds_in_0|rom_adder[14]                                                                                ; dds_in:dds_in_0|rom_reg[14]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.261 ; dds_in:dds_in_0|fre_add[17]                                                                                  ; dds_in:dds_in_0|rom_adder[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; dds_in:dds_in_0|rom_reg[7]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.592      ;
; 0.267 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.604      ;
; 0.267 ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[0] ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|out_address_reg_a[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; dds_in:dds_in_0|rom_reg[9]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.604      ;
; 0.270 ; dds_in:dds_in_0|rom_reg[12]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.604      ;
; 0.273 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.610      ;
; 0.282 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.612      ;
; 0.284 ; dds_in:dds_in_0|rom_reg[11]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.613      ;
; 0.293 ; dds_in:dds_in_0|fre_add[5]                                                                                   ; dds_in:dds_in_0|fre_add[5]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; dds_in:dds_in_0|fre_add[13]                                                                                  ; dds_in:dds_in_0|fre_add[13]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; dds_in:dds_in_0|fre_add[6]                                                                                   ; dds_in:dds_in_0|fre_add[6]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; dds_in:dds_in_0|fre_add[7]                                                                                   ; dds_in:dds_in_0|fre_add[7]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; dds_in:dds_in_0|fre_add[8]                                                                                   ; dds_in:dds_in_0|fre_add[8]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; dds_in:dds_in_0|fre_add[9]                                                                                   ; dds_in:dds_in_0|fre_add[9]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; dds_in:dds_in_0|fre_add[10]                                                                                  ; dds_in:dds_in_0|fre_add[10]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; dds_in:dds_in_0|fre_add[14]                                                                                  ; dds_in:dds_in_0|fre_add[14]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; dds_in:dds_in_0|fre_add[15]                                                                                  ; dds_in:dds_in_0|fre_add[15]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; dds_in:dds_in_0|fre_add[11]                                                                                  ; dds_in:dds_in_0|fre_add[11]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; dds_in:dds_in_0|fre_add[16]                                                                                  ; dds_in:dds_in_0|fre_add[16]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; dds_in:dds_in_0|fre_add[12]                                                                                  ; dds_in:dds_in_0|fre_add[12]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; dds_in:dds_in_0|fre_add[17]                                                                                  ; dds_in:dds_in_0|fre_add[17]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; dds_in:dds_in_0|fre_add[18]                                                                                  ; dds_in:dds_in_0|fre_add[18]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.300 ; dds_in:dds_in_0|fre_add[4]                                                                                   ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.639      ;
; 0.305 ; dds_in:dds_in_0|fre_add[21]                                                                                  ; dds_in:dds_in_0|fre_add[21]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; dds_in:dds_in_0|fre_add[29]                                                                                  ; dds_in:dds_in_0|fre_add[29]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; dds_in:dds_in_0|fre_add[31]                                                                                  ; dds_in:dds_in_0|fre_add[31]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; dds_in:dds_in_0|fre_add[19]                                                                                  ; dds_in:dds_in_0|fre_add[19]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; dds_in:dds_in_0|fre_add[22]                                                                                  ; dds_in:dds_in_0|fre_add[22]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; dds_in:dds_in_0|fre_add[23]                                                                                  ; dds_in:dds_in_0|fre_add[23]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; dds_in:dds_in_0|fre_add[24]                                                                                  ; dds_in:dds_in_0|fre_add[24]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; dds_in:dds_in_0|fre_add[25]                                                                                  ; dds_in:dds_in_0|fre_add[25]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; dds_in:dds_in_0|fre_add[26]                                                                                  ; dds_in:dds_in_0|fre_add[26]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; dds_in:dds_in_0|fre_add[20]                                                                                  ; dds_in:dds_in_0|fre_add[20]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; dds_in:dds_in_0|fre_add[27]                                                                                  ; dds_in:dds_in_0|fre_add[27]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; dds_in:dds_in_0|fre_add[28]                                                                                  ; dds_in:dds_in_0|fre_add[28]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; dds_in:dds_in_0|fre_add[30]                                                                                  ; dds_in:dds_in_0|fre_add[30]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.314 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.649      ;
; 0.324 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.652      ;
; 0.325 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.660      ;
; 0.327 ; dds_in:dds_in_0|rom_adder[0]                                                                                 ; dds_in:dds_in_0|rom_reg[0]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.663      ;
; 0.332 ; dds_in:dds_in_0|rom_reg[3]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.669      ;
; 0.334 ; dds_in:dds_in_0|rom_reg[2]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.671      ;
; 0.341 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.661      ;
; 0.344 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.678      ;
; 0.347 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.675      ;
; 0.349 ; dds_in:dds_in_0|rom_reg[13]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|address_reg_a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.356 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.682      ;
; 0.383 ; dds_in:dds_in_0|fre_add[3]                                                                                   ; dds_in:dds_in_0|fre_add[4]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.400 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.730      ;
; 0.400 ; dds_in:dds_in_0|rom_reg[5]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.728      ;
; 0.401 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.723      ;
; 0.402 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.732      ;
; 0.409 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.744      ;
; 0.410 ; dds_in:dds_in_0|rom_reg[2]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.738      ;
; 0.411 ; dds_in:dds_in_0|rom_reg[5]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.748      ;
; 0.413 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.743      ;
; 0.414 ; dds_in:dds_in_0|rom_reg[9]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.736      ;
; 0.415 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.743      ;
; 0.415 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.742      ;
; 0.417 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.755      ;
; 0.418 ; dds_in:dds_in_0|rom_reg[4]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.746      ;
; 0.418 ; dds_in:dds_in_0|rom_reg[5]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.755      ;
; 0.419 ; dds_in:dds_in_0|fre_add[27]                                                                                  ; dds_in:dds_in_0|rom_adder[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.538      ;
; 0.419 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.741      ;
; 0.420 ; dds_in:dds_in_0|rom_reg[0]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.756      ;
; 0.421 ; dds_in:dds_in_0|fre_add[23]                                                                                  ; dds_in:dds_in_0|rom_adder[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.540      ;
; 0.424 ; dds_in:dds_in_0|fre_add[19]                                                                                  ; dds_in:dds_in_0|rom_adder[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.543      ;
; 0.426 ; dds_in:dds_in_0|rom_reg[6]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.756      ;
; 0.428 ; dds_in:dds_in_0|fre_add[25]                                                                                  ; dds_in:dds_in_0|rom_adder[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.547      ;
; 0.428 ; dds_in:dds_in_0|fre_add[29]                                                                                  ; dds_in:dds_in_0|rom_adder[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.555      ;
; 0.429 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.763      ;
; 0.429 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.766      ;
; 0.429 ; dds_in:dds_in_0|rom_reg[11]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.758      ;
; 0.430 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.768      ;
; 0.431 ; dds_in:dds_in_0|rom_reg[7]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.766      ;
; 0.431 ; dds_in:dds_in_0|rom_reg[10]                                                                                  ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.759      ;
; 0.432 ; dds_in:dds_in_0|rom_reg[8]                                                                                   ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.770      ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                       ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 2.232 ; 2.462        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11~porta_address_reg0 ;
; 2.232 ; 2.462        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12~porta_address_reg0 ;
; 2.232 ; 2.462        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3~porta_address_reg0  ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a11                    ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a12                    ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1~porta_address_reg0  ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21~porta_address_reg0 ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23~porta_address_reg0 ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24~porta_address_reg0 ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28~porta_address_reg0 ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a3                     ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7~porta_address_reg0  ;
; 2.233 ; 2.463        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8~porta_address_reg0  ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0~porta_address_reg0  ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a1                     ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a21                    ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a23                    ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a24                    ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a28                    ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2~porta_address_reg0  ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31~porta_address_reg0 ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4~porta_address_reg0  ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5~porta_address_reg0  ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a7                     ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a8                     ;
; 2.234 ; 2.464        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9~porta_address_reg0  ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a0                     ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a10                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a14                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a15                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a16                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a17                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a18                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a19                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a2                     ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a20                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a22                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a25                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a26                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a27                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a29                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a30                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a31                    ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a4                     ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a5                     ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6~porta_address_reg0  ;
; 2.235 ; 2.465        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a9                     ;
; 2.236 ; 2.466        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13~porta_address_reg0 ;
; 2.236 ; 2.466        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a6                     ;
; 2.237 ; 2.467        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_8u91:auto_generated|ram_block1a13                    ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[10]                                                                                                ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[2]                                                                                                 ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[3]                                                                                                 ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[4]                                                                                                 ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[5]                                                                                                 ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[6]                                                                                                 ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[7]                                                                                                 ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_adder[8]                                                                                                 ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[10]                                                                                                  ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[2]                                                                                                   ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[3]                                                                                                   ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[4]                                                                                                   ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[5]                                                                                                   ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[6]                                                                                                   ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[7]                                                                                                   ;
; 2.296 ; 2.480        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|rom_reg[8]                                                                                                   ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[10]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[11]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[12]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[13]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[14]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[15]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[16]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[17]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[18]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[19]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[20]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[21]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[22]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[23]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[24]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[25]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[26]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[27]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[28]                                                                                                  ;
; 2.297 ; 2.481        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dds_in:dds_in_0|fre_add[29]                                                                                                  ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; data[*]   ; clk        ; 5.377 ; 5.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]  ; clk        ; 4.142 ; 4.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]  ; clk        ; 3.884 ; 4.003 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]  ; clk        ; 3.882 ; 3.983 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]  ; clk        ; 5.377 ; 5.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]  ; clk        ; 3.890 ; 3.974 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]  ; clk        ; 3.878 ; 3.956 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]  ; clk        ; 4.317 ; 4.392 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]  ; clk        ; 3.860 ; 3.970 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; data[*]   ; clk        ; 2.333 ; 2.411 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]  ; clk        ; 2.762 ; 2.858 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]  ; clk        ; 2.691 ; 2.798 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]  ; clk        ; 2.552 ; 2.631 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]  ; clk        ; 3.539 ; 3.699 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]  ; clk        ; 2.746 ; 2.834 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]  ; clk        ; 2.624 ; 2.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]  ; clk        ; 2.333 ; 2.411 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]  ; clk        ; 2.369 ; 2.437 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 0.933 ; 0.117 ; N/A      ; N/A     ; 0.799               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.933 ; 0.117 ; N/A      ; N/A     ; 0.799               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; data[*]   ; clk        ; 11.357 ; 11.154 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]  ; clk        ; 9.173  ; 8.849  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]  ; clk        ; 8.584  ; 8.390  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]  ; clk        ; 8.532  ; 8.349  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]  ; clk        ; 11.357 ; 11.154 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]  ; clk        ; 8.705  ; 8.469  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]  ; clk        ; 8.613  ; 8.384  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]  ; clk        ; 9.431  ; 9.285  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]  ; clk        ; 8.604  ; 8.368  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; data[*]   ; clk        ; 2.333 ; 2.411 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[0]  ; clk        ; 2.762 ; 2.858 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[1]  ; clk        ; 2.691 ; 2.798 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[2]  ; clk        ; 2.552 ; 2.631 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[3]  ; clk        ; 3.539 ; 3.699 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[4]  ; clk        ; 2.746 ; 2.834 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[5]  ; clk        ; 2.624 ; 2.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[6]  ; clk        ; 2.333 ; 2.411 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  data[7]  ; clk        ; 2.369 ; 2.437 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 981      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 981      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 59    ; 59   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 48    ; 48   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Oct 22 09:24:44 2022
Info: Command: quartus_sta dds_in -c dds_in
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dds_in.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.933         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.378         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.799         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.228
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.228         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.359         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.799         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.205         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.117         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.232
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.232         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4623 megabytes
    Info: Processing ended: Sat Oct 22 09:24:47 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


