[CacheGeometry geo-l1]
Sets = 128
Assoc = 4
BlockSize = 64
Latency = 4 
Policy = LRU
Ports = 2

[CacheGeometry geo-l2]
Sets = 8192
Assoc = 16
BlockSize = 64
Latency = 24
Policy = LRU
Ports = 16

[CacheGeometry geo-dramcache]
Sets = 2097152
Assoc = 1
BlockSize = 64
Latency = 24
Policy = LRU
Ports = 16

[Module mod-l1-0]
Type = Cache
Geometry = geo-l1
LowNetwork = net-l1-l2 
LowModules = mod-l2

[Module mod-l1-1]
Type = Cache
Geometry = geo-l1
LowNetwork = net-l1-l2 
LowModules = mod-l2

[Module mod-l1-2]
Type = Cache
Geometry = geo-l1
LowNetwork = net-l1-l2
LowModules = mod-l2

[Module mod-l1-3]
Type = Cache
Geometry = geo-l1
LowNetwork = net-l1-l2
LowModules = mod-l2

[Module mod-l1-4]
Type = Cache
Geometry = geo-l1
LowNetwork = net-l1-l2 
LowModules = mod-l2

[Module mod-l1-5]
Type = Cache
Geometry = geo-l1
LowNetwork = net-l1-l2 
LowModules = mod-l2

[Module mod-l1-6]
Type = Cache
Geometry = geo-l1
LowNetwork = net-l1-l2 
LowModules = mod-l2

[Module mod-l1-7]
Type = Cache
Geometry = geo-l1
LowNetwork = net-l1-l2 
LowModules = mod-l2


[Module mod-l2]
Type = Cache
Geometry = geo-l2
HighNetwork = net-l1-l2
LowNetwork = net-l2-l3
LowModules = mod-dramcache

[Module mod-dramcache]
Type = Cache
CacheType = DRAM
INIDir = /home/ray/WORK/multi2sim/multi2sim-4.0.1/ini
DRAMINI = dramcache_128MB.ini
SystemINI = sys_dramcache.ini
CPUClock = 3000000000
DRAMSize = 32
Geometry = geo-dramcache
HighNetwork = net-l2-l3
LowNetwork = net-l3-mm
LowModules = mod-mm

[Module mod-mm]
Type = MainMemory
BlockSize = 64
Latency = 200
DirectorySize = 2097152
HighNetwork = net-l3-mm

[Network net-l3-mm]
DefaultInputBufferSize = 8192
DefaultOutputBufferSize = 8192
DefaultBandwidth = 4096 

[Network net-l2-l3]
DefaultInputBufferSize = 8192
DefaultOutputBufferSize = 8192
DefaultBandwidth = 4096

[Network net-l1-l2]
DefaultInputBufferSize = 8192 
DefaultOutputBufferSize = 8192
DefaultBandwidth = 4096

[Entry core-0]
Arch = x86
Core = 0
Thread = 0
DataModule = mod-l1-0
InstModule = mod-l1-0

[Entry core-1]
Arch = x86
Core = 1
Thread = 0
DataModule = mod-l1-1
InstModule = mod-l1-1

[Entry core-2]
Arch = x86
Core = 2
Thread = 0
DataModule = mod-l1-2
InstModule = mod-l1-2

[Entry core-3]
Arch = x86
Core = 3
Thread = 0
DataModule = mod-l1-3
InstModule = mod-l1-3

[Entry core-4]
Arch = x86
Core = 4
Thread = 0
DataModule = mod-l1-4
InstModule = mod-l1-4

[Entry core-5]
Arch = x86
Core = 5
Thread = 0
DataModule = mod-l1-5
InstModule = mod-l1-5

[Entry core-6]
Arch = x86
Core = 6
Thread = 0
DataModule = mod-l1-6
InstModule = mod-l1-6

[Entry core-7]
Arch = x86
Core = 7
Thread = 0
DataModule = mod-l1-7
InstModule = mod-l1-7

