Analysis & Synthesis report for Project
Tue Mar 28 10:48:23 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: Top-level Entity: |Project
 13. Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i
 14. Parameter Settings for User Entity Instance: SXT:sxt
 15. Port Connectivity Checks: "SevenSeg:ss0"
 16. Port Connectivity Checks: "SevenSeg:ss1"
 17. Port Connectivity Checks: "SevenSeg:ss2"
 18. Port Connectivity Checks: "SevenSeg:ss3"
 19. Port Connectivity Checks: "SevenSeg:ss4"
 20. Port Connectivity Checks: "SevenSeg:ss5"
 21. Port Connectivity Checks: "SXT:sxt"
 22. Port Connectivity Checks: "Pll:myPll"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 28 10:48:23 2017      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; Project                                    ;
; Top-level Entity Name           ; Project                                    ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 68                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project            ; Project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------------------------------+---------+
; Project.v                        ; yes             ; User Verilog HDL File       ; D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v      ;         ;
; SevenSeg.v                       ; yes             ; User Verilog HDL File       ; D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/3. Pipelined_Processor/assignment3/SevenSeg.v     ;         ;
; Pll.v                            ; yes             ; User Wizard-Generated File  ; D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/3. Pipelined_Processor/assignment3/Pll.v          ; Pll     ;
; Pll/Pll_0002.v                   ; yes             ; User Verilog HDL File       ; D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/3. Pipelined_Processor/assignment3/Pll/Pll_0002.v ; Pll     ;
; altera_pll.v                     ; yes             ; Megafunction                ; d:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v                                        ;         ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 0        ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 0        ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 0        ;
;     -- 5 input functions                    ; 0        ;
;     -- 4 input functions                    ; 0        ;
;     -- <=3 input functions                  ; 0        ;
;                                             ;          ;
; Dedicated logic registers                   ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 68       ;
; Total DSP Blocks                            ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 68       ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |Project                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 68   ; 0            ; |Project            ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |Project|Pll:myPll ; Pll.v           ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; alufunc_A[0..7]                         ; Stuck at GND due to stuck port data_in      ;
; wrreg_A                                 ; Stuck at GND due to stuck port data_in      ;
; wrmem_A                                 ; Stuck at GND due to stuck port data_in      ;
; ldmem_A                                 ; Stuck at GND due to stuck port data_in      ;
; jmp_A                                   ; Stuck at VCC due to stuck port data_in      ;
; branch_A                                ; Stuck at VCC due to stuck port data_in      ;
; pcpred_A[0]                             ; Lost fanout                                 ;
; wrmem_M                                 ; Stuck at GND due to stuck port data_in      ;
; ldmem_M                                 ; Stuck at GND due to stuck port data_in      ;
; wrreg_M                                 ; Stuck at GND due to stuck port data_in      ;
; wmemval_M[0]                            ; Lost fanout                                 ;
; RTval_A[0]                              ; Lost fanout                                 ;
; wmemval_M[1]                            ; Lost fanout                                 ;
; RTval_A[1]                              ; Lost fanout                                 ;
; wmemval_M[2]                            ; Lost fanout                                 ;
; RTval_A[2]                              ; Lost fanout                                 ;
; wmemval_M[3]                            ; Lost fanout                                 ;
; RTval_A[3]                              ; Lost fanout                                 ;
; wmemval_M[4]                            ; Lost fanout                                 ;
; RTval_A[4]                              ; Lost fanout                                 ;
; wmemval_M[5]                            ; Lost fanout                                 ;
; RTval_A[5]                              ; Lost fanout                                 ;
; wmemval_M[6]                            ; Lost fanout                                 ;
; RTval_A[6]                              ; Lost fanout                                 ;
; wmemval_M[7]                            ; Lost fanout                                 ;
; RTval_A[7]                              ; Lost fanout                                 ;
; wmemval_M[8]                            ; Lost fanout                                 ;
; RTval_A[8]                              ; Lost fanout                                 ;
; wmemval_M[9]                            ; Lost fanout                                 ;
; RTval_A[9]                              ; Lost fanout                                 ;
; wmemval_M[10]                           ; Lost fanout                                 ;
; RTval_A[10]                             ; Lost fanout                                 ;
; wmemval_M[11]                           ; Lost fanout                                 ;
; RTval_A[11]                             ; Lost fanout                                 ;
; wmemval_M[12]                           ; Lost fanout                                 ;
; RTval_A[12]                             ; Lost fanout                                 ;
; wmemval_M[13]                           ; Lost fanout                                 ;
; RTval_A[13]                             ; Lost fanout                                 ;
; wmemval_M[14]                           ; Lost fanout                                 ;
; RTval_A[14]                             ; Lost fanout                                 ;
; wmemval_M[15]                           ; Lost fanout                                 ;
; RTval_A[15]                             ; Lost fanout                                 ;
; wmemval_M[16]                           ; Lost fanout                                 ;
; RTval_A[16]                             ; Lost fanout                                 ;
; wmemval_M[17]                           ; Lost fanout                                 ;
; RTval_A[17]                             ; Lost fanout                                 ;
; wmemval_M[18]                           ; Lost fanout                                 ;
; RTval_A[18]                             ; Lost fanout                                 ;
; wmemval_M[19]                           ; Lost fanout                                 ;
; RTval_A[19]                             ; Lost fanout                                 ;
; wmemval_M[20]                           ; Lost fanout                                 ;
; RTval_A[20]                             ; Lost fanout                                 ;
; wmemval_M[21]                           ; Lost fanout                                 ;
; RTval_A[21]                             ; Lost fanout                                 ;
; wmemval_M[22]                           ; Lost fanout                                 ;
; RTval_A[22]                             ; Lost fanout                                 ;
; wmemval_M[23]                           ; Lost fanout                                 ;
; RTval_A[23]                             ; Lost fanout                                 ;
; wmemval_M[24]                           ; Lost fanout                                 ;
; RTval_A[24]                             ; Lost fanout                                 ;
; wmemval_M[25]                           ; Lost fanout                                 ;
; RTval_A[25]                             ; Lost fanout                                 ;
; wmemval_M[26]                           ; Lost fanout                                 ;
; RTval_A[26]                             ; Lost fanout                                 ;
; wmemval_M[27]                           ; Lost fanout                                 ;
; RTval_A[27]                             ; Lost fanout                                 ;
; wmemval_M[28]                           ; Lost fanout                                 ;
; RTval_A[28]                             ; Lost fanout                                 ;
; wmemval_M[29]                           ; Lost fanout                                 ;
; RTval_A[29]                             ; Lost fanout                                 ;
; wmemval_M[30]                           ; Lost fanout                                 ;
; RTval_A[30]                             ; Lost fanout                                 ;
; wmemval_M[31]                           ; Lost fanout                                 ;
; RTval_A[31]                             ; Lost fanout                                 ;
; regs[0][0]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[0]                            ; Lost fanout                                 ;
; regs[0][31]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[31]                           ; Lost fanout                                 ;
; regs[0][30]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[30]                           ; Lost fanout                                 ;
; regs[0][29]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[29]                           ; Lost fanout                                 ;
; regs[0][28]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[28]                           ; Lost fanout                                 ;
; regs[0][27]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[27]                           ; Lost fanout                                 ;
; regs[0][26]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[26]                           ; Lost fanout                                 ;
; regs[0][25]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[25]                           ; Lost fanout                                 ;
; regs[0][24]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[24]                           ; Lost fanout                                 ;
; regs[0][23]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[23]                           ; Lost fanout                                 ;
; regs[0][22]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[22]                           ; Lost fanout                                 ;
; regs[0][21]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[21]                           ; Lost fanout                                 ;
; regs[0][20]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[20]                           ; Lost fanout                                 ;
; regs[0][19]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[19]                           ; Lost fanout                                 ;
; regs[0][18]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[18]                           ; Lost fanout                                 ;
; regs[0][17]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[17]                           ; Lost fanout                                 ;
; regs[0][16]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[16]                           ; Lost fanout                                 ;
; regs[0][15]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[15]                           ; Lost fanout                                 ;
; regs[0][14]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[14]                           ; Lost fanout                                 ;
; regs[0][13]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[13]                           ; Lost fanout                                 ;
; regs[0][12]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[12]                           ; Lost fanout                                 ;
; regs[0][11]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[11]                           ; Lost fanout                                 ;
; regs[0][10]                             ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[10]                           ; Lost fanout                                 ;
; regs[0][9]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[9]                            ; Lost fanout                                 ;
; regs[0][8]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[8]                            ; Lost fanout                                 ;
; regs[0][7]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[7]                            ; Lost fanout                                 ;
; regs[0][6]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[6]                            ; Lost fanout                                 ;
; regs[0][5]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[5]                            ; Lost fanout                                 ;
; regs[0][4]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[4]                            ; Lost fanout                                 ;
; regs[0][3]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[3]                            ; Lost fanout                                 ;
; regs[0][2]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[2]                            ; Lost fanout                                 ;
; regs[0][1]                              ; Stuck at GND due to stuck port clock_enable ;
; memaddr_M[1]                            ; Lost fanout                                 ;
; destreg_M[0..3]                         ; Lost fanout                                 ;
; PC[0]                                   ; Lost fanout                                 ;
; PC[1]                                   ; Stuck at GND due to stuck port data_in      ;
; isnop_A                                 ; Stuck at VCC due to stuck port data_in      ;
; aluin1_A[0..31]                         ; Stuck at GND due to stuck port data_in      ;
; aluin2_A[0..31]                         ; Stuck at GND due to stuck port data_in      ;
; pcpred_A[1..31]                         ; Lost fanout                                 ;
; isnop_M                                 ; Stuck at VCC due to stuck port data_in      ;
; destreg_A[0..3]                         ; Lost fanout                                 ;
; PC[2..31]                               ; Lost fanout                                 ;
; HEXout[0,2,3,5,7,9..12,14,15,17..22]    ; Merged with HEXout[23]                      ;
; HEXout[1,4,6,8,13]                      ; Merged with HEXout[16]                      ;
; HEXout[23]                              ; Stuck at VCC due to stuck port data_in      ;
; HEXout[16]                              ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 306 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+---------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+---------------+---------------------------+-----------------------------------------------------------------------------------------------+
; ldmem_A       ; Stuck at GND              ; ldmem_M, regs[0][31], regs[0][30], regs[0][29], regs[0][28], regs[0][27], regs[0][26],        ;
;               ; due to stuck port data_in ; regs[0][25], regs[0][24], memaddr_M[24], regs[0][23], memaddr_M[23], regs[0][22],             ;
;               ;                           ; memaddr_M[22], regs[0][21], memaddr_M[21], regs[0][20], memaddr_M[20], regs[0][19],           ;
;               ;                           ; memaddr_M[19], regs[0][18], memaddr_M[18], regs[0][17], memaddr_M[17], regs[0][16],           ;
;               ;                           ; memaddr_M[16], regs[0][15], memaddr_M[15], regs[0][14], memaddr_M[14], regs[0][13],           ;
;               ;                           ; memaddr_M[13], regs[0][12], memaddr_M[12], regs[0][11], memaddr_M[11], regs[0][10],           ;
;               ;                           ; memaddr_M[10], regs[0][9], memaddr_M[9], regs[0][8], memaddr_M[8], regs[0][7], memaddr_M[7],  ;
;               ;                           ; regs[0][6], memaddr_M[6], regs[0][5], memaddr_M[5], regs[0][4], memaddr_M[4], regs[0][3],     ;
;               ;                           ; destreg_M[3], destreg_M[2], destreg_M[1], destreg_M[0], aluin1_A[31], aluin1_A[30],           ;
;               ;                           ; aluin1_A[29], aluin1_A[28], aluin1_A[27], aluin1_A[26], aluin1_A[25], aluin1_A[24],           ;
;               ;                           ; aluin1_A[23], aluin1_A[22], aluin1_A[21], aluin1_A[20], aluin1_A[19], aluin1_A[18],           ;
;               ;                           ; aluin1_A[17], aluin1_A[16], aluin1_A[15], aluin1_A[14], aluin1_A[13], aluin1_A[12],           ;
;               ;                           ; aluin1_A[11], aluin1_A[10], aluin1_A[9], aluin1_A[8], aluin1_A[7], aluin1_A[6], aluin1_A[5],  ;
;               ;                           ; aluin1_A[4], aluin1_A[3], aluin2_A[31], aluin2_A[30], aluin2_A[29], aluin2_A[28],             ;
;               ;                           ; aluin2_A[27], aluin2_A[26], aluin2_A[25], aluin2_A[24], aluin2_A[23], aluin2_A[22],           ;
;               ;                           ; aluin2_A[21], aluin2_A[20], aluin2_A[19], aluin2_A[18], aluin2_A[17], aluin2_A[16],           ;
;               ;                           ; aluin2_A[15], aluin2_A[14], aluin2_A[13], aluin2_A[12], aluin2_A[11], aluin2_A[10],           ;
;               ;                           ; aluin2_A[9], aluin2_A[8], aluin2_A[7], aluin2_A[6], aluin2_A[5], aluin2_A[4], aluin2_A[3],    ;
;               ;                           ; destreg_A[3], destreg_A[2], destreg_A[1], destreg_A[0]                                        ;
; wrmem_A       ; Stuck at GND              ; wrmem_M, wmemval_M[0], RTval_A[0], wmemval_M[1], RTval_A[1], wmemval_M[2], RTval_A[2],        ;
;               ; due to stuck port data_in ; wmemval_M[3], RTval_A[3], wmemval_M[4], RTval_A[4], wmemval_M[5], RTval_A[5], wmemval_M[6],   ;
;               ;                           ; RTval_A[6], wmemval_M[7], RTval_A[7], wmemval_M[8], RTval_A[8], wmemval_M[9], RTval_A[9],     ;
;               ;                           ; wmemval_M[10], RTval_A[10], wmemval_M[11], RTval_A[11], wmemval_M[12], RTval_A[12],           ;
;               ;                           ; wmemval_M[13], RTval_A[13], wmemval_M[14], RTval_A[14], wmemval_M[15], RTval_A[15],           ;
;               ;                           ; wmemval_M[16], RTval_A[16], wmemval_M[17], RTval_A[17], wmemval_M[18], RTval_A[18],           ;
;               ;                           ; wmemval_M[19], RTval_A[19], wmemval_M[20], RTval_A[20], wmemval_M[21], RTval_A[21],           ;
;               ;                           ; wmemval_M[22], RTval_A[22], wmemval_M[23], RTval_A[23], regs[0][0], memaddr_M[0],             ;
;               ;                           ; memaddr_M[31], memaddr_M[30], memaddr_M[29], memaddr_M[28], memaddr_M[27], memaddr_M[26],     ;
;               ;                           ; memaddr_M[25], memaddr_M[3], regs[0][2], memaddr_M[2], regs[0][1], memaddr_M[1], aluin1_A[2], ;
;               ;                           ; aluin1_A[1], aluin1_A[0], aluin2_A[2], aluin2_A[1], aluin2_A[0], HEXout[23], HEXout[16]       ;
; alufunc_A[7]  ; Stuck at GND              ; pcpred_A[0], PC[0], PC[1], isnop_A, isnop_M                                                   ;
;               ; due to stuck port data_in ;                                                                                               ;
; wrreg_A       ; Stuck at GND              ; wrreg_M                                                                                       ;
;               ; due to stuck port data_in ;                                                                                               ;
; wmemval_M[24] ; Lost Fanouts              ; RTval_A[24]                                                                                   ;
; wmemval_M[25] ; Lost Fanouts              ; RTval_A[25]                                                                                   ;
; wmemval_M[26] ; Lost Fanouts              ; RTval_A[26]                                                                                   ;
; wmemval_M[27] ; Lost Fanouts              ; RTval_A[27]                                                                                   ;
; wmemval_M[28] ; Lost Fanouts              ; RTval_A[28]                                                                                   ;
; wmemval_M[29] ; Lost Fanouts              ; RTval_A[29]                                                                                   ;
; wmemval_M[30] ; Lost Fanouts              ; RTval_A[30]                                                                                   ;
; wmemval_M[31] ; Lost Fanouts              ; RTval_A[31]                                                                                   ;
+---------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; DBITS          ; 32                               ; Signed Integer      ;
; INSTSIZE       ; 00000000000000000000000000000100 ; Unsigned Binary     ;
; INSTBITS       ; 32                               ; Signed Integer      ;
; REGNOBITS      ; 4                                ; Signed Integer      ;
; REGWORDS       ; 16                               ; Signed Integer      ;
; IMMBITS        ; 16                               ; Signed Integer      ;
; STARTPC        ; 00000000000000000000000100000000 ; Unsigned Binary     ;
; ADDRHEX        ; 11111111111111111111000000000000 ; Unsigned Binary     ;
; ADDRLEDR       ; 11111111111111111111000000100000 ; Unsigned Binary     ;
; ADDRKEY        ; 11111111111111111111000010000000 ; Unsigned Binary     ;
; ADDRSW         ; 11111111111111111111000010010000 ; Unsigned Binary     ;
; IMEMINITFILE   ; fmedian2.mif                     ; String              ;
; IMEMADDRBITS   ; 16                               ; Signed Integer      ;
; IMEMWORDBITS   ; 2                                ; Signed Integer      ;
; IMEMWORDS      ; 16384                            ; Signed Integer      ;
; DMEMADDRBITS   ; 16                               ; Signed Integer      ;
; DMEMWORDBITS   ; 2                                ; Signed Integer      ;
; DMEMWORDS      ; 16384                            ; Signed Integer      ;
; OP1BITS        ; 6                                ; Signed Integer      ;
; OP1_EXT        ; 000000                           ; Unsigned Binary     ;
; OP1_BEQ        ; 001000                           ; Unsigned Binary     ;
; OP1_BLT        ; 001001                           ; Unsigned Binary     ;
; OP1_BLE        ; 001010                           ; Unsigned Binary     ;
; OP1_BNE        ; 001011                           ; Unsigned Binary     ;
; OP1_JAL        ; 001100                           ; Unsigned Binary     ;
; OP1_LW         ; 010010                           ; Unsigned Binary     ;
; OP1_SW         ; 011010                           ; Unsigned Binary     ;
; OP1_ADDI       ; 100000                           ; Unsigned Binary     ;
; OP1_ANDI       ; 100100                           ; Unsigned Binary     ;
; OP1_ORI        ; 100101                           ; Unsigned Binary     ;
; OP1_XORI       ; 100110                           ; Unsigned Binary     ;
; OP2BITS        ; 8                                ; Signed Integer      ;
; OP2_EQ         ; 00001000                         ; Unsigned Binary     ;
; OP2_LT         ; 00001001                         ; Unsigned Binary     ;
; OP2_LE         ; 00001010                         ; Unsigned Binary     ;
; OP2_NE         ; 00001011                         ; Unsigned Binary     ;
; OP2_ADD        ; 00100000                         ; Unsigned Binary     ;
; OP2_AND        ; 00100100                         ; Unsigned Binary     ;
; OP2_OR         ; 00100101                         ; Unsigned Binary     ;
; OP2_XOR        ; 00100110                         ; Unsigned Binary     ;
; OP2_SUB        ; 00101000                         ; Unsigned Binary     ;
; OP2_NAND       ; 00101100                         ; Unsigned Binary     ;
; OP2_NOR        ; 00101101                         ; Unsigned Binary     ;
; OP2_NXOR       ; 00101110                         ; Unsigned Binary     ;
; OP2_RSHF       ; 00110000                         ; Unsigned Binary     ;
; OP2_LSHF       ; 00110001                         ; Unsigned Binary     ;
; HEXBITS        ; 24                               ; Signed Integer      ;
; LEDRBITS       ; 10                               ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: SXT:sxt ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; IBITS          ; 16    ; Signed Integer              ;
; OBITS          ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss0"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss1"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss2"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss3"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss4"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss5"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SXT:sxt"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; IN   ; Input  ; Info     ; Stuck at GND                                                                        ;
; OUT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pll:myPll"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
; boundary_port         ; 68                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Tue Mar 28 10:48:21 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 2 entities, in source file project.v
    Info (12023): Found entity 1: Project
    Info (12023): Found entity 2: SXT
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: Pll_0002
Warning (10236): Verilog HDL Implicit Net warning at Project.v(85): created implicit net for "clk"
Warning (10236): Verilog HDL Implicit Net warning at Project.v(175): created implicit net for "rt_dependency"
Info (12127): Elaborating entity "Project" for the top level hierarchy
Warning (10858): Verilog HDL warning at Project.v(146): object imem used but never assigned
Warning (10036): Verilog HDL or VHDL warning at Project.v(153): object "inst_F" assigned a value but never read
Warning (10858): Verilog HDL warning at Project.v(178): object inst_D used but never assigned
Warning (10230): Verilog HDL assignment warning at Project.v(85): truncated value with size 4 to match size of target (1)
Critical Warning (10237): Verilog HDL warning at Project.v(123): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10240): Verilog HDL Always Construct warning at Project.v(224): inferring latch(es) for variable "jmp_D", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Project.v(224): inferring latch(es) for variable "branch_D", which holds its previous value in one or more paths through the always construct
Warning (10764): Verilog HDL warning at Project.v(355): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at Project.v(356): converting signed shift amount to unsigned
Warning (10235): Verilog HDL Always Construct warning at Project.v(357): variable "pcpred_A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Project.v(363): truncated value with size 32 to match size of target (1)
Critical Warning (10237): Verilog HDL warning at Project.v(416): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10240): Verilog HDL Always Construct warning at Project.v(462): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "inst_D" at Project.v(178) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "branch_D" at Project.v(239)
Info (10041): Inferred latch for "jmp_D" at Project.v(239)
Info (12128): Elaborating entity "Pll" for hierarchy "Pll:myPll"
Info (12128): Elaborating entity "Pll_0002" for hierarchy "Pll:myPll|Pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SXT" for hierarchy "SXT:sxt"
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:ss5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
Info (17049): 167 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "RESET_N"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 68 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 52 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 788 megabytes
    Info: Processing ended: Tue Mar 28 10:48:23 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


