{
    "code": "module TopModule (\n    input logic clk,           // Clock signal, positive edge triggered\n    input logic reset,         // Active high synchronous reset\n    output logic [3:0] q       // 4-bit output, unsigned, MSB is q[3], LSB is q[0]\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 4'b0000;      // Reset counter to 0\n        end else if (q == 4'b1001) begin\n            q <= 4'b0000;      // Wrap from 9 to 0\n        end else begin\n            q <= q + 1'b1;     // Increment counter\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}