# 32-bit-Pipelined-RISC-ALU-Architecture
RTL design and performance optimization of a 32-bit ALU with comparative adder analysis, integrated into a 5-stage pipelined RISC processor featuring data hazard detection and forwarding
