#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cde4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cde680 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1ce91e0 .functor NOT 1, L_0x1d13830, C4<0>, C4<0>, C4<0>;
L_0x1d135c0 .functor XOR 1, L_0x1d13480, L_0x1d13520, C4<0>, C4<0>;
L_0x1d13720 .functor XOR 1, L_0x1d135c0, L_0x1d13680, C4<0>, C4<0>;
v0x1d0fd40_0 .net *"_ivl_10", 0 0, L_0x1d13680;  1 drivers
v0x1d0fe40_0 .net *"_ivl_12", 0 0, L_0x1d13720;  1 drivers
v0x1d0ff20_0 .net *"_ivl_2", 0 0, L_0x1d133e0;  1 drivers
v0x1d0ffe0_0 .net *"_ivl_4", 0 0, L_0x1d13480;  1 drivers
v0x1d100c0_0 .net *"_ivl_6", 0 0, L_0x1d13520;  1 drivers
v0x1d101f0_0 .net *"_ivl_8", 0 0, L_0x1d135c0;  1 drivers
v0x1d102d0_0 .net "a", 0 0, v0x1d0d750_0;  1 drivers
v0x1d10370_0 .net "b", 0 0, v0x1d0d7f0_0;  1 drivers
v0x1d10410_0 .net "c", 0 0, v0x1d0d890_0;  1 drivers
v0x1d104b0_0 .var "clk", 0 0;
v0x1d10550_0 .net "d", 0 0, v0x1d0da00_0;  1 drivers
v0x1d105f0_0 .net "out_dut", 0 0, L_0x1d13280;  1 drivers
v0x1d10690_0 .net "out_ref", 0 0, L_0x1d11660;  1 drivers
v0x1d10730_0 .var/2u "stats1", 159 0;
v0x1d107d0_0 .var/2u "strobe", 0 0;
v0x1d10870_0 .net "tb_match", 0 0, L_0x1d13830;  1 drivers
v0x1d10930_0 .net "tb_mismatch", 0 0, L_0x1ce91e0;  1 drivers
v0x1d10b00_0 .net "wavedrom_enable", 0 0, v0x1d0daf0_0;  1 drivers
v0x1d10ba0_0 .net "wavedrom_title", 511 0, v0x1d0db90_0;  1 drivers
L_0x1d133e0 .concat [ 1 0 0 0], L_0x1d11660;
L_0x1d13480 .concat [ 1 0 0 0], L_0x1d11660;
L_0x1d13520 .concat [ 1 0 0 0], L_0x1d13280;
L_0x1d13680 .concat [ 1 0 0 0], L_0x1d11660;
L_0x1d13830 .cmp/eeq 1, L_0x1d133e0, L_0x1d13720;
S_0x1cde810 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1cde680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1cdef90 .functor NOT 1, v0x1d0d890_0, C4<0>, C4<0>, C4<0>;
L_0x1ce9aa0 .functor NOT 1, v0x1d0d7f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d10db0 .functor AND 1, L_0x1cdef90, L_0x1ce9aa0, C4<1>, C4<1>;
L_0x1d10e50 .functor NOT 1, v0x1d0da00_0, C4<0>, C4<0>, C4<0>;
L_0x1d10f80 .functor NOT 1, v0x1d0d750_0, C4<0>, C4<0>, C4<0>;
L_0x1d11080 .functor AND 1, L_0x1d10e50, L_0x1d10f80, C4<1>, C4<1>;
L_0x1d11160 .functor OR 1, L_0x1d10db0, L_0x1d11080, C4<0>, C4<0>;
L_0x1d11220 .functor AND 1, v0x1d0d750_0, v0x1d0d890_0, C4<1>, C4<1>;
L_0x1d112e0 .functor AND 1, L_0x1d11220, v0x1d0da00_0, C4<1>, C4<1>;
L_0x1d113a0 .functor OR 1, L_0x1d11160, L_0x1d112e0, C4<0>, C4<0>;
L_0x1d11510 .functor AND 1, v0x1d0d7f0_0, v0x1d0d890_0, C4<1>, C4<1>;
L_0x1d11580 .functor AND 1, L_0x1d11510, v0x1d0da00_0, C4<1>, C4<1>;
L_0x1d11660 .functor OR 1, L_0x1d113a0, L_0x1d11580, C4<0>, C4<0>;
v0x1ce9450_0 .net *"_ivl_0", 0 0, L_0x1cdef90;  1 drivers
v0x1ce94f0_0 .net *"_ivl_10", 0 0, L_0x1d11080;  1 drivers
v0x1d0bf40_0 .net *"_ivl_12", 0 0, L_0x1d11160;  1 drivers
v0x1d0c000_0 .net *"_ivl_14", 0 0, L_0x1d11220;  1 drivers
v0x1d0c0e0_0 .net *"_ivl_16", 0 0, L_0x1d112e0;  1 drivers
v0x1d0c210_0 .net *"_ivl_18", 0 0, L_0x1d113a0;  1 drivers
v0x1d0c2f0_0 .net *"_ivl_2", 0 0, L_0x1ce9aa0;  1 drivers
v0x1d0c3d0_0 .net *"_ivl_20", 0 0, L_0x1d11510;  1 drivers
v0x1d0c4b0_0 .net *"_ivl_22", 0 0, L_0x1d11580;  1 drivers
v0x1d0c590_0 .net *"_ivl_4", 0 0, L_0x1d10db0;  1 drivers
v0x1d0c670_0 .net *"_ivl_6", 0 0, L_0x1d10e50;  1 drivers
v0x1d0c750_0 .net *"_ivl_8", 0 0, L_0x1d10f80;  1 drivers
v0x1d0c830_0 .net "a", 0 0, v0x1d0d750_0;  alias, 1 drivers
v0x1d0c8f0_0 .net "b", 0 0, v0x1d0d7f0_0;  alias, 1 drivers
v0x1d0c9b0_0 .net "c", 0 0, v0x1d0d890_0;  alias, 1 drivers
v0x1d0ca70_0 .net "d", 0 0, v0x1d0da00_0;  alias, 1 drivers
v0x1d0cb30_0 .net "out", 0 0, L_0x1d11660;  alias, 1 drivers
S_0x1d0cc90 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1cde680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d0d750_0 .var "a", 0 0;
v0x1d0d7f0_0 .var "b", 0 0;
v0x1d0d890_0 .var "c", 0 0;
v0x1d0d960_0 .net "clk", 0 0, v0x1d104b0_0;  1 drivers
v0x1d0da00_0 .var "d", 0 0;
v0x1d0daf0_0 .var "wavedrom_enable", 0 0;
v0x1d0db90_0 .var "wavedrom_title", 511 0;
S_0x1d0cf30 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d0cc90;
 .timescale -12 -12;
v0x1d0d190_0 .var/2s "count", 31 0;
E_0x1cd9440/0 .event negedge, v0x1d0d960_0;
E_0x1cd9440/1 .event posedge, v0x1d0d960_0;
E_0x1cd9440 .event/or E_0x1cd9440/0, E_0x1cd9440/1;
E_0x1cd9690 .event negedge, v0x1d0d960_0;
E_0x1cc39f0 .event posedge, v0x1d0d960_0;
S_0x1d0d290 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d0cc90;
 .timescale -12 -12;
v0x1d0d490_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d0d570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d0cc90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d0dcf0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1cde680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d117c0 .functor AND 1, v0x1d0d750_0, v0x1d0d7f0_0, C4<1>, C4<1>;
L_0x1d118d0 .functor AND 1, L_0x1d117c0, L_0x1d11830, C4<1>, C4<1>;
L_0x1d11a00 .functor AND 1, L_0x1d118d0, v0x1d0da00_0, C4<1>, C4<1>;
L_0x1d11b60 .functor AND 1, v0x1d0d750_0, L_0x1d11ac0, C4<1>, C4<1>;
L_0x1d11e00 .functor AND 1, L_0x1d11b60, L_0x1d11c50, C4<1>, C4<1>;
L_0x1d11f10 .functor AND 1, L_0x1d11e00, v0x1d0da00_0, C4<1>, C4<1>;
L_0x1d12120 .functor OR 1, L_0x1d11a00, L_0x1d11f10, C4<0>, C4<0>;
L_0x1d12410 .functor AND 1, L_0x1d12230, v0x1d0d7f0_0, C4<1>, C4<1>;
L_0x1d12630 .functor AND 1, L_0x1d12410, v0x1d0d890_0, C4<1>, C4<1>;
L_0x1d126f0 .functor AND 1, L_0x1d12630, v0x1d0da00_0, C4<1>, C4<1>;
L_0x1d12810 .functor OR 1, L_0x1d12120, L_0x1d126f0, C4<0>, C4<0>;
L_0x1d128d0 .functor AND 1, v0x1d0d750_0, v0x1d0d7f0_0, C4<1>, C4<1>;
L_0x1d129b0 .functor AND 1, L_0x1d128d0, v0x1d0d890_0, C4<1>, C4<1>;
L_0x1d12b10 .functor AND 1, L_0x1d129b0, L_0x1d12a70, C4<1>, C4<1>;
L_0x1d12940 .functor OR 1, L_0x1d12810, L_0x1d12b10, C4<0>, C4<0>;
L_0x1d12d40 .functor AND 1, v0x1d0d750_0, v0x1d0d7f0_0, C4<1>, C4<1>;
L_0x1d12f20 .functor AND 1, L_0x1d12d40, L_0x1d12e40, C4<1>, C4<1>;
L_0x1d130d0 .functor AND 1, L_0x1d12f20, L_0x1d13030, C4<1>, C4<1>;
L_0x1d13280 .functor OR 1, L_0x1d12940, L_0x1d130d0, C4<0>, C4<0>;
v0x1d0dfe0_0 .net *"_ivl_0", 0 0, L_0x1d117c0;  1 drivers
v0x1d0e0c0_0 .net *"_ivl_10", 0 0, L_0x1d11b60;  1 drivers
v0x1d0e1a0_0 .net *"_ivl_13", 0 0, L_0x1d11c50;  1 drivers
v0x1d0e270_0 .net *"_ivl_14", 0 0, L_0x1d11e00;  1 drivers
v0x1d0e350_0 .net *"_ivl_16", 0 0, L_0x1d11f10;  1 drivers
v0x1d0e480_0 .net *"_ivl_18", 0 0, L_0x1d12120;  1 drivers
v0x1d0e560_0 .net *"_ivl_21", 0 0, L_0x1d12230;  1 drivers
v0x1d0e620_0 .net *"_ivl_22", 0 0, L_0x1d12410;  1 drivers
v0x1d0e700_0 .net *"_ivl_24", 0 0, L_0x1d12630;  1 drivers
v0x1d0e7e0_0 .net *"_ivl_26", 0 0, L_0x1d126f0;  1 drivers
v0x1d0e8c0_0 .net *"_ivl_28", 0 0, L_0x1d12810;  1 drivers
v0x1d0e9a0_0 .net *"_ivl_3", 0 0, L_0x1d11830;  1 drivers
v0x1d0ea60_0 .net *"_ivl_30", 0 0, L_0x1d128d0;  1 drivers
v0x1d0eb40_0 .net *"_ivl_32", 0 0, L_0x1d129b0;  1 drivers
v0x1d0ec20_0 .net *"_ivl_35", 0 0, L_0x1d12a70;  1 drivers
v0x1d0ece0_0 .net *"_ivl_36", 0 0, L_0x1d12b10;  1 drivers
v0x1d0edc0_0 .net *"_ivl_38", 0 0, L_0x1d12940;  1 drivers
v0x1d0efb0_0 .net *"_ivl_4", 0 0, L_0x1d118d0;  1 drivers
v0x1d0f090_0 .net *"_ivl_40", 0 0, L_0x1d12d40;  1 drivers
v0x1d0f170_0 .net *"_ivl_43", 0 0, L_0x1d12e40;  1 drivers
v0x1d0f230_0 .net *"_ivl_44", 0 0, L_0x1d12f20;  1 drivers
v0x1d0f310_0 .net *"_ivl_47", 0 0, L_0x1d13030;  1 drivers
v0x1d0f3d0_0 .net *"_ivl_48", 0 0, L_0x1d130d0;  1 drivers
v0x1d0f4b0_0 .net *"_ivl_6", 0 0, L_0x1d11a00;  1 drivers
v0x1d0f590_0 .net *"_ivl_9", 0 0, L_0x1d11ac0;  1 drivers
v0x1d0f650_0 .net "a", 0 0, v0x1d0d750_0;  alias, 1 drivers
v0x1d0f6f0_0 .net "b", 0 0, v0x1d0d7f0_0;  alias, 1 drivers
v0x1d0f7e0_0 .net "c", 0 0, v0x1d0d890_0;  alias, 1 drivers
v0x1d0f8d0_0 .net "d", 0 0, v0x1d0da00_0;  alias, 1 drivers
v0x1d0f9c0_0 .net "out", 0 0, L_0x1d13280;  alias, 1 drivers
L_0x1d11830 .reduce/nor v0x1d0d890_0;
L_0x1d11ac0 .reduce/nor v0x1d0d7f0_0;
L_0x1d11c50 .reduce/nor v0x1d0d890_0;
L_0x1d12230 .reduce/nor v0x1d0d750_0;
L_0x1d12a70 .reduce/nor v0x1d0da00_0;
L_0x1d12e40 .reduce/nor v0x1d0d890_0;
L_0x1d13030 .reduce/nor v0x1d0da00_0;
S_0x1d0fb20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1cde680;
 .timescale -12 -12;
E_0x1cd91e0 .event anyedge, v0x1d107d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d107d0_0;
    %nor/r;
    %assign/vec4 v0x1d107d0_0, 0;
    %wait E_0x1cd91e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d0cc90;
T_3 ;
    %fork t_1, S_0x1d0cf30;
    %jmp t_0;
    .scope S_0x1d0cf30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d0d190_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0da00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0d890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0d7f0_0, 0;
    %assign/vec4 v0x1d0d750_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc39f0;
    %load/vec4 v0x1d0d190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d0d190_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0da00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0d890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0d7f0_0, 0;
    %assign/vec4 v0x1d0d750_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cd9690;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d0d570;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd9440;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0d750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0d7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0d890_0, 0;
    %assign/vec4 v0x1d0da00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d0cc90;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1cde680;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d104b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d107d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cde680;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d104b0_0;
    %inv;
    %store/vec4 v0x1d104b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cde680;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d0d960_0, v0x1d10930_0, v0x1d102d0_0, v0x1d10370_0, v0x1d10410_0, v0x1d10550_0, v0x1d10690_0, v0x1d105f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cde680;
T_7 ;
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cde680;
T_8 ;
    %wait E_0x1cd9440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d10730_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10730_0, 4, 32;
    %load/vec4 v0x1d10870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10730_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d10730_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10730_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d10690_0;
    %load/vec4 v0x1d10690_0;
    %load/vec4 v0x1d105f0_0;
    %xor;
    %load/vec4 v0x1d10690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10730_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d10730_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10730_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/kmap2/iter0/response36/top_module.sv";
