Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\sub_bytes.vhd" into library work
Parsing entity <sub_bytes>.
Parsing architecture <Behavioral> of entity <sub_bytes>.
Parsing VHDL file "C:\Users\HP\Desktop\mix_columns.vhd" into library work
Parsing entity <mix_columns>.
Parsing architecture <Behavioral> of entity <mix_columns>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\aes_round.vhd" into library work
Parsing entity <aes_round>.
Parsing architecture <Behavioral> of entity <aes_round>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\aes_full.vhd" into library work
Parsing entity <aes_full>.
Parsing architecture <Behavioral> of entity <aes_full>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <aes_full> (architecture <Behavioral>) from library <work>.

Elaborating entity <aes_round> (architecture <Behavioral>) from library <work>.

Elaborating entity <sub_bytes> (architecture <Behavioral>) from library <work>.

Elaborating entity <mix_columns> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\aes_round.vhd" Line 97: en should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\main.vhd".
    Found 4-bit register for signal <round>.
    Found 128-bit register for signal <current_rkey>.
    Found 3-bit register for signal <rnd_counter>.
    Found 4-bit adder for signal <round[3]_GND_4_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rnd_counter[2]_GND_4_o_add_7_OUT> created at line 1241.
    Found 16x128-bit Read Only RAM for signal <round[3]_X_4_o_wide_mux_4_OUT>
    Found 3-bit comparator greater for signal <n0000> created at line 82
    Found 4-bit comparator lessequal for signal <round[3]_PWR_4_o_LessThan_2_o> created at line 84
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <main> synthesized.

Synthesizing Unit <aes_full>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\aes_full.vhd".
INFO:Xst:3210 - "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\aes_full.vhd" line 162: Output port <enable_next> of the instance <round9> is unconnected or connected to loadless signal.
    Summary:
Unit <aes_full> synthesized.

Synthesizing Unit <aes_round>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\aes_round.vhd".
    Found 128-bit register for signal <round_key>.
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <enable_next>.
    Found 128-bit register for signal <nextState>.
    Found 128-bit register for signal <round_state>.
    Found 4-bit adder for signal <cnt[3]_GND_6_o_add_5_OUT> created at line 1241.
    Found 4-bit comparator greater for signal <cnt[3]_GND_6_o_LessThan_5_o> created at line 103
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 389 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <aes_round> synthesized.

Synthesizing Unit <sub_bytes>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes_test\sub_bytes.vhd".
    Found 128-bit register for signal <sb>.
    Found 256x8-bit Read Only RAM for signal <b[127]_GND_7_o_wide_mux_0_OUT>
    Found 256x8-bit Read Only RAM for signal <b[119]_GND_7_o_wide_mux_1_OUT>
    Found 256x8-bit Read Only RAM for signal <b[111]_GND_7_o_wide_mux_2_OUT>
    Found 256x8-bit Read Only RAM for signal <b[103]_GND_7_o_wide_mux_3_OUT>
    Found 256x8-bit Read Only RAM for signal <b[95]_GND_7_o_wide_mux_4_OUT>
    Found 256x8-bit Read Only RAM for signal <b[87]_GND_7_o_wide_mux_5_OUT>
    Found 256x8-bit Read Only RAM for signal <b[79]_GND_7_o_wide_mux_6_OUT>
    Found 256x8-bit Read Only RAM for signal <b[71]_GND_7_o_wide_mux_7_OUT>
    Found 256x8-bit Read Only RAM for signal <b[63]_GND_7_o_wide_mux_8_OUT>
    Found 256x8-bit Read Only RAM for signal <b[55]_GND_7_o_wide_mux_9_OUT>
    Found 256x8-bit Read Only RAM for signal <b[47]_GND_7_o_wide_mux_10_OUT>
    Found 256x8-bit Read Only RAM for signal <b[39]_GND_7_o_wide_mux_11_OUT>
    Found 256x8-bit Read Only RAM for signal <b[31]_GND_7_o_wide_mux_12_OUT>
    Found 256x8-bit Read Only RAM for signal <b[23]_GND_7_o_wide_mux_13_OUT>
    Found 256x8-bit Read Only RAM for signal <b[15]_GND_7_o_wide_mux_14_OUT>
    Found 256x8-bit Read Only RAM for signal <b[7]_GND_7_o_wide_mux_15_OUT>
    Summary:
	inferred  16 RAM(s).
	inferred 128 D-type flip-flop(s).
Unit <sub_bytes> synthesized.

Synthesizing Unit <mix_columns>.
    Related source file is "C:\Users\HP\Desktop\mix_columns.vhd".
    Found 128-bit register for signal <outBytes>.
    Found 256x16-bit Read Only RAM for signal <_n0420>
    Found 256x16-bit Read Only RAM for signal <_n0677>
    Found 256x16-bit Read Only RAM for signal <_n0934>
    Found 256x16-bit Read Only RAM for signal <_n1191>
    Found 256x16-bit Read Only RAM for signal <_n1448>
    Found 256x16-bit Read Only RAM for signal <_n1705>
    Found 256x16-bit Read Only RAM for signal <_n1962>
    Found 256x16-bit Read Only RAM for signal <_n2219>
    Found 256x16-bit Read Only RAM for signal <_n2476>
    Found 256x16-bit Read Only RAM for signal <_n2733>
    Found 256x16-bit Read Only RAM for signal <_n2990>
    Found 256x16-bit Read Only RAM for signal <_n3247>
    Found 256x16-bit Read Only RAM for signal <_n3504>
    Found 256x16-bit Read Only RAM for signal <_n3761>
    Found 256x16-bit Read Only RAM for signal <_n4018>
    Found 256x16-bit Read Only RAM for signal <_n4275>
    Summary:
	inferred  16 RAM(s).
	inferred 128 D-type flip-flop(s).
Unit <mix_columns> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 305
 16x128-bit single-port Read Only RAM                  : 1
 256x16-bit single-port Read Only RAM                  : 144
 256x8-bit single-port Read Only RAM                   : 160
# Adders/Subtractors                                   : 11
 3-bit adder                                           : 1
 4-bit adder                                           : 10
# Registers                                            : 67
 1-bit register                                        : 9
 128-bit register                                      : 47
 3-bit register                                        : 1
 4-bit register                                        : 10
# Comparators                                          : 11
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 9
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 3-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 155
 128-bit xor2                                          : 11
 8-bit xor4                                            : 144

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <aes_full>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[7]_GND_7_o_wide_mux_15_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<7:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[15]_GND_7_o_wide_mux_14_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<47:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[31]_GND_7_o_wide_mux_12_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<127:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[23]_GND_7_o_wide_mux_13_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<87:80>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[39]_GND_7_o_wide_mux_11_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<39:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[47]_GND_7_o_wide_mux_10_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<79:72>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[55]_GND_7_o_wide_mux_9_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<119:112>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[71]_GND_7_o_wide_mux_7_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<71:64>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[63]_GND_7_o_wide_mux_8_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[79]_GND_7_o_wide_mux_6_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<111:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[87]_GND_7_o_wide_mux_5_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[95]_GND_7_o_wide_mux_4_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<63:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[111]_GND_7_o_wide_mux_2_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[103]_GND_7_o_wide_mux_3_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<103:96>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[119]_GND_7_o_wide_mux_1_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<55:48>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <nextState> prevents it from being combined with the RAM <sbox/Mram_b[127]_GND_7_o_wide_mux_0_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<95:88>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sbox/Mram_b[15]_GND_7_o_wide_mux_14_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <sbox/sb_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<47:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <state12>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sbox/Mram_b[7]_GND_7_o_wide_mux_15_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <sbox/sb_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<7:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <state12>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sbox/Mram_b[23]_GND_7_o_wide_mux_13_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <sbox/sb_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<87:80>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <state12>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sbox/Mram_b[31]_GND_7_o_wide_mux_12_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <sbox/sb_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<127:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <state12>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sbox/Mram_b[39]_GND_7_o_wide_mux_11_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <sbox/sb_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state10<39:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <state12>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[55]_GND_7_o_wide_mux_9_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[47]_GND_7_o_wide_mux_10_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[63]_GND_7_o_wide_mux_8_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[79]_GND_7_o_wide_mux_6_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[71]_GND_7_o_wide_mux_7_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[87]_GND_7_o_wide_mux_5_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[103]_GND_7_o_wide_mux_3_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[95]_GND_7_o_wide_mux_4_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[111]_GND_7_o_wide_mux_2_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[119]_GND_7_o_wide_mux_1_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
INFO:Xst:3230 - The RAM description <sbox/Mram_b[127]_GND_7_o_wide_mux_0_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
Unit <aes_full> synthesized (advanced).

Synthesizing (advanced) Unit <aes_round>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3226 - The RAM <mixcolumns/Mram__n3761> will be implemented as a BLOCK RAM, absorbing the following register(s): <sbox/sb_sliced_sliced_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sbox/b[87]_GND_7_o_wide_mux_5_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n3504> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<127:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mixcolumns/Mram__n4275> will be implemented as a BLOCK RAM, absorbing the following register(s): <sbox/sb_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sbox/b[7]_GND_7_o_wide_mux_15_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mixcolumns/Mram__n4018> will be implemented as a BLOCK RAM, absorbing the following register(s): <sbox/sb_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sbox/b[47]_GND_7_o_wide_mux_10_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n2733> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<119:112>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n2476> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n3247> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<39:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n2990> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<79:72>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n1448> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<63:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n1705> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n2219> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<71:64>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n1962> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<111:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n0677> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<55:48>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n0420> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<95:88>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n1191> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<103:96>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mixcolumns/Mram__n0934> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <after_sbox<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[7]_GND_7_o_wide_mux_15_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[15]_GND_7_o_wide_mux_14_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[23]_GND_7_o_wide_mux_13_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[31]_GND_7_o_wide_mux_12_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[39]_GND_7_o_wide_mux_11_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<39:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[55]_GND_7_o_wide_mux_9_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<55:48>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[47]_GND_7_o_wide_mux_10_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<47:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[63]_GND_7_o_wide_mux_8_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<63:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[71]_GND_7_o_wide_mux_7_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<71:64>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[79]_GND_7_o_wide_mux_6_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<79:72>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[87]_GND_7_o_wide_mux_5_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<87:80>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[95]_GND_7_o_wide_mux_4_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<95:88>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[103]_GND_7_o_wide_mux_3_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<103:96>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[111]_GND_7_o_wide_mux_2_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<111:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[127]_GND_7_o_wide_mux_0_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<127:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <sbox/Mram_b[119]_GND_7_o_wide_mux_1_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_state<119:112>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <aes_round> synthesized (advanced).

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <round>: 1 register on signal <round>.
The following registers are absorbed into counter <rnd_counter>: 1 register on signal <rnd_counter>.
INFO:Xst:3231 - The small RAM <Mram_round[3]_X_4_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round[3]_GND_4_o_add_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 305
 16x128-bit single-port distributed Read Only RAM      : 1
 256x16-bit single-port block Read Only RAM            : 27
 256x16-bit single-port distributed Read Only RAM      : 117
 256x8-bit single-port block Read Only RAM             : 5
 256x8-bit single-port distributed Read Only RAM       : 155
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 11
 3-bit up counter                                      : 1
 4-bit up counter                                      : 10
# Registers                                            : 5984
 Flip-Flops                                            : 5984
# Comparators                                          : 11
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 9
 4-bit comparator lessequal                            : 1
# Xors                                                 : 155
 128-bit xor2                                          : 11
 8-bit xor4                                            : 144

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sbox/Mram_b[15]_GND_7_o_wide_mux_14_OUT>, <sbox/Mram_b[7]_GND_7_o_wide_mux_15_OUT> are packed into the single block RAM <sbox/Mram_b[15]_GND_7_o_wide_mux_14_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sbox/Mram_b[23]_GND_7_o_wide_mux_13_OUT>, <sbox/Mram_b[31]_GND_7_o_wide_mux_12_OUT> are packed into the single block RAM <sbox/Mram_b[23]_GND_7_o_wide_mux_13_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round9/mixcolumns/Mram__n4275>, <round9/mixcolumns/Mram__n4018> are packed into the single block RAM <round9/mixcolumns/Mram__n42751>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round9/mixcolumns/Mram__n3761>, <round8/mixcolumns/Mram__n3761> are packed into the single block RAM <round9/mixcolumns/Mram__n37611>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round8/mixcolumns/Mram__n4018>, <round8/mixcolumns/Mram__n4275> are packed into the single block RAM <round8/mixcolumns/Mram__n40181>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round7/mixcolumns/Mram__n4018>, <round7/mixcolumns/Mram__n4275> are packed into the single block RAM <round7/mixcolumns/Mram__n40181>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round7/mixcolumns/Mram__n3761>, <round6/mixcolumns/Mram__n4018> are packed into the single block RAM <round7/mixcolumns/Mram__n37611>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round6/mixcolumns/Mram__n4275>, <round6/mixcolumns/Mram__n3761> are packed into the single block RAM <round6/mixcolumns/Mram__n42751>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round5/mixcolumns/Mram__n4275>, <round5/mixcolumns/Mram__n4018> are packed into the single block RAM <round5/mixcolumns/Mram__n42751>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round5/mixcolumns/Mram__n3761>, <round4/mixcolumns/Mram__n3761> are packed into the single block RAM <round5/mixcolumns/Mram__n37611>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round4/mixcolumns/Mram__n4018>, <round4/mixcolumns/Mram__n4275> are packed into the single block RAM <round4/mixcolumns/Mram__n40181>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round3/mixcolumns/Mram__n4018>, <round3/mixcolumns/Mram__n4275> are packed into the single block RAM <round3/mixcolumns/Mram__n40181>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round3/mixcolumns/Mram__n3761>, <round2/mixcolumns/Mram__n4018> are packed into the single block RAM <round3/mixcolumns/Mram__n37611>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round2/mixcolumns/Mram__n4275>, <round2/mixcolumns/Mram__n3761> are packed into the single block RAM <round2/mixcolumns/Mram__n42751>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <round1/mixcolumns/Mram__n4275>, <round1/mixcolumns/Mram__n4018> are packed into the single block RAM <round1/mixcolumns/Mram__n42751>
INFO:Xst:2261 - The FF/Latch <current_rkey_104> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <current_rkey_117> 
INFO:Xst:2261 - The FF/Latch <current_rkey_44> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <current_rkey_124> 
INFO:Xst:2261 - The FF/Latch <current_rkey_27> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <current_rkey_127> 
INFO:Xst:2261 - The FF/Latch <current_rkey_12> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <current_rkey_92> 
INFO:Xst:2261 - The FF/Latch <current_rkey_8> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <current_rkey_21> 
INFO:Xst:2261 - The FF/Latch <current_rkey_40> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <current_rkey_53> 
INFO:Xst:2261 - The FF/Latch <current_rkey_72> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <current_rkey_85> 
INFO:Xst:2261 - The FF/Latch <current_rkey_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <current_rkey_96> 

Optimizing unit <main> ...

Optimizing unit <aes_full> ...
WARNING:Xst:1293 - FF/Latch <aes/round9/cnt_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round9/cnt_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round8/cnt_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round8/cnt_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round7/cnt_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round7/cnt_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round6/cnt_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round6/cnt_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round5/cnt_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round5/cnt_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round4/cnt_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round4/cnt_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round3/cnt_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round3/cnt_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round2/cnt_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round2/cnt_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round1/cnt_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <aes/round1/cnt_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <aes/round7/round_key_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round7/round_key_40> 
INFO:Xst:2261 - The FF/Latch <aes/round8/round_key_117> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round8/round_key_104> 
INFO:Xst:2261 - The FF/Latch <aes/round3/round_key_85> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round3/round_key_72> 
INFO:Xst:2261 - The FF/Latch <aes/round8/round_key_124> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round8/round_key_44> 
INFO:Xst:2261 - The FF/Latch <aes/round3/round_key_92> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round3/round_key_12> 
INFO:Xst:2261 - The FF/Latch <aes/round8/round_key_127> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round8/round_key_27> 
INFO:Xst:2261 - The FF/Latch <aes/round3/round_key_96> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round3/round_key_1> 
INFO:Xst:2261 - The FF/Latch <aes/round1/round_key_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round1/round_key_8> 
INFO:Xst:2261 - The FF/Latch <aes/round7/round_key_85> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round7/round_key_72> 
INFO:Xst:2261 - The FF/Latch <aes/round7/round_key_92> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round7/round_key_12> 
INFO:Xst:2261 - The FF/Latch <aes/round7/round_key_96> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round7/round_key_1> 
INFO:Xst:2261 - The FF/Latch <aes/round5/round_key_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round5/round_key_8> 
INFO:Xst:2261 - The FF/Latch <aes/round1/round_key_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round1/round_key_40> 
INFO:Xst:2261 - The FF/Latch <aes/round9/round_key_117> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round9/round_key_104> 
INFO:Xst:2261 - The FF/Latch <aes/round9/round_key_124> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round9/round_key_44> 
INFO:Xst:2261 - The FF/Latch <aes/round9/round_key_127> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round9/round_key_27> 
INFO:Xst:2261 - The FF/Latch <aes/round9/round_key_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round9/round_key_8> 
INFO:Xst:2261 - The FF/Latch <aes/round5/round_key_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round5/round_key_40> 
INFO:Xst:2261 - The FF/Latch <aes/round6/round_key_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round6/round_key_8> 
INFO:Xst:2261 - The FF/Latch <aes/round1/round_key_85> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round1/round_key_72> 
INFO:Xst:2261 - The FF/Latch <aes/round1/round_key_92> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round1/round_key_12> 
INFO:Xst:2261 - The FF/Latch <aes/round7/round_key_117> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round7/round_key_104> 
INFO:Xst:2261 - The FF/Latch <aes/round1/round_key_96> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round1/round_key_1> 
INFO:Xst:2261 - The FF/Latch <aes/round7/round_key_124> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round7/round_key_44> 
INFO:Xst:2261 - The FF/Latch <aes/round7/round_key_127> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round7/round_key_27> 
INFO:Xst:2261 - The FF/Latch <aes/round9/round_key_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round9/round_key_40> 
INFO:Xst:2261 - The FF/Latch <aes/round5/round_key_85> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round5/round_key_72> 
INFO:Xst:2261 - The FF/Latch <aes/round5/round_key_92> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round5/round_key_12> 
INFO:Xst:2261 - The FF/Latch <aes/round6/round_key_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round6/round_key_40> 
INFO:Xst:2261 - The FF/Latch <aes/round5/round_key_96> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round5/round_key_1> 
INFO:Xst:2261 - The FF/Latch <aes/round5/round_key_117> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round5/round_key_104> 
INFO:Xst:2261 - The FF/Latch <aes/round5/round_key_124> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round5/round_key_44> 
INFO:Xst:2261 - The FF/Latch <aes/round5/round_key_127> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round5/round_key_27> 
INFO:Xst:2261 - The FF/Latch <aes/round9/round_key_85> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round9/round_key_72> 
INFO:Xst:2261 - The FF/Latch <aes/round9/round_key_92> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round9/round_key_12> 
INFO:Xst:2261 - The FF/Latch <aes/round6/round_key_85> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round6/round_key_72> 
INFO:Xst:2261 - The FF/Latch <aes/round9/round_key_96> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round9/round_key_1> 
INFO:Xst:2261 - The FF/Latch <aes/round6/round_key_92> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round6/round_key_12> 
INFO:Xst:2261 - The FF/Latch <aes/round6/round_key_96> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round6/round_key_1> 
INFO:Xst:2261 - The FF/Latch <aes/round3/round_key_117> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round3/round_key_104> 
INFO:Xst:2261 - The FF/Latch <aes/round3/round_key_124> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round3/round_key_44> 
INFO:Xst:2261 - The FF/Latch <aes/round4/round_key_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round4/round_key_8> 
INFO:Xst:2261 - The FF/Latch <aes/round3/round_key_127> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round3/round_key_27> 
INFO:Xst:2261 - The FF/Latch <aes/round6/round_key_117> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round6/round_key_104> 
INFO:Xst:2261 - The FF/Latch <aes/round6/round_key_124> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round6/round_key_44> 
INFO:Xst:2261 - The FF/Latch <aes/round8/round_key_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round8/round_key_8> 
INFO:Xst:2261 - The FF/Latch <aes/round1/round_key_117> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round1/round_key_104> 
INFO:Xst:2261 - The FF/Latch <aes/round6/round_key_127> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round6/round_key_27> 
INFO:Xst:2261 - The FF/Latch <aes/round1/round_key_124> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round1/round_key_44> 
INFO:Xst:2261 - The FF/Latch <aes/round4/round_key_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round4/round_key_40> 
INFO:Xst:2261 - The FF/Latch <aes/round1/round_key_127> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round1/round_key_27> 
INFO:Xst:2261 - The FF/Latch <aes/round4/round_key_117> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round4/round_key_104> 
INFO:Xst:2261 - The FF/Latch <aes/round4/round_key_124> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round4/round_key_44> 
INFO:Xst:2261 - The FF/Latch <aes/round8/round_key_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round8/round_key_40> 
INFO:Xst:2261 - The FF/Latch <aes/round4/round_key_85> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round4/round_key_72> 
INFO:Xst:2261 - The FF/Latch <aes/round4/round_key_127> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round4/round_key_27> 
INFO:Xst:2261 - The FF/Latch <aes/round4/round_key_92> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round4/round_key_12> 
INFO:Xst:2261 - The FF/Latch <aes/round4/round_key_96> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round4/round_key_1> 
INFO:Xst:2261 - The FF/Latch <aes/round2/round_key_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round2/round_key_8> 
INFO:Xst:2261 - The FF/Latch <aes/round2/round_key_117> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round2/round_key_104> 
INFO:Xst:2261 - The FF/Latch <aes/round8/round_key_85> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round8/round_key_72> 
INFO:Xst:2261 - The FF/Latch <aes/round2/round_key_124> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round2/round_key_44> 
INFO:Xst:2261 - The FF/Latch <aes/round8/round_key_92> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round8/round_key_12> 
INFO:Xst:2261 - The FF/Latch <aes/round2/round_key_127> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round2/round_key_27> 
INFO:Xst:2261 - The FF/Latch <aes/round8/round_key_96> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round8/round_key_1> 
INFO:Xst:2261 - The FF/Latch <aes/round2/round_key_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round2/round_key_40> 
INFO:Xst:2261 - The FF/Latch <aes/round3/round_key_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round3/round_key_8> 
INFO:Xst:2261 - The FF/Latch <aes/round7/round_key_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round7/round_key_8> 
INFO:Xst:2261 - The FF/Latch <aes/round2/round_key_85> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round2/round_key_72> 
INFO:Xst:2261 - The FF/Latch <aes/round2/round_key_92> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round2/round_key_12> 
INFO:Xst:2261 - The FF/Latch <aes/round3/round_key_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round3/round_key_40> 
INFO:Xst:2261 - The FF/Latch <aes/round2/round_key_96> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <aes/round2/round_key_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 157.
Optimizing block <main> to meet ratio 100 (+ 5) of 2278 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <main>, final ratio is 158.
FlipFlop aes/round1/cnt_0 has been replicated 1 time(s)
FlipFlop aes/round1/cnt_1 has been replicated 2 time(s)
FlipFlop round_1 has been replicated 1 time(s)
FlipFlop round_2 has been replicated 1 time(s)
FlipFlop round_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5935
 Flip-Flops                                            : 5935

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 14693
#      GND                         : 1
#      INV                         : 9
#      LUT2                        : 971
#      LUT3                        : 355
#      LUT4                        : 3265
#      LUT5                        : 140
#      LUT6                        : 6231
#      MUXF7                       : 2480
#      MUXF8                       : 1240
#      VCC                         : 1
# FlipFlops/Latches                : 5935
#      FD                          : 3551
#      FDE                         : 2384
# RAMS                             : 17
#      RAMB8BWER                   : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 257
#      IBUF                        : 129
#      OBUF                        : 128

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5935  out of  18224    32%  
 Number of Slice LUTs:                10971  out of   9112   120% (*) 
    Number used as Logic:             10971  out of   9112   120% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  12212
   Number with an unused Flip Flop:    6277  out of  12212    51%  
   Number with an unused LUT:          1241  out of  12212    10%  
   Number of fully used LUT-FF pairs:  4694  out of  12212    38%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                         258
 Number of bonded IOBs:                 258  out of    232   111% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of     32    28%  
    Number using Block RAM only:          9
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5952  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.223ns (Maximum Frequency: 236.812MHz)
   Minimum input arrival time before clock: 6.047ns
   Maximum output required time after clock: 6.629ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.223ns (frequency: 236.812MHz)
  Total number of paths / destination ports: 64779 / 8571
-------------------------------------------------------------------------
Delay:               4.223ns (Levels of Logic = 3)
  Source:            aes/round1/round_state_84 (FF)
  Destination:       aes_round1/mixcolumns/Mram__n3761 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: aes/round1/round_state_84 to aes_round1/mixcolumns/Mram__n3761
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.525   1.992  aes/round1/round_state_84 (aes/round1/round_state_84)
     LUT6:I0->O            1   0.254   0.000  aes_round1/sbox/Mram_b[87]_GND_7_o_wide_mux_5_OUT6 (aes_round1/sbox/Mram_b[87]_GND_7_o_wide_mux_5_OUT6)
     MUXF7:I1->O           1   0.175   0.000  aes_round1/sbox/Mram_b[87]_GND_7_o_wide_mux_5_OUT6_f7 (aes_round1/sbox/Mram_b[87]_GND_7_o_wide_mux_5_OUT6_f7)
     MUXF8:I1->O           2   0.152   0.725  aes_round1/sbox/Mram_b[87]_GND_7_o_wide_mux_5_OUT6_f8 (aes/round1/sbox/b[87]_GND_7_o_wide_mux_5_OUT<3>)
     RAMB8BWER:ADDRAWRADDR7        0.400          aes_round1/mixcolumns/Mram__n3761
    ----------------------------------------
    Total                      4.223ns (1.506ns logic, 2.717ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 640 / 512
-------------------------------------------------------------------------
Offset:              6.047ns (Levels of Logic = 3)
  Source:            en (PAD)
  Destination:       current_rkey_0 (FF)
  Destination Clock: clk rising

  Data Path: en to current_rkey_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           389   1.328   2.876  en_IBUF (en_IBUF)
     LUT5:I0->O           19   0.254   1.261  _n0048_inv_rstpot (_n0048_inv_rstpot)
     LUT6:I5->O            1   0.254   0.000  current_rkey_0_dpot (current_rkey_0_dpot)
     FDE:D                     0.074          current_rkey_0
    ----------------------------------------
    Total                      6.047ns (1.910ns logic, 4.137ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 256 / 128
-------------------------------------------------------------------------
Offset:              6.629ns (Levels of Logic = 2)
  Source:            aes_sbox/Mram_b[23]_GND_7_o_wide_mux_13_OUT1 (RAM)
  Destination:       ciphertext<31> (PAD)
  Source Clock:      clk rising

  Data Path: aes_sbox/Mram_b[23]_GND_7_o_wide_mux_13_OUT1 to ciphertext<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO7    1   2.100   0.682  aes_sbox/Mram_b[23]_GND_7_o_wide_mux_13_OUT1 (aes/state12<31>)
     LUT2:I1->O            1   0.254   0.681  aes/Mxor_ct_31_xo<0>1 (ciphertext_31_OBUF)
     OBUF:I->O                 2.912          ciphertext_31_OBUF (ciphertext<31>)
    ----------------------------------------
    Total                      6.629ns (5.266ns logic, 1.363ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.223|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 57.00 secs
Total CPU time to Xst completion: 57.22 secs
 
--> 

Total memory usage is 404380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :  161 (   0 filtered)

