Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  9 00:46:57 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HTDI20_timing_summary_routed.rpt -pb HTDI20_timing_summary_routed.pb -rpx HTDI20_timing_summary_routed.rpx -warn_on_violation
| Design       : HTDI20
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     252         
LUTAR-1    Warning           LUT drives async reset alert    9           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (286)
5. checking no_input_delay (12)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4225)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: LCB_IN[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: LCB_IN[3] (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/Q (HIGH)

 There are 238 register/latch pins with no clock driven by root clock pin: UC/SUC/s_estado_reg[0]/Q (HIGH)

 There are 238 register/latch pins with no clock driven by root clock pin: UC/SUC/s_estado_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: UC/Sinc_BREQ/s_QB2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Sinc_BREQ/s_QB3_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: UC/Sinc_BREQ/s_QB4_reg/Q (HIGH)

 There are 213 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/CONTADOR/MAIN.S_reg[6]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/CONTADOR/MAIN.S_reg[7]/Q (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[0]/Q (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[1]/Q (HIGH)

 There are 230 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/Q (HIGH)

 There are 230 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/Q (HIGH)

 There are 230 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q (HIGH)

 There are 230 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/Q (HIGH)

 There are 230 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (286)
--------------------------------------------------
 There are 286 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  328          inf        0.000                      0                  328           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           324 Endpoints
Min Delay           324 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LDB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.288ns  (logic 5.315ns (23.849%)  route 16.972ns (76.151%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          1.107     1.526    UC/SUC/s_estado_reg[1]_0
    SLICE_X57Y78         LUT3 (Prop_lut3_I0_O)        0.324     1.850 f  UC/SUC/your_instance_name_i_15/O
                         net (fo=366, routed)         6.030     7.880    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.354     8.234 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[45]_INST_0_i_10/O
                         net (fo=16, routed)          1.296     9.530    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[45]_INST_0_i_10_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.328     9.858 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           0.600    10.458    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.582 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.637    11.219    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I1_O)        0.124    11.343 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.403    12.746    UC/Uni_Micropro/UCROM/ICB[11]
    SLICE_X57Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.870 f  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           5.899    18.769    LDB_IOBUF[6]_inst/T
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.518    22.288 r  LDB_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.288    LDB[6]
    A15                                                               r  LDB[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LDB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.806ns  (logic 5.317ns (24.384%)  route 16.489ns (75.616%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          1.107     1.526    UC/SUC/s_estado_reg[1]_0
    SLICE_X57Y78         LUT3 (Prop_lut3_I0_O)        0.324     1.850 f  UC/SUC/your_instance_name_i_15/O
                         net (fo=366, routed)         6.030     7.880    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.354     8.234 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[45]_INST_0_i_10/O
                         net (fo=16, routed)          1.296     9.530    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[45]_INST_0_i_10_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.328     9.858 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           0.600    10.458    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.582 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.637    11.219    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I1_O)        0.124    11.343 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.403    12.746    UC/Uni_Micropro/UCROM/ICB[11]
    SLICE_X57Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.870 f  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           5.416    18.286    LDB_IOBUF[4]_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    21.806 r  LDB_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.806    LDB[4]
    C15                                                               r  LDB[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LDB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.676ns  (logic 5.337ns (24.622%)  route 16.339ns (75.378%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          1.107     1.526    UC/SUC/s_estado_reg[1]_0
    SLICE_X57Y78         LUT3 (Prop_lut3_I0_O)        0.324     1.850 f  UC/SUC/your_instance_name_i_15/O
                         net (fo=366, routed)         6.030     7.880    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.354     8.234 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[45]_INST_0_i_10/O
                         net (fo=16, routed)          1.296     9.530    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[45]_INST_0_i_10_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.328     9.858 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           0.600    10.458    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.582 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.637    11.219    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I1_O)        0.124    11.343 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.403    12.746    UC/Uni_Micropro/UCROM/ICB[11]
    SLICE_X57Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.870 f  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           5.266    18.136    LDB_IOBUF[7]_inst/T
    B15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.540    21.676 r  LDB_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.676    LDB[7]
    B15                                                               r  LDB[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Arq_Fisica/DR/HC374/main_process.v_D_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.581ns  (logic 2.528ns (11.714%)  route 19.053ns (88.286%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          1.107     1.526    UC/SUC/s_estado_reg[1]_0
    SLICE_X57Y78         LUT3 (Prop_lut3_I0_O)        0.324     1.850 r  UC/SUC/your_instance_name_i_15/O
                         net (fo=366, routed)         5.851     7.702    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X41Y79         LUT5 (Prop_lut5_I3_O)        0.358     8.060 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_35/O
                         net (fo=1, routed)           0.433     8.493    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.326     8.819 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_19/O
                         net (fo=2, routed)           1.003     9.822    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_19_n_0
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.946 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           1.427    11.373    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.497 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=26, routed)          2.450    13.947    UC/Uni_Micropro/UCROM/spo[18]
    SLICE_X59Y72         LUT2 (Prop_lut2_I0_O)        0.154    14.101 r  UC/Uni_Micropro/UCROM/VECTOR[2]_i_18/O
                         net (fo=1, routed)           0.808    14.909    UC/Uni_Micropro/UCROM/VECTOR[2]_i_18_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.327    15.236 r  UC/Uni_Micropro/UCROM/VECTOR[2]_i_14/O
                         net (fo=1, routed)           1.032    16.268    UC/Uni_Micropro/UCROM/VECTOR[2]_i_14_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    16.392 r  UC/Uni_Micropro/UCROM/VECTOR[2]_i_8/O
                         net (fo=1, routed)           1.012    17.404    UC/Uni_Micropro/UCROM/VECTOR[2]_i_8_n_0
    SLICE_X52Y67         LUT3 (Prop_lut3_I2_O)        0.124    17.528 r  UC/Uni_Micropro/UCROM/VECTOR[2]_i_6/O
                         net (fo=1, routed)           0.971    18.499    UC/Uni_Micropro/UCROM/VECTOR[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.623 r  UC/Uni_Micropro/UCROM/VECTOR[2]_i_1/O
                         net (fo=21, routed)          2.958    21.581    Arq_Fisica/DR/HC374/IDB[1]
    SLICE_X64Y82         FDRE                                         r  Arq_Fisica/DR/HC374/main_process.v_D_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LDB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.513ns  (logic 5.324ns (24.748%)  route 16.189ns (75.252%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          1.107     1.526    UC/SUC/s_estado_reg[1]_0
    SLICE_X57Y78         LUT3 (Prop_lut3_I0_O)        0.324     1.850 f  UC/SUC/your_instance_name_i_15/O
                         net (fo=366, routed)         6.030     7.880    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.354     8.234 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[45]_INST_0_i_10/O
                         net (fo=16, routed)          1.296     9.530    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[45]_INST_0_i_10_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.328     9.858 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           0.600    10.458    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.582 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.637    11.219    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I1_O)        0.124    11.343 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.403    12.746    UC/Uni_Micropro/UCROM/ICB[11]
    SLICE_X57Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.870 f  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           5.116    17.986    LDB_IOBUF[2]_inst/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    21.513 r  LDB_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.513    LDB[2]
    A16                                                               r  LDB[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.167ns  (logic 4.115ns (19.441%)  route 17.052ns (80.559%))
  Logic Levels:           18  (CARRY4=5 FDCE=1 LUT2=1 LUT4=4 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          1.129     1.548    Arq_Fisica/PSW_FINAL/IM_FLAG/s_estado[1]
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.296     1.844 r  Arq_Fisica/PSW_FINAL/IM_FLAG/your_instance_name_i_17/O
                         net (fo=1, routed)           0.286     2.130    UC/SUC/your_instance_name_i_8_0
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.254 r  UC/SUC/your_instance_name_i_16/O
                         net (fo=341, routed)         4.693     6.947    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[8]
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.071 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[93]_INST_0_i_1/O
                         net (fo=47, routed)          2.511     9.582    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[93]_INST_0_i_1_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.706 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0_i_6/O
                         net (fo=1, routed)           1.085    10.792    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0_i_6_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0/O
                         net (fo=27, routed)          1.499    12.414    Arq_Fisica/ULA/spo[1]
    SLICE_X48Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.538 r  Arq_Fisica/ULA/i___0_carry_i_3/O
                         net (fo=2, routed)           1.245    13.784    Arq_Fisica/ULA/i___0_carry_i_3_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.908 r  Arq_Fisica/ULA/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.908    Arq_Fisica/ULA/i___0_carry_i_6_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.458 r  Arq_Fisica/ULA/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.458    Arq_Fisica/ULA/_inferred__1/i___0_carry_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.792 r  Arq_Fisica/ULA/_inferred__1/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.434    15.226    UC/Uni_Micropro/UCROM/data0[5]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.303    15.529 r  UC/Uni_Micropro/UCROM/Q_C_i_7/O
                         net (fo=2, routed)           0.858    16.387    UC/Uni_Micropro/UCROM/Q_C_i_7_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I4_O)        0.124    16.511 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_7/O
                         net (fo=1, routed)           0.586    17.097    UC/Uni_Micropro/UCROM/Arq_Fisica/ULA/s_S[5]
    SLICE_X52Y67         LUT4 (Prop_lut4_I2_O)        0.124    17.221 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_6/O
                         net (fo=1, routed)           0.812    18.033    UC/Uni_Micropro/UCROM/VECTOR[6]_i_6_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.157 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_1/O
                         net (fo=20, routed)          1.913    20.070    UC/Uni_Micropro/UCROM/VECTOR_reg[5]
    SLICE_X54Y70         LUT4 (Prop_lut4_I3_O)        0.124    20.194 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_8/O
                         net (fo=1, routed)           0.000    20.194    UC/Uni_Micropro/UCROM/CUENTA[4]_i_8_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.727 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.844 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    20.844    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.167 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    21.167    Arq_Fisica/IX/CUENTA_reg[15]_0[1]
    SLICE_X54Y72         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.159ns  (logic 4.107ns (19.410%)  route 17.052ns (80.590%))
  Logic Levels:           18  (CARRY4=5 FDCE=1 LUT2=1 LUT4=4 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          1.129     1.548    Arq_Fisica/PSW_FINAL/IM_FLAG/s_estado[1]
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.296     1.844 r  Arq_Fisica/PSW_FINAL/IM_FLAG/your_instance_name_i_17/O
                         net (fo=1, routed)           0.286     2.130    UC/SUC/your_instance_name_i_8_0
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.254 r  UC/SUC/your_instance_name_i_16/O
                         net (fo=341, routed)         4.693     6.947    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[8]
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.071 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[93]_INST_0_i_1/O
                         net (fo=47, routed)          2.511     9.582    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[93]_INST_0_i_1_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.706 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0_i_6/O
                         net (fo=1, routed)           1.085    10.792    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0_i_6_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0/O
                         net (fo=27, routed)          1.499    12.414    Arq_Fisica/ULA/spo[1]
    SLICE_X48Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.538 r  Arq_Fisica/ULA/i___0_carry_i_3/O
                         net (fo=2, routed)           1.245    13.784    Arq_Fisica/ULA/i___0_carry_i_3_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.908 r  Arq_Fisica/ULA/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.908    Arq_Fisica/ULA/i___0_carry_i_6_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.458 r  Arq_Fisica/ULA/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.458    Arq_Fisica/ULA/_inferred__1/i___0_carry_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.792 r  Arq_Fisica/ULA/_inferred__1/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.434    15.226    UC/Uni_Micropro/UCROM/data0[5]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.303    15.529 r  UC/Uni_Micropro/UCROM/Q_C_i_7/O
                         net (fo=2, routed)           0.858    16.387    UC/Uni_Micropro/UCROM/Q_C_i_7_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I4_O)        0.124    16.511 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_7/O
                         net (fo=1, routed)           0.586    17.097    UC/Uni_Micropro/UCROM/Arq_Fisica/ULA/s_S[5]
    SLICE_X52Y67         LUT4 (Prop_lut4_I2_O)        0.124    17.221 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_6/O
                         net (fo=1, routed)           0.812    18.033    UC/Uni_Micropro/UCROM/VECTOR[6]_i_6_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.157 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_1/O
                         net (fo=20, routed)          1.913    20.070    UC/Uni_Micropro/UCROM/VECTOR_reg[5]
    SLICE_X54Y70         LUT4 (Prop_lut4_I3_O)        0.124    20.194 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_8/O
                         net (fo=1, routed)           0.000    20.194    UC/Uni_Micropro/UCROM/CUENTA[4]_i_8_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.727 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.844 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    20.844    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.159 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    21.159    Arq_Fisica/IX/CUENTA_reg[15]_0[3]
    SLICE_X54Y72         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LAB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.141ns  (logic 4.623ns (21.866%)  route 16.518ns (78.134%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE                         0.000     0.000 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/Q
                         net (fo=218, routed)         5.269     5.725    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.849 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g64_b5/O
                         net (fo=10, routed)          1.331     7.180    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g64_b5_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.304 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_13/O
                         net (fo=2, routed)           0.816     8.120    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_13_n_0
    SLICE_X37Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.244 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.667     8.911    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=7, routed)           2.007    11.042    UC/Sinc_BREQ/spo[0]
    SLICE_X60Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.166 f  UC/Sinc_BREQ/LCB_OUT_OBUFT[3]_inst_i_1/O
                         net (fo=20, routed)          6.429    17.594    LAB_TRI[0]
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.547    21.141 r  LAB_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    21.141    LAB[3]
    U7                                                                r  LAB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.083ns  (logic 4.031ns (19.120%)  route 17.052ns (80.880%))
  Logic Levels:           18  (CARRY4=5 FDCE=1 LUT2=1 LUT4=4 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          1.129     1.548    Arq_Fisica/PSW_FINAL/IM_FLAG/s_estado[1]
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.296     1.844 r  Arq_Fisica/PSW_FINAL/IM_FLAG/your_instance_name_i_17/O
                         net (fo=1, routed)           0.286     2.130    UC/SUC/your_instance_name_i_8_0
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.254 r  UC/SUC/your_instance_name_i_16/O
                         net (fo=341, routed)         4.693     6.947    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[8]
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.071 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[93]_INST_0_i_1/O
                         net (fo=47, routed)          2.511     9.582    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[93]_INST_0_i_1_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.706 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0_i_6/O
                         net (fo=1, routed)           1.085    10.792    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0_i_6_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0/O
                         net (fo=27, routed)          1.499    12.414    Arq_Fisica/ULA/spo[1]
    SLICE_X48Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.538 r  Arq_Fisica/ULA/i___0_carry_i_3/O
                         net (fo=2, routed)           1.245    13.784    Arq_Fisica/ULA/i___0_carry_i_3_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.908 r  Arq_Fisica/ULA/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.908    Arq_Fisica/ULA/i___0_carry_i_6_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.458 r  Arq_Fisica/ULA/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.458    Arq_Fisica/ULA/_inferred__1/i___0_carry_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.792 r  Arq_Fisica/ULA/_inferred__1/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.434    15.226    UC/Uni_Micropro/UCROM/data0[5]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.303    15.529 r  UC/Uni_Micropro/UCROM/Q_C_i_7/O
                         net (fo=2, routed)           0.858    16.387    UC/Uni_Micropro/UCROM/Q_C_i_7_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I4_O)        0.124    16.511 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_7/O
                         net (fo=1, routed)           0.586    17.097    UC/Uni_Micropro/UCROM/Arq_Fisica/ULA/s_S[5]
    SLICE_X52Y67         LUT4 (Prop_lut4_I2_O)        0.124    17.221 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_6/O
                         net (fo=1, routed)           0.812    18.033    UC/Uni_Micropro/UCROM/VECTOR[6]_i_6_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.157 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_1/O
                         net (fo=20, routed)          1.913    20.070    UC/Uni_Micropro/UCROM/VECTOR_reg[5]
    SLICE_X54Y70         LUT4 (Prop_lut4_I3_O)        0.124    20.194 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_8/O
                         net (fo=1, routed)           0.000    20.194    UC/Uni_Micropro/UCROM/CUENTA[4]_i_8_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.727 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.844 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    20.844    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.083 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    21.083    Arq_Fisica/IX/CUENTA_reg[15]_0[2]
    SLICE_X54Y72         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.063ns  (logic 4.011ns (19.043%)  route 17.052ns (80.957%))
  Logic Levels:           18  (CARRY4=5 FDCE=1 LUT2=1 LUT4=4 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          1.129     1.548    Arq_Fisica/PSW_FINAL/IM_FLAG/s_estado[1]
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.296     1.844 r  Arq_Fisica/PSW_FINAL/IM_FLAG/your_instance_name_i_17/O
                         net (fo=1, routed)           0.286     2.130    UC/SUC/your_instance_name_i_8_0
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124     2.254 r  UC/SUC/your_instance_name_i_16/O
                         net (fo=341, routed)         4.693     6.947    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[8]
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.071 f  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[93]_INST_0_i_1/O
                         net (fo=47, routed)          2.511     9.582    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[93]_INST_0_i_1_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.706 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0_i_6/O
                         net (fo=1, routed)           1.085    10.792    UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0_i_6_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  UC/Uni_Micropro/UCROM/your_instance_name/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[86]_INST_0/O
                         net (fo=27, routed)          1.499    12.414    Arq_Fisica/ULA/spo[1]
    SLICE_X48Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.538 r  Arq_Fisica/ULA/i___0_carry_i_3/O
                         net (fo=2, routed)           1.245    13.784    Arq_Fisica/ULA/i___0_carry_i_3_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.908 r  Arq_Fisica/ULA/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.908    Arq_Fisica/ULA/i___0_carry_i_6_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.458 r  Arq_Fisica/ULA/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.458    Arq_Fisica/ULA/_inferred__1/i___0_carry_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.792 r  Arq_Fisica/ULA/_inferred__1/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.434    15.226    UC/Uni_Micropro/UCROM/data0[5]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.303    15.529 r  UC/Uni_Micropro/UCROM/Q_C_i_7/O
                         net (fo=2, routed)           0.858    16.387    UC/Uni_Micropro/UCROM/Q_C_i_7_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I4_O)        0.124    16.511 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_7/O
                         net (fo=1, routed)           0.586    17.097    UC/Uni_Micropro/UCROM/Arq_Fisica/ULA/s_S[5]
    SLICE_X52Y67         LUT4 (Prop_lut4_I2_O)        0.124    17.221 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_6/O
                         net (fo=1, routed)           0.812    18.033    UC/Uni_Micropro/UCROM/VECTOR[6]_i_6_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.157 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_1/O
                         net (fo=20, routed)          1.913    20.070    UC/Uni_Micropro/UCROM/VECTOR_reg[5]
    SLICE_X54Y70         LUT4 (Prop_lut4_I3_O)        0.124    20.194 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_8/O
                         net (fo=1, routed)           0.000    20.194    UC/Uni_Micropro/UCROM/CUENTA[4]_i_8_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.727 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    20.727    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.844 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    20.844    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.063 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    21.063    Arq_Fisica/IX/CUENTA_reg[15]_0[0]
    SLICE_X54Y72         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Control_INT/s_QB2_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Control_INT/s_QB3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDPE                         0.000     0.000 r  UC/Control_INT/s_QB2_reg/C
    SLICE_X59Y78         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  UC/Control_INT/s_QB2_reg/Q
                         net (fo=1, routed)           0.056     0.197    UC/Control_INT/s_QB2
    SLICE_X59Y78         FDPE                                         r  UC/Control_INT/s_QB3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE                         0.000     0.000 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/Q
                         net (fo=125, routed)         0.132     0.273    UC/Uni_Micropro/CONTADOR/a[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.318 r  UC/Uni_Micropro/CONTADOR/MAIN.S[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    UC/Uni_Micropro/CONTADOR/plusOp[1]
    SLICE_X59Y80         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Sinc_BREQ/s_QB3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Sinc_BREQ/s_QB4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.189ns (55.185%)  route 0.153ns (44.815%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE                         0.000     0.000 r  UC/Sinc_BREQ/s_QB3_reg/C
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Sinc_BREQ/s_QB3_reg/Q
                         net (fo=2, routed)           0.153     0.294    UC/Sinc_BREQ/LCB_OUT_OBUF[0]
    SLICE_X61Y77         LUT2 (Prop_lut2_I0_O)        0.048     0.342 r  UC/Sinc_BREQ/s_QB4_i_1/O
                         net (fo=1, routed)           0.000     0.342    UC/Sinc_BREQ/s_QB4_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  UC/Sinc_BREQ/s_QB4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE                         0.000     0.000 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[7]/C
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[7]/Q
                         net (fo=39, routed)          0.168     0.309    UC/Uni_Micropro/CONTADOR/a[7]
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  UC/Uni_Micropro/CONTADOR/MAIN.S[7]_i_1/O
                         net (fo=1, routed)           0.000     0.354    UC/Uni_Micropro/CONTADOR/plusOp[7]
    SLICE_X59Y79         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Control_INT/sn_NINT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Control_INT/sn_NINT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE                         0.000     0.000 r  UC/Control_INT/sn_NINT_reg/C
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UC/Control_INT/sn_NINT_reg/Q
                         net (fo=2, routed)           0.175     0.339    UC/Uni_Micropro/UCROM/sn_NINT
    SLICE_X56Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.384 r  UC/Uni_Micropro/UCROM/sn_NINT_i_1/O
                         net (fo=1, routed)           0.000     0.384    UC/Control_INT/sn_NINT_reg_0
    SLICE_X56Y78         FDRE                                         r  UC/Control_INT/sn_NINT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Sinc_BREQ/s_QB1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            UC/Sinc_BREQ/s_QB2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.949%)  route 0.219ns (54.051%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDSE                         0.000     0.000 r  UC/Sinc_BREQ/s_QB1_reg/C
    SLICE_X62Y76         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  UC/Sinc_BREQ/s_QB1_reg/Q
                         net (fo=1, routed)           0.219     0.360    UC/Sinc_BREQ/s_QB1
    SLICE_X61Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.405 r  UC/Sinc_BREQ/s_QB2_i_1__0/O
                         net (fo=1, routed)           0.000     0.405    UC/Sinc_BREQ/s_QB2_i_1__0_n_0
    SLICE_X61Y77         FDRE                                         r  UC/Sinc_BREQ/s_QB2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UC/SUC/s_estado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.226ns (54.417%)  route 0.189ns (45.583%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  UC/SUC/s_estado_reg[1]/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=15, routed)          0.189     0.317    UC/SUC/s_estado_reg[1]_0
    SLICE_X59Y76         LUT3 (Prop_lut3_I1_O)        0.098     0.415 r  UC/SUC/s_estado[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    UC/SUC/s_estado[0]_i_1_n_0
    SLICE_X59Y76         FDCE                                         r  UC/SUC/s_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[7]/C
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.169     0.310    UC/Uni_Micropro/UCROM/CUENTA_reg[7]
    SLICE_X53Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_2/O
                         net (fo=1, routed)           0.000     0.355    UC/Uni_Micropro/UCROM/CUENTA[4]_i_2_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    Arq_Fisica/PC/CUENTA_reg[7]_0[3]
    SLICE_X53Y70         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX6/CUENTA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE                         0.000     0.000 r  Arq_Fisica/AUX6/CUENTA_reg[11]/C
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX6/CUENTA_reg[11]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg_2[11]
    SLICE_X55Y73         LUT4 (Prop_lut4_I1_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__1/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/AUX6/CUENTA_reg[11]_0[3]
    SLICE_X55Y73         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX6/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE                         0.000     0.000 r  Arq_Fisica/AUX6/CUENTA_reg[15]/C
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX6/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg_2[15]
    SLICE_X55Y74         LUT4 (Prop_lut4_I1_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__2/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__2_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/AUX6/CUENTA_reg[15]_0[3]
    SLICE_X55Y74         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK8MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.150ns  (logic 4.989ns (49.151%)  route 5.161ns (50.849%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=4, routed)           5.161    48.297    CK32MHz_OBUF
    T2                   OBUF (Prop_obuf_I_O)         3.513    51.810 f  CK8MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.810    CK8MHz
    T2                                                                f  CK8MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK4MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.864ns  (logic 4.986ns (50.548%)  route 4.878ns (49.452%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=4, routed)           4.878    48.014    CK32MHz_OBUF
    T1                   OBUF (Prop_obuf_I_O)         3.510    51.524 f  CK4MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.524    CK4MHz
    T1                                                                f  CK4MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK16MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 4.984ns (51.322%)  route 4.727ns (48.678%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=4, routed)           4.727    47.863    CK32MHz_OBUF
    U1                   OBUF (Prop_obuf_I_O)         3.508    51.371 f  CK16MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.371    CK16MHz
    U1                                                                f  CK16MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK32MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.433ns  (logic 5.000ns (53.000%)  route 4.434ns (47.000%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=4, routed)           4.434    47.570    CK32MHz_OBUF
    W2                   OBUF (Prop_obuf_I_O)         3.523    51.093 f  CK32MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.093    CK32MHz
    W2                                                                f  CK32MHz (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK32MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.148ns  (logic 1.468ns (46.645%)  route 1.680ns (53.356%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=4, routed)           1.680     1.924    CK32MHz_OBUF
    W2                   OBUF (Prop_obuf_I_O)         1.224     3.148 r  CK32MHz_OBUF_inst/O
                         net (fo=0)                   0.000     3.148    CK32MHz
    W2                                                                r  CK32MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK16MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.262ns  (logic 1.453ns (44.538%)  route 1.809ns (55.462%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=4, routed)           1.809     2.053    CK32MHz_OBUF
    U1                   OBUF (Prop_obuf_I_O)         1.209     3.262 r  CK16MHz_OBUF_inst/O
                         net (fo=0)                   0.000     3.262    CK16MHz
    U1                                                                r  CK16MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK4MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.329ns  (logic 1.455ns (43.707%)  route 1.874ns (56.293%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=4, routed)           1.874     2.118    CK32MHz_OBUF
    T1                   OBUF (Prop_obuf_I_O)         1.211     3.329 r  CK4MHz_OBUF_inst/O
                         net (fo=0)                   0.000     3.329    CK4MHz
    T1                                                                r  CK4MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK8MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.447ns  (logic 1.458ns (42.291%)  route 1.989ns (57.709%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=4, routed)           1.989     2.233    CK32MHz_OBUF
    T2                   OBUF (Prop_obuf_I_O)         1.214     3.447 r  CK8MHz_OBUF_inst/O
                         net (fo=0)                   0.000     3.447    CK8MHz
    T2                                                                r  CK8MHz (OUT)
  -------------------------------------------------------------------    -------------------





