// Seed: 3627204782
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply1 id_2
);
  wire id_4;
  assign module_1.id_9 = 0;
endmodule
module module_0 #(
    parameter id_9 = 32'd5
) (
    output uwire id_0,
    input tri1 id_1,
    output tri0 id_2,
    output wor id_3,
    input supply1 id_4,
    output wire id_5,
    input wand module_1,
    input supply0 id_7,
    input tri0 id_8,
    input wire _id_9,
    output wire id_10,
    input wire id_11,
    input wire id_12,
    input tri0 id_13,
    input wor id_14
);
  logic [-1 : 1  ==  id_9] id_16;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_3
  );
  assign id_2 = -1;
  wire id_17 = id_16;
endmodule
