==28297== Cachegrind, a cache and branch-prediction profiler
==28297== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28297== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28297== Command: ./mser .
==28297== 
--28297-- warning: L3 cache found, using its data for the LL simulation.
--28297-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28297-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28297== 
==28297== Process terminating with default action of signal 15 (SIGTERM)
==28297==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28297==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28297== 
==28297== I   refs:      1,959,047,641
==28297== I1  misses:            1,206
==28297== LLi misses:            1,202
==28297== I1  miss rate:          0.00%
==28297== LLi miss rate:          0.00%
==28297== 
==28297== D   refs:        807,655,889  (546,653,001 rd   + 261,002,888 wr)
==28297== D1  misses:        2,015,888  (    790,321 rd   +   1,225,567 wr)
==28297== LLd misses:        1,714,451  (    531,892 rd   +   1,182,559 wr)
==28297== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28297== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28297== 
==28297== LL refs:           2,017,094  (    791,527 rd   +   1,225,567 wr)
==28297== LL misses:         1,715,653  (    533,094 rd   +   1,182,559 wr)
==28297== LL miss rate:            0.1% (        0.0%     +         0.5%  )
