/***************************************************************************
 *
 * Copyright 2015-2019 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#include "plat_types.h"
#include "plat_addr_map.h"

#ifdef FLASH_BASE

#include "cmsis.h"
#include "hal_cache.h"
#include "hal_cmu.h"
#include "hal_location.h"
#include "hal_norflaship.h"
#include "hal_norflash.h"
#include "hal_bootmode.h"
#include "hal_sysfreq.h"
#include "hal_timer.h"
#include "hal_trace.h"
#include "norflash_cfg.h"
#include "norflash_drv.h"
#include "pmu.h"
#include "string.h"

/* Demo:
 *
 *  uint8_t data[1024];
 *  hal_norflash_open(HAL_FLASH_ID_0, HAL_NORFLASH_SPEED_26M, 0);
 *  \/\/ hal_norflash_open(HAL_FLASH_ID_0, HAL_NORFLASH_SPEED_13M, HAL_NORFLASH_OP_MODE_QUAD);
 *  \/\/ hal_norflash_open(HAL_FLASH_ID_0, HAL_NORFLASH_SPEED_13M, HAL_NORFLASH_OP_MODE_QUAD|HAL_NORFLASH_OP_MODE_CONTINUOUS_READ);
 *  hal_norflash_erase(HAL_I2C_ID_0, 0, 4096);
 *  memset(data, 0xcc, 1024);
 *  hal_norflash_write(HAL_I2C_ID_0, 0, data, 1024);
 *  for (i = 0; i < 10; ++i) {
 *      TRACE(2,"[0x%x] - 0x%x\n", 0x08000000 + i, *((volatile uint8_t *)(0x08000000 + i)));
 *  }
*/

#if defined(FLASH_LOCK_MEM_READ) && (CHIP_FLASH_CTRL_VER >= 6) && !defined(PROGRAMMER)
#define FLASH_MEM_READ_BUS_LOCK
#endif

// ARM_CMSE on best1306/best1501/best1502x cannot access flash mem space
#if (defined(ARM_CMSE) || defined(FLASH_MEM_READ_BUS_LOCK)) && !defined(FLASH_SEC_REG_FIFO_READ)
#define FLASH_SEC_REG_FIFO_READ
#endif

#if (defined(ROM_BUILD) || defined(PROGRAMMER) || defined(NANDFLASH_BUILD) || defined(SUBSYS_FLASH_BOOT)) && \
        !(defined(PROGRAMMER_INFLASH) || defined(FLASH_CALIB_MAGIC_WORD))
#define FLASH_CALIB_FLASH_ID_ONLY
#endif

#define HAL_NORFLASH_CP_ID_LEN              2

#define HAL_NORFLASH_YES                    1
#define HAL_NORFLASH_NO                     0

// Protect lower 64KB by default
#ifndef FLASH_BLOCK_PROTECTION_256M_BIT
#define FLASH_BLOCK_PROTECTION_256M_BIT     0x0044
#endif
// Protect lower 32KB by default
#ifndef FLASH_BLOCK_PROTECTION_128M_BIT
#define FLASH_BLOCK_PROTECTION_128M_BIT     0x0078
#endif
// Protect lower 1/2 by default
#ifndef FLASH_BLOCK_PROTECTION_64M_BIT
#define FLASH_BLOCK_PROTECTION_64M_BIT      0x0034
#endif
// Protect lower 1/2 by default
#ifndef FLASH_BLOCK_PROTECTION_32M_BIT
#define FLASH_BLOCK_PROTECTION_32M_BIT      0x0038
#endif
#ifndef FLASH_BLOCK_PROTECTION_16M_BIT
#define FLASH_BLOCK_PROTECTION_16M_BIT      0x0034
#endif
#ifndef FLASH_BLOCK_PROTECTION_8M_BIT
#define FLASH_BLOCK_PROTECTION_8M_BIT       0x0030
#endif

// Protect all by default.
#define FLASH_BLOCK_PROTECTION_ALL          0x007C

struct HAL_Norflash_Context {
    bool opened;
    uint8_t device_id[HAL_NORFLASH_DEVICE_ID_LEN];
#ifdef FLASH_DUAL_CHIP
    uint8_t device_id1[HAL_NORFLASH_DEVICE_ID_LEN];
#endif
#ifdef FLASH_UNIQUE_ID
    uint8_t unique_id[HAL_NORFLASH_UNIQUE_ID_LEN + HAL_NORFLASH_CP_ID_LEN];
#ifdef FLASH_DUAL_CHIP
    uint8_t unique_id1[HAL_NORFLASH_UNIQUE_ID_LEN + HAL_NORFLASH_CP_ID_LEN];
#endif
#endif
    uint32_t total_size;
    uint32_t page_size;
#ifdef FLASH_DUAL_CHIP
    uint32_t cur_opt;
#endif
    enum HAL_NORFLASH_RET_T open_state;
};

static struct HAL_Norflash_Context norflash_ctx[HAL_FLASH_ID_NUM];

static const char * const err_not_opened = "norflash not opened";
static const char * const err_flash_id = "norflash id error";

static const struct HAL_NORFLASH_CONFIG_T norflash_cfg = {
#if defined(FLASH_SRC_FREQ_MHZ) || defined(FLASH_SPEED_MHZ)
    .source_clk = FLASH_SRC_FREQ_MHZ * 1000 * 1000,
    .speed = FLASH_SPEED_MHZ * 1000 * 1000,
#elif !defined(FLASH_HIGH_SPEED) && (defined(FPGA) || defined(FLASH_ULTRA_LOW_SPEED))
    .source_clk = HAL_NORFLASH_SPEED_13M * 2,
    .speed = HAL_NORFLASH_SPEED_13M,
#elif !defined(FLASH_HIGH_SPEED) && defined(FLASH_LOW_SPEED)
    .source_clk = HAL_NORFLASH_SPEED_26M * 2,
    .speed = HAL_NORFLASH_SPEED_26M,
#elif !defined(FLASH_HIGH_SPEED) && defined(FLASH_CLK_DIV_1)
    .source_clk = HAL_NORFLASH_SPEED_52M,
    .speed = HAL_NORFLASH_SPEED_52M,
#elif !defined(FLASH_HIGH_SPEED) && defined(OSC_26M_X4_AUD2BB)
    .source_clk = HAL_NORFLASH_SPEED_52M * 2,
    .speed = HAL_NORFLASH_SPEED_52M,
#else
    .source_clk = HAL_NORFLASH_SPEED_104M * 2,
    .speed = HAL_NORFLASH_SPEED_104M,
#endif
    .mode = HAL_NORFLASH_OP_MODE_STAND_SPI |
            HAL_NORFLASH_OP_MODE_FAST_SPI |
            HAL_NORFLASH_OP_MODE_DUAL_OUTPUT |
            HAL_NORFLASH_OP_MODE_DUAL_IO |
            HAL_NORFLASH_OP_MODE_QUAD_OUTPUT |
            HAL_NORFLASH_OP_MODE_QUAD_IO |
#ifdef FLASH_DTR
            HAL_NORFLASH_OP_MODE_DTR |
#endif
            HAL_NORFLASH_OP_MODE_CONTINUOUS_READ |
            HAL_NORFLASH_OP_MODE_READ_WRAP |
            HAL_NORFLASH_OP_MODE_PAGE_PROGRAM |
            HAL_NORFLASH_OP_MODE_DUAL_PAGE_PROGRAM |
            HAL_NORFLASH_OP_MODE_QUAD_PAGE_PROGRAM |
#ifdef FLASH_PAGE_MPM_ENABLE
            HAL_NORFLASH_OP_MODE_PAGE_SIZE_1K |
#endif
            0,
    .opt =  HAL_NORFLASH_OPT_CALIB_FLASH_ID |
#if defined(FLASH_CALIB_MAGIC_WORD) && defined(FLASH_INIT_CALIB_MAGIC_WORD)
            HAL_NORFLASH_OPT_CALIB_MAGIC_WORD |
#endif
#if defined(FLASH_CALIB_SEQ_PATTERN) && defined(FLASH_INIT_CALIB_SEQ_PATTERN)
            HAL_NORFLASH_OPT_CALIB_SEQ_PATTERN |
#endif
#if defined(FLASH_DUAL_CHIP) && defined(FLASH_DUAL_CHIP_INIT_ON)
            HAL_NORFLASH_OPT_DUAL_CHIP |
#if defined(FLASH_SECURITY_REGISTER) && defined(FLASH_SEC_REG_DUAL_CHIP)
            HAL_NORFLASH_OPT_SEC_REG_DUAL_CHIP |
#endif
#endif
            0,
};

static const uint32_t norflash_base[HAL_FLASH_ID_NUM][4] = {
    { FLASH_BASE, FLASHX_BASE, FLASH_NC_BASE, FLASHX_NC_BASE, },
#ifdef FLASH1_CTRL_BASE
    { FLASH1_BASE, FLASH1X_BASE, FLASH1_NC_BASE, FLASH1X_NC_BASE, },
#endif
#ifdef FLASH2_CTRL_BASE
    { FLASH2_BASE, FLASH2X_BASE, FLASH2_NC_BASE, FLASH2X_NC_BASE, },
#endif
};

#ifdef FLASH_SUSPEND
enum SUSPEND_STATE_T {
    SUSPEND_STATE_NONE,
    SUSPEND_STATE_ERASE_CANCEL,
    SUSPEND_STATE_ERASE_SUSPEND,
    SUSPEND_STATE_PROGRAM_CANCEL,
    SUSPEND_STATE_PROGRAM_SUSPEND,
};

static enum SUSPEND_STATE_T suspend_state[HAL_FLASH_ID_NUM];
static uint32_t op_next_addr[HAL_FLASH_ID_NUM];
static const uint8_t *op_next_buf[HAL_FLASH_ID_NUM];
static uint32_t op_remain_len[HAL_FLASH_ID_NUM];
#endif

#ifdef FLASH_SECURITY_REGISTER
static uint32_t sec_reg_base[HAL_FLASH_ID_NUM];
static uint16_t sec_reg_size[HAL_FLASH_ID_NUM];
static uint16_t sec_reg_offset[HAL_FLASH_ID_NUM];
static uint16_t sec_reg_total_size[HAL_FLASH_ID_NUM];
static uint16_t sec_reg_pp_size[HAL_FLASH_ID_NUM];
static bool sec_reg_enabled[HAL_FLASH_ID_NUM];
#endif

enum HAL_CMU_FREQ_T hal_norflash_clk_to_cmu_freq(uint32_t clk)
{
    enum HAL_CMU_FREQ_T freq;

    if (clk >= HAL_NORFLASH_SPEED_208M) {
        freq = HAL_CMU_FREQ_208M;
    } else if (clk >= HAL_NORFLASH_SPEED_104M) {
        freq = HAL_CMU_FREQ_104M;
    } else if (clk >= HAL_NORFLASH_SPEED_78M) {
        freq = HAL_CMU_FREQ_78M;
    } else if (clk >= HAL_NORFLASH_SPEED_52M) {
        freq = HAL_CMU_FREQ_52M;
    } else {
        freq = HAL_CMU_FREQ_26M;
    }

#if defined(CHIP_BEST1000) && defined(AUD_PLL_DOUBLE)
    if (freq == HAL_CMU_FREQ_208M) {
        freq = HAL_CMU_FREQ_104M;
    }
#endif
#ifdef SIMU
#ifdef SIMU_FAST_FLASH
#define MAX_SIMU_FLASH_FREQ     HAL_CMU_FREQ_104M
#else
#define MAX_SIMU_FLASH_FREQ     HAL_CMU_FREQ_52M
#endif
    if (freq > MAX_SIMU_FLASH_FREQ) {
        freq = MAX_SIMU_FLASH_FREQ;
    }
#endif

    return freq;
}

enum HAL_NORFLASH_RET_T hal_norflash_get_size(enum HAL_FLASH_ID_T id, uint32_t *total_size,
                                              uint32_t *block_size, uint32_t *sector_size,
                                              uint32_t *page_size)
{
    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    uint32_t b_size;
    uint32_t s_size;
    uint32_t multiplicand = 1;
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_DUAL_CHIP) {
            multiplicand = 2;
        }
    }
#endif

    if (total_size) {
        *total_size = norflash_ctx[id].total_size;
    }
    if (block_size) {
#ifdef FLASH_LARGE_BLOCK
        b_size = NORFLASH_BLOCK_SIZE_64K;
#else
        b_size = NORFLASH_BLOCK_SIZE_32K;
#endif
        *block_size = b_size * multiplicand;
    }
    if (sector_size) {
        s_size = NORFLASH_SECTOR_SIZE;
        *sector_size = s_size * multiplicand;
    }
    if (page_size) {
        *page_size = norflash_ctx[id].page_size;
    }
    return HAL_NORFLASH_OK;
}

enum HAL_NORFLASH_RET_T hal_norflash_get_boundary(enum HAL_FLASH_ID_T id, uint32_t address,
                                                  uint32_t *block_boundary, uint32_t *sector_boundary)
{
    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    int i;
    uint32_t block_size;
    uint32_t sector_size;

#ifdef FLASH_LARGE_BLOCK
    block_size = NORFLASH_BLOCK_SIZE_64K;
#else
    block_size = NORFLASH_BLOCK_SIZE_32K;
#endif
    sector_size = NORFLASH_SECTOR_SIZE;
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_DUAL_CHIP) {
            block_size *= 2;
            sector_size *= 2;
        }
    }
#endif

    for (i = 0; i < ARRAY_SIZE(norflash_base[id]); i++) {
        if (norflash_base[id][i] <= address && address < norflash_base[id][i] + norflash_ctx[id].total_size) {
            address -= norflash_base[id][i];
            if (block_boundary)
                *block_boundary  = norflash_base[id][i] + (address / block_size) * block_size;
            if (sector_boundary)
                *sector_boundary = norflash_base[id][i] + (address / sector_size) * sector_size;
            break;
        }
    }

    if (i == ARRAY_SIZE(norflash_base[id])) {
        return HAL_NORFLASH_BAD_ADDR;
    }

    return HAL_NORFLASH_OK;
}

enum HAL_NORFLASH_RET_T hal_norflash_get_id(enum HAL_FLASH_ID_T id, uint8_t *value, uint32_t len)
{
    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);

    len = MIN(len, sizeof(norflash_ctx[id].device_id));

    memcpy(value, norflash_ctx[id].device_id, len);

    return HAL_NORFLASH_OK;
}

enum HAL_NORFLASH_RET_T hal_norflash_dual_chip_get_id(enum HAL_FLASH_ID_T id, uint8_t *value0, uint8_t *value1, uint32_t len)
{
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);

        len = MIN(len, sizeof(norflash_ctx[id].device_id));

        memcpy(value0, norflash_ctx[id].device_id, len);
        memcpy(value1, norflash_ctx[id].device_id1, len);

        return HAL_NORFLASH_OK;
    } else
#endif
    {
        return HAL_NORFLASH_BAD_OP;
    }
}

#ifdef FLASH_UNIQUE_ID
enum HAL_NORFLASH_RET_T hal_norflash_get_unique_id(enum HAL_FLASH_ID_T id, uint8_t *value, uint32_t len)
{
    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    len = MIN(len, sizeof(norflash_ctx[id].unique_id));

    memcpy(value, norflash_ctx[id].unique_id, len);

    return HAL_NORFLASH_OK;
}

enum HAL_NORFLASH_RET_T hal_norflash_dual_chip_get_unique_id(enum HAL_FLASH_ID_T id, uint8_t *value0, uint8_t *value1, uint32_t len)
{
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
        ASSERT(norflash_ctx[id].opened, err_not_opened);

        len = MIN(len, sizeof(norflash_ctx[id].unique_id));

        memcpy(value0, norflash_ctx[id].unique_id, len);
        memcpy(value1, norflash_ctx[id].unique_id1, len);

        return HAL_NORFLASH_OK;
    } else
#endif
    {
        return HAL_NORFLASH_BAD_OP;
    }
}
#endif

#ifdef FLASH_PROTECTION
static uint32_t hal_norflash_get_bp_cfg(enum HAL_FLASH_ID_T id, bool dual_chip_en)
{
    uint32_t multi = 1;
    uint32_t val = 0;
    uint32_t flash_size = hal_norflash_get_flash_total_size(id);

    // Set BP and CMP bits
    // E.g., for 32M bit flash, BP=0b00010 CMP=1 can protect 0x000000 - 0x3DFFFF

    if (norflash_ctx[id].device_id[0] != NORFLASH_GD_ID_PREFIX &&           // GigaDevice
            norflash_ctx[id].device_id[0] != NORFLASH_PUYA_ID_PREFIX &&     // Puya
            norflash_ctx[id].device_id[0] != NORFLASH_XMC_ID_PREFIX &&      // Xinxin
            norflash_ctx[id].device_id[0] != NORFLASH_WB_ID_PREFIX &&       // WinBond
            norflash_ctx[id].device_id[0] != NORFLASH_ZBIT_ID_PREFIX &&     // Zbit
            norflash_ctx[id].device_id[0] != NORFLASH_SK_ID_PREFIX &&       // SK
            norflash_ctx[id].device_id[0] != NORFLASH_EN_ID_PREFIX &&       // EN
            norflash_ctx[id].device_id[0] != NORFLASH_XT_ID_PREFIX          // XT
            ) {
        return val;
    }

#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (dual_chip_en) {
            multi = 2;
        }
    }
#endif

    // FLASH SIZE < 0x10000 or FLASH SIZE > 0x2000000
    // Unkown protection BP defining, return 0.
    if (flash_size >= (0x10000 * multi) && flash_size <= (0x2000000 * multi)) {
        val = FLASH_BLOCK_PROTECTION_ALL;
    }
    return val;
}
#endif

#if defined(CONFIG_SMP)
extern void nuttx_smp_end_protection();
extern void nuttx_smp_start_protection();
#endif

enum HAL_NORFLASH_RET_T hal_norflash_enable_protection(enum HAL_FLASH_ID_T id)
{
    int ret = 0;

#ifdef FLASH_PROTECTION
    uint32_t lock;
    bool dual_chip_en = false;

    if (id >= HAL_FLASH_ID_NUM) {
        return HAL_NORFLASH_NOT_OPENED;
    }
    if (!norflash_ctx[id].opened) {
        return HAL_NORFLASH_NOT_OPENED;
    }

#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_DUAL_CHIP) {
            dual_chip_en = true;
        }
    }
#endif

    lock = int_lock_global();

    norflash_pre_operation(id);

    ret = norflash_set_block_protection(id, hal_norflash_get_bp_cfg(id, dual_chip_en));

    norflash_post_operation(id);

    int_unlock_global(lock);
#endif

    return ret ? HAL_NORFLASH_BAD_OP : HAL_NORFLASH_OK;
}

enum HAL_NORFLASH_RET_T hal_norflash_disable_protection(enum HAL_FLASH_ID_T id)
{
    int ret = 0;

#ifdef FLASH_PROTECTION
    uint32_t lock;

    if (id >= HAL_FLASH_ID_NUM) {
        return HAL_NORFLASH_NOT_OPENED;
    }

    if (!norflash_ctx[id].opened) {
        return HAL_NORFLASH_NOT_OPENED;
    }

    lock = int_lock_global();

    norflash_pre_operation(id);

    ret = norflash_set_block_protection(id, 0);

    norflash_post_operation(id);

    int_unlock_global(lock);
#endif

    return ret ? HAL_NORFLASH_BAD_OP : HAL_NORFLASH_OK;
}

enum HAL_NORFLASH_RET_T hal_norflash_set_protection(enum HAL_FLASH_ID_T id, uint32_t bp)
{
    int ret = 0;

#ifdef FLASH_PROTECTION
    uint32_t lock;

    if (id >= HAL_FLASH_ID_NUM) {
        return HAL_NORFLASH_NOT_OPENED;
    }

    if (!norflash_ctx[id].opened) {
        return HAL_NORFLASH_NOT_OPENED;
    }

    lock = int_lock_global();

    norflash_pre_operation(id);

    ret = norflash_set_block_protection(id, bp);

    norflash_post_operation(id);

    int_unlock_global(lock);
#endif

    return ret ? HAL_NORFLASH_BAD_OP : HAL_NORFLASH_OK;
}

#ifdef FLASH_SECURITY_REGISTER
enum HAL_NORFLASH_RET_T _align_security_register_addr_len(enum HAL_FLASH_ID_T id, uint32_t *addr, uint32_t *len)
{
    uint32_t remain_len;

    if (!sec_reg_enabled[id]) {
        return HAL_NORFLASH_BAD_OP;
    }
    // Check address and length
    if (sec_reg_total_size[id] <= *addr) {
        return HAL_NORFLASH_BAD_ADDR;
    }
#if defined(FLASH_DUAL_CHIP) && defined(FLASH_SEC_REG_DUAL_CHIP)
    if (FLASH_IS_DUAL_CHIP(id)) {
        if ((norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_SEC_REG_DUAL_CHIP) && (*len & 1)) {
            return HAL_NORFLASH_BAD_LEN;
        }
    }
#endif
    remain_len = sec_reg_total_size[id] - *addr;
    if (*len > remain_len) {
        return HAL_NORFLASH_BAD_LEN;
    }
    // Align to register boundary
    remain_len = *addr & (sec_reg_size[id] - 1);
    if (remain_len) {
        *addr -= remain_len;
        *len += remain_len;
    }
    remain_len = *len & (sec_reg_size[id] - 1);
    if (remain_len) {
        *len += sec_reg_size[id] - remain_len;
    }

    return HAL_NORFLASH_OK;
}

int hal_norflash_security_register_is_locked(enum HAL_FLASH_ID_T id, uint32_t start_address, uint32_t len)
{
    uint32_t remain_len;
    int ret = 0;
    uint32_t reg_pos;
    uint32_t pos;
    uint32_t lock_size;
    uint32_t reg_id;
    uint32_t id_map;
    uint32_t locked;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    ret = _align_security_register_addr_len(id, &start_address, &len);
    if (ret != HAL_NORFLASH_OK) {
        return 0;
    }

    pos = start_address;
    remain_len = len;

    reg_pos = 0;
    reg_id = 0;
    id_map = 0;

    while (remain_len > 0) {
        if (reg_pos <= pos && pos < reg_pos + sec_reg_size[id]) {
            lock_size = sec_reg_size[id] - (pos - reg_pos);
            if (remain_len > lock_size) {
                remain_len -= lock_size;
            } else {
                remain_len = 0;
            }
            pos += lock_size;
            id_map |= (1 << reg_id);
        }
        reg_pos += sec_reg_size[id];
        reg_id++;
    }

    norflash_pre_operation(id);
    ret = norflash_security_register_get_lock_status(id, id_map, &locked);
    norflash_post_operation(id);

    if (ret) {
        return 0;
    }

    return !!locked;
}

enum HAL_NORFLASH_RET_T hal_norflash_security_register_lock(enum HAL_FLASH_ID_T id, uint32_t start_address, uint32_t len)
{
    uint32_t remain_len;
    int ret = 0;
    uint32_t reg_pos;
    uint32_t pos;
    uint32_t lock_size;
    uint32_t reg_id;
    uint32_t id_map;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    ret = _align_security_register_addr_len(id, &start_address, &len);
    if (ret != HAL_NORFLASH_OK) {
        return ret;
    }

    pos = start_address;
    remain_len = len;

    reg_pos = 0;
    reg_id = 0;
    id_map = 0;

    while (remain_len > 0 && ret == 0) {
        if (reg_pos <= pos && pos < reg_pos + sec_reg_size[id]) {
            lock_size = sec_reg_size[id] - (pos - reg_pos);
            id_map |= (1 << reg_id);
            if (remain_len > lock_size) {
                remain_len -= lock_size;
            } else {
                remain_len = 0;
            }
            pos += lock_size;
        }
        reg_pos += sec_reg_size[id];
        reg_id++;
    }

    norflash_pre_operation(id);
    ret = norflash_security_register_lock(id, id_map);
    norflash_post_operation(id);

    return ret;
}

enum HAL_NORFLASH_RET_T hal_norflash_security_register_erase(enum HAL_FLASH_ID_T id, uint32_t start_address, uint32_t len)
{
    uint32_t remain_len;
    enum HAL_NORFLASH_RET_T ret = HAL_NORFLASH_OK;
    uint32_t reg_base;
    uint32_t reg_pos;
    uint32_t pos;
    uint32_t erase_size;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    ret = _align_security_register_addr_len(id, &start_address, &len);
    if (ret != HAL_NORFLASH_OK) {
        return ret;
    }

    pos = start_address;
    remain_len = len;

    reg_base = sec_reg_base[id];
    reg_pos = 0;
#if defined(CONFIG_SMP)
    nuttx_smp_start_protection();
#endif
    norflash_pre_operation(id);

#if (CHIP_FLASH_CTRL_VER >= 2)
    if (norflash_ctx[id].total_size > NORFLASH_4BYTE_ADDR_SIZE(id)) {
        norflash_exit_4byteaddr_mode(id);
    }
#endif

    while (remain_len > 0 && ret == HAL_NORFLASH_OK) {
        if (reg_pos <= pos && pos < reg_pos + sec_reg_size[id]) {
            // erase a register
            erase_size = sec_reg_size[id] - (pos - reg_pos);
            ret = norflash_security_register_erase(id, reg_base + (pos - reg_pos));
            if (remain_len > erase_size) {
                remain_len -= erase_size;
            } else {
                remain_len = 0;
            }
            pos += erase_size;
        }
        reg_pos += sec_reg_size[id];
        reg_base += sec_reg_offset[id];
    }

#if (CHIP_FLASH_CTRL_VER >= 2)
    if (norflash_ctx[id].total_size > NORFLASH_4BYTE_ADDR_SIZE(id)) {
        norflash_enter_4byteaddr_mode(id);
    }
#endif

    norflash_post_operation(id);
#if defined(CONFIG_SMP)
    nuttx_smp_end_protection();
#endif

    return ret;
}

enum HAL_NORFLASH_RET_T hal_norflash_security_register_write(enum HAL_FLASH_ID_T id, uint32_t start_address, const uint8_t *buffer, uint32_t len)
{
    const uint8_t *current_buffer;
    uint32_t remain_len;
    enum HAL_NORFLASH_RET_T ret = HAL_NORFLASH_OK;
    uint32_t reg_base;
    uint32_t reg_pos;
    uint32_t pos;
    uint32_t write_size;
    uint32_t each_write;
    uint32_t pp_remain;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    if (!sec_reg_enabled[id]) {
        return HAL_NORFLASH_BAD_OP;
    }
    // Check address and length
    if (sec_reg_total_size[id] <= start_address) {
        return HAL_NORFLASH_BAD_ADDR;
    }
    remain_len = sec_reg_total_size[id] - start_address;
    if (len > remain_len) {
        return HAL_NORFLASH_BAD_LEN;
    }

    pos = start_address;
    current_buffer = buffer;
    remain_len = len;

    reg_base = sec_reg_base[id];
    reg_pos = 0;

    norflash_pre_operation(id);

#if (CHIP_FLASH_CTRL_VER >= 2)
    if (norflash_ctx[id].total_size > NORFLASH_4BYTE_ADDR_SIZE(id)) {
        norflash_exit_4byteaddr_mode(id);
    }
#endif

    while (remain_len > 0 && ret == HAL_NORFLASH_OK) {
        if (reg_pos <= pos && pos < reg_pos + sec_reg_size[id]) {
            // write a register
            if (pos + remain_len <= reg_pos + sec_reg_size[id]) {
                write_size = remain_len;
            } else {
                write_size = sec_reg_size[id] - (pos - reg_pos);
            }
            remain_len -= write_size;
            while (write_size > 0 && ret == HAL_NORFLASH_OK) {
                if (write_size > sec_reg_pp_size[id]) {
                    each_write = sec_reg_pp_size[id];
                } else {
                    each_write = write_size;
                }
                // Align to security register program page size
                pp_remain = sec_reg_pp_size[id] - ((pos - reg_pos) & (sec_reg_pp_size[id] - 1));
                if (each_write > pp_remain) {
                    each_write = pp_remain;
                }
                ret = norflash_security_register_write(id, reg_base + (pos - reg_pos), current_buffer, each_write);
                write_size -= each_write;
                pos += each_write;
                current_buffer += each_write;
            }
        }
        reg_pos += sec_reg_size[id];
        reg_base += sec_reg_offset[id];
    }

#if (CHIP_FLASH_CTRL_VER >= 2)
    if (norflash_ctx[id].total_size > NORFLASH_4BYTE_ADDR_SIZE(id)) {
        norflash_enter_4byteaddr_mode(id);
    }
#endif

    norflash_post_operation(id);

    return ret;
}

enum HAL_NORFLASH_RET_T hal_norflash_security_register_read(enum HAL_FLASH_ID_T id, uint32_t start_address, uint8_t *buffer, uint32_t len)
{
    uint8_t *current_buffer;
    uint32_t remain_len, read_size;
    int ret = 0;
    uint32_t reg_base;
    uint32_t reg_pos;
    uint32_t pos;
#ifdef FLASH_SEC_REG_FIFO_READ
    uint32_t each_read;
#endif
    uint32_t lock;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    if (!sec_reg_enabled[id]) {
        return HAL_NORFLASH_BAD_OP;
    }
    // Check address and length
    if (sec_reg_total_size[id] <= start_address) {
        return HAL_NORFLASH_BAD_ADDR;
    }
    remain_len = sec_reg_total_size[id] - start_address;
    if (len > remain_len) {
        return HAL_NORFLASH_BAD_LEN;
    }

    pos = start_address;
    current_buffer = buffer;
    remain_len = len;

    reg_base = sec_reg_base[id];
    reg_pos = 0;

    lock = int_lock_global();

    norflash_pre_operation(id);

#ifdef FLASH_SEC_REG_FIFO_READ
#if (CHIP_FLASH_CTRL_VER >= 2)
    if (norflash_ctx[id].total_size > NORFLASH_4BYTE_ADDR_SIZE(id)) {
        norflash_exit_4byteaddr_mode(id);
    }
#endif
#else
    uint32_t mode = norflash_security_register_enable_read(id);
    uint32_t read_addr;
#endif

#if (CHIP_FLASH_CTRL_VER >= 3)
    // Set the dummy cycles for security register read command
    norflaship_dummy_others(id, 8);
    norflaship_busy_wait(id);
#endif

    while (remain_len > 0 && ret == 0) {
        if (reg_pos <= pos && pos < reg_pos + sec_reg_size[id]) {
            // read a register
            if (pos + remain_len <= reg_pos + sec_reg_size[id]) {
                read_size = remain_len;
            } else {
                read_size = sec_reg_size[id] - (pos - reg_pos);
            }
            remain_len -= read_size;
#ifdef FLASH_SEC_REG_FIFO_READ
            while (read_size > 0 && ret == 0) {
                if (read_size > NORFLASHIP_RXFIFO_SIZE) {
                    each_read = NORFLASHIP_RXFIFO_SIZE;
                } else {
                    each_read = read_size;
                }
                ret = norflash_security_register_read(id, reg_base + (pos - reg_pos), current_buffer, each_read);
                read_size -= each_read;
                pos += each_read;
                current_buffer += each_read;
            }
#else
            read_addr = reg_base + (pos - reg_pos);
#if !defined(PROGRAMMER) || defined(PROGRAMMER_INFLASH)
            hal_cache_invalidate(HAL_CACHE_ID_I_CACHE, read_addr, read_size);
            hal_cache_invalidate(HAL_CACHE_ID_D_CACHE, read_addr, read_size);
#endif
            memcpy(current_buffer, (void *)read_addr, read_size);
#if !defined(PROGRAMMER) || defined(PROGRAMMER_INFLASH)
            hal_cache_invalidate(HAL_CACHE_ID_I_CACHE, read_addr, read_size);
            hal_cache_invalidate(HAL_CACHE_ID_D_CACHE, read_addr, read_size);
#endif
            pos += read_size;
            current_buffer += read_size;
#endif
        }
        reg_pos += sec_reg_size[id];
        reg_base += sec_reg_offset[id];
    }

#if (CHIP_FLASH_CTRL_VER >= 3)
    norflaship_busy_wait(id);
    norflaship_dummy_others(id, 0);
#endif

#ifdef FLASH_SEC_REG_FIFO_READ
#if (CHIP_FLASH_CTRL_VER >= 2)
    if (norflash_ctx[id].total_size > NORFLASH_4BYTE_ADDR_SIZE(id)) {
        norflash_enter_4byteaddr_mode(id);
    }
#endif
#else
    norflash_security_register_disable_read(id, mode);
#endif

    norflash_post_operation(id);

    int_unlock_global(lock);

    return (ret ? HAL_NORFLASH_ERR : HAL_NORFLASH_OK);
}

static enum HAL_NORFLASH_RET_T hal_norflash_parse_security_register_config(enum HAL_FLASH_ID_T id, bool dual_chip)
{
    union DRV_NORFLASH_SEC_REG_CFG_T cfg;
    uint32_t reg_cnt;

    cfg = norflash_get_security_register_config(id);

    if (!cfg.s.enabled) {
        return HAL_NORFLASH_BAD_OP;
    }

    if (cfg.s.base == SEC_REG_BASE_0X1000) {
        sec_reg_base[id] = 0x1000;
    } else if (cfg.s.base == SEC_REG_BASE_0X0000) {
        sec_reg_base[id] = 0;
    } else if (cfg.s.base == SEC_REG_BASE_0X2000) {
        sec_reg_base[id] = 0x2000;
    } else {
        return HAL_NORFLASH_BAD_CFG;
    }
    sec_reg_base[id] += FLASH_NC_BASE;

    if (cfg.s.size == SEC_REG_SIZE_1024) {
        sec_reg_size[id] = 1024;
    } else if (cfg.s.size == SEC_REG_SIZE_512) {
        sec_reg_size[id] = 512;
    } else if (cfg.s.size == SEC_REG_SIZE_256) {
        sec_reg_size[id] = 256;
    } else if (cfg.s.size == SEC_REG_SIZE_4096) {
        sec_reg_size[id] = 4096;
    } else {
        return HAL_NORFLASH_BAD_CFG;
    }

    if (cfg.s.offset == SEC_REG_OFFSET_0X1000) {
        sec_reg_offset[id] = 0x1000;
    } else if (cfg.s.offset == SEC_REG_OFFSET_0X0100) {
        sec_reg_offset[id] = 0x0100;
    } else {
        return HAL_NORFLASH_BAD_CFG;
    }

    if (sec_reg_size[id] > sec_reg_offset[id]) {
        return HAL_NORFLASH_BAD_CFG;
    }

    if (cfg.s.cnt == SEC_REG_CNT_3) {
        reg_cnt = 3;
    } else if (cfg.s.cnt == SEC_REG_CNT_4) {
        reg_cnt = 4;
    } else if (cfg.s.cnt == SEC_REG_CNT_2) {
        reg_cnt = 2;
    } else if (cfg.s.cnt == SEC_REG_CNT_1) {
        reg_cnt = 1;
    } else {
        return HAL_NORFLASH_BAD_CFG;
    }

    if (cfg.s.pp == SEC_REG_PP_256) {
        sec_reg_pp_size[id] = 256;
    } else if (cfg.s.pp == SEC_REG_PP_1024) {
        sec_reg_pp_size[id] = 1024;
    } else {
        return HAL_NORFLASH_BAD_CFG;
    }
#if (CHIP_FLASH_CTRL_VER <= 1)
#ifdef FLASH_SEC_REG_PP_1024
    // To write more than 256 bytes on flash controller V1, SPI rate must be lowered to avoid tx FIFO underflow.
    // Otherwise, the data must be split into pieces with size no more than 256 bytes.
#else
    sec_reg_pp_size[id] = 256;
#endif
#endif

    sec_reg_total_size[id] = sec_reg_size[id] * reg_cnt;

#if defined(FLASH_DUAL_CHIP) && defined(FLASH_SEC_REG_DUAL_CHIP)
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (dual_chip) {
            sec_reg_base[id] *= 2;
            sec_reg_size[id] *= 2;
            sec_reg_offset[id] *= 2;
            sec_reg_pp_size[id] *= 2;
            sec_reg_total_size[id] *= 2;
        }
    }
#endif

    return HAL_NORFLASH_OK;
}
#endif

static void _norflash_set_source_freq(enum HAL_FLASH_ID_T id, enum HAL_CMU_FREQ_T freq)
{
    if (0) {
#ifdef FLASH1_CTRL_BASE
    } else if (id == HAL_FLASH_ID_1) {
        hal_cmu_flash1_set_freq(freq);
#endif
#ifdef FLASH2_CTRL_BASE
    } else if (id == HAL_FLASH_ID_2) {
        hal_cmu_flash2_set_freq(freq);
#endif
    } else {
        hal_cmu_flash_set_freq(freq);
    }
}

static void hal_norflash_reset_timing(enum HAL_FLASH_ID_T id)
{
    const uint32_t default_div = 8;

    // Restore default divider
    norflaship_div(id, default_div);
    norflash_init_sample_delay_by_div(id, default_div);
}

static enum HAL_NORFLASH_RET_T _norflash_open(enum HAL_FLASH_ID_T id, const struct HAL_NORFLASH_CONFIG_T *cfg,
                                              bool reopen, bool calib, uint32_t timing_idx)
{
    struct HAL_NORFLASH_CONFIG_T norcfg;
    enum HAL_CMU_FREQ_T source_freq;
    int result;
    uint32_t op;
    int found;
    bool POSSIBLY_UNUSED dual_chip_en = false;
    bool POSSIBLY_UNUSED dual_sec_reg = false;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    if (reopen) {
        ASSERT(norflash_ctx[id].opened, err_not_opened);
    }

    // Place the config into ram
    if (cfg == NULL) {
        return HAL_NORFLASH_CFG_NULL;
    }
    memcpy(&norcfg, cfg, sizeof(norcfg));

#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (reopen && (norcfg.opt & HAL_NORFLASH_OPT_DUAL_CHIP) &&
                (norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_DUAL_CHIP) == 0) {
            reopen = false;
        }
    }
#endif

    if (reopen && !calib) {
        norcfg.opt &= ~(HAL_NORFLASH_OPT_CALIB_FLASH_ID | HAL_NORFLASH_OPT_CALIB_MAGIC_WORD);
    }

    // Reset states
    norflash_ctx[id].opened = false;
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        norflash_ctx[id].cur_opt = 0;
    }
#endif
    norflash_ctx[id].open_state = HAL_NORFLASH_NOT_OPENED;
#ifdef FLASH_SUSPEND
    if(!reopen) {
        suspend_state[id] = SUSPEND_STATE_NONE;
    }
#endif
#ifdef FLASH_SECURITY_REGISTER
    sec_reg_enabled[id] = false;
#endif

    norflaship_busy_wait(id);

#if (CHIP_FLASH_CTRL_VER >= 2)
    norflaship_nand_sel(id, false);
#endif

#if defined(FLASH_DUAL_CHIP) && (CHIP_FLASH_CTRL_VER <= 4)
#error "FLASH_DUAL_CHIP not supported"
#endif
#if (CHIP_FLASH_CTRL_VER >= 5)
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (norcfg.opt & HAL_NORFLASH_OPT_DUAL_CHIP) {
            dual_chip_en = true;
#if defined(FLASH_SECURITY_REGISTER) && defined(FLASH_SEC_REG_DUAL_CHIP)
            if (norcfg.opt & HAL_NORFLASH_OPT_SEC_REG_DUAL_CHIP) {
                dual_sec_reg = true;
            }
#else
            norcfg.opt &= ~HAL_NORFLASH_OPT_SEC_REG_DUAL_CHIP;
#endif
        }
    }
#endif
    norflash_set_dual_chip_mode(id, dual_chip_en, dual_sec_reg, dual_chip_en);
#endif

    if (!reopen) {
#if (CHIP_FLASH_CTRL_VER >= 2)
        // Set the direction of 4 IO pins to output when in idle
        norflaship_set_idle_io_dir(id, 0);
#endif

#if (CHIP_FLASH_CTRL_VER >= 3)
        // Enable cache capability in prefetch buffer
        //norflaship_cacheable_enable(id);
#endif

        // Reset norflash source clock
        _norflash_set_source_freq(id, HAL_CMU_FREQ_26M);

        // Reset controller timing
        hal_norflash_reset_timing(id);

#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (!dual_chip_en) {
            // Temporarily enable dual chip mode to get the flash id
            norflash_set_dual_chip_mode(id, true, false, true);
        }
    }
#endif

        // Reset norflash in slow clock configuration
        norflash_reset(id);

        // Get device ID
#ifdef FLASH_DUAL_CHIP
        if (FLASH_IS_DUAL_CHIP(id)) {
            norflash_dual_chip_get_id(id, norflash_ctx[id].device_id, norflash_ctx[id].device_id1, sizeof(norflash_ctx[id].device_id));
        } else
#endif
        {
            norflash_get_id(id, norflash_ctx[id].device_id, sizeof(norflash_ctx[id].device_id));
        }

#ifdef FLASH_UNIQUE_ID
        // 1) Flash controller V1:
        //    Use slow clock to avoid rx fifo overflow
        // 2) Flash controller V2/3/4/5:
        //    Use slow clock to avoid stopping SPI clock
        //    (One bit might be read as a fixed 1 at the SPI clock stopping edge in some timing combinations)
        // 3) Flash controller V6 or later:
        //    Can use fast clock
#ifdef FLASH_DUAL_CHIP
        if (FLASH_IS_DUAL_CHIP(id)) {
            norflash_dual_chip_get_unique_id(id, norflash_ctx[id].unique_id, norflash_ctx[id].unique_id1, sizeof(norflash_ctx[id].unique_id));
        } else
#endif
        {
            norflash_get_unique_id(id, norflash_ctx[id].unique_id, sizeof(norflash_ctx[id].unique_id));
        }
#endif

#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (!dual_chip_en) {
            // Restore the original dual chip mode
            norflash_set_dual_chip_mode(id, dual_chip_en, dual_sec_reg, dual_chip_en);
        }
    }
#endif

        // For each driver in array, match chip and select drv_ops
        found = norflash_match_chip(id, norflash_ctx[id].device_id, sizeof(norflash_ctx[id].device_id));
        if (!found) {
            result = HAL_NORFLASH_BAD_ID;
            goto _exit;
        }

        norflash_get_total_size(id, &norflash_ctx[id].total_size);

#ifdef FLASH_SECURITY_REGISTER
        result = hal_norflash_parse_security_register_config(id, dual_sec_reg);
        if (result == HAL_NORFLASH_OK) {
            sec_reg_enabled[id] = true;
        } else if (result != HAL_NORFLASH_BAD_OP) {
            goto _exit;
        }
#endif

#if (CHIP_FLASH_CTRL_VER <= 1) && !defined(FLASH_LOW_SPEED) && !defined(OSC_26M_X4_AUD2BB)
        // 1) Flash controller V2 or later
        //    No requirement on system_freq
        // 2) Flash controller V1
        //    Requirement on system_freq when running in quad mode (4-line mode):
        //      Byte Access:     flash_line_speed < 2 * system_freq
        //      Halfword Access: flash_line_speed < 4 * system_freq
        //      Word Access:     flash_line_speed < 8 * system_freq
        //    The maximum flash_line_speed is 120M in spec, and PLL_FREQ / 2 in our system.
        //    Normally it is 24.576M * 8 / 2 ~= 100M.
        //    So the safe system_freq should be larger than 50M/25M/12.5M for byte/halfword/word access.
        //    Cached access to flash is always safe, because it is always word-aligned (system_freq is never below 26M).
        //    However, uncached access (e.g., access to audio/user/factory data sections) is under risk.
        hal_sysfreq_inc_min_freq(HAL_CMU_FREQ_52M);
#endif

#if (CHIP_FLASH_CTRL_VER >= 2)
        // Set address mode after getting unique id (which needs 3-byte-address mode)
        if (norflash_ctx[id].total_size > NORFLASH_4BYTE_ADDR_SIZE(id)) {
            norflash_enter_4byteaddr_mode(id);
        }
#endif
    }

    // Set norflash source clock
    source_freq = hal_norflash_clk_to_cmu_freq(norcfg.source_clk);
    _norflash_set_source_freq(id, source_freq);

    // Init divider
    result = norflash_init_div(id, &norcfg);
    if (result != 0) {
        result = HAL_NORFLASH_BAD_DIV;
        goto _exit;
    }

    if (norcfg.opt & HAL_NORFLASH_OPT_CALIB_FLASH_ID) {
        if (reopen) {
            norflash_pre_operation(id);
        }
        // Calib with the new divider
        result = norflash_sample_delay_calib(id, DRV_NORFLASH_CALIB_FLASH_ID);
        if (result != 0) {
            result = HAL_NORFLASH_BAD_CALIB_ID;
            goto _exit;
        }
        if (reopen) {
            norflash_post_operation(id);
        }
    } else {
        norflash_set_sample_delay_index(id, timing_idx);
    }

    if (!reopen) {
#if defined(PROGRAMMER) || defined(OTA_PROGRAMMER)
        //norflash_init_status(id, 0);
        norflash_set_block_protection(id, 0);
#elif defined(FLASH_PROTECTION)
        norflash_init_block_protection(id, hal_norflash_get_bp_cfg(id, dual_chip_en));
#else
        norflash_set_block_protection(id, 0);
#endif
    }

    op = norcfg.mode;
    if (norcfg.speed >= HAL_NORFLASH_SPEED_104M) {
        op |= HAL_NORFLASH_OP_MODE_HIGH_PERFORMANCE;
    }

    // Divider will be set to normal read mode
    result = norflash_set_mode(id, op);
    if (result != 0) {
        result = HAL_NORFLASH_BAD_MODE;
        goto _exit;
    }

    norflash_get_page_size(id, &norflash_ctx[id].page_size);

    // -----------------------------
    // From now on, norflash_pre_operation(id) must be called before
    // sending any command to flash
    // -----------------------------

    if (!reopen) {
#if defined(CHIP_BEST1400) || defined(CHIP_BEST1402)
        if (norcfg.dec_enable && (norcfg.dec_size > 0)) {
            norflaship_dec_saddr(id, norcfg.dec_addr);
            norflaship_dec_eaddr(id, norcfg.dec_addr + norcfg.dec_size);
            norflaship_dec_index(id, norcfg.dec_idx);
            norflaship_dec_enable(id);
        } else {
            norflaship_dec_disable(id);
        }
#endif

#if defined(CHIP_BEST2001) && (defined(PSRAMUHS_ENABLE) || defined(PSRAM_ENABLE))
        norflaship_fetch_disable(id);
#endif
    }

    if (0) {
#if !(defined(ROM_BUILD) || (defined(PROGRAMMER) && !defined(PROGRAMMER_INFLASH)) || defined(NANDFLASH_BUILD))
    } else if ((norcfg.opt & HAL_NORFLASH_OPT_CALIB_SEQ_PATTERN) && (id == HAL_FLASH_ID_0)) {
        result = norflash_sample_delay_calib(id, DRV_NORFLASH_CALIB_SEQ_PATTERN);
        if (result != 0) {
            result = HAL_NORFLASH_BAD_CALIB_SEQ;
            goto _exit;
        }
#endif
    } else if (norcfg.opt & HAL_NORFLASH_OPT_CALIB_MAGIC_WORD) {
#ifndef FLASH_CALIB_MAGIC_WORD_FOR_ALL_FLASH
        if (id == HAL_FLASH_ID_0)
#endif
        {
            result = norflash_sample_delay_calib(id, DRV_NORFLASH_CALIB_MAGIC_WORD);
            if (result != 0) {
                result = HAL_NORFLASH_BAD_CALIB_MAGIC;
                goto _exit;
            }
        }
    }

    norflash_ctx[id].opened = true;
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        norflash_ctx[id].cur_opt = norcfg.opt;
    }
#endif

    result = HAL_NORFLASH_OK;

_exit:
    // Ensure controller is idle and not in new command mode
    norflaship_cmd_done(id);

    if (result != HAL_NORFLASH_OK) {
        _norflash_set_source_freq(id, HAL_CMU_FREQ_26M);
        hal_norflash_reset_timing(id);
        // Flash might be accessed again
    }

#if (CHIP_FLASH_CTRL_VER >= 5)
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (dual_chip_en) {
            if (result != HAL_NORFLASH_OK) {
                dual_chip_en = false;
                dual_sec_reg = false;
            }
            norflash_set_dual_chip_mode(id, dual_chip_en, dual_sec_reg, false);
        }
    }
#endif
#endif

    norflash_ctx[id].open_state = result;

    return result;
}

enum HAL_NORFLASH_RET_T hal_norflash_open(enum HAL_FLASH_ID_T id, const struct HAL_NORFLASH_CONFIG_T *cfg)
{
    return _norflash_open(id, cfg, false, true, 0);
}

enum HAL_NORFLASH_RET_T hal_norflash_reopen(enum HAL_FLASH_ID_T id, const struct HAL_NORFLASH_CONFIG_T *cfg)
{
    return _norflash_open(id, cfg, true, true, 0);
}

enum HAL_NORFLASH_RET_T hal_norflash_apply_config(enum HAL_FLASH_ID_T id, const struct HAL_NORFLASH_CONFIG_T *cfg, uint32_t timing_idx)
{
    return _norflash_open(id, cfg, true, false, timing_idx);
}

static void hal_norflash_prefetch_idle(enum HAL_FLASH_ID_T id)
{
    hal_sys_timer_delay(4);
    if (norflaship_is_busy(id)) {
        hal_sys_timer_delay(4);
    }
}

enum HAL_NORFLASH_RET_T hal_norflash_close(enum HAL_FLASH_ID_T id)
{
    // Avoid flash access from here
    hal_norflash_prefetch_idle(id);

    // Reset norflash source clock
    _norflash_set_source_freq(id, HAL_CMU_FREQ_26M);

    // Reset controller timing
    hal_norflash_reset_timing(id);

    // Reset norflash in slow clock configuration
    norflash_reset(id);

#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        norflash_ctx[id].cur_opt = 0;
    }
#endif
    norflash_ctx[id].opened = false;

    return HAL_NORFLASH_OK;
}

uint32_t hal_norflash_get_timing_index(enum HAL_FLASH_ID_T id)
{
    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);
    return norflash_get_sample_delay_index(id);
}

void hal_norflash_show_calib_result(enum HAL_FLASH_ID_T id)
{
    norflash_show_calib_result(id);
}

enum HAL_NORFLASH_RET_T hal_norflash_erase_chip(enum HAL_FLASH_ID_T id)
{
    uint32_t total_size = 0;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    total_size = norflash_ctx[id].total_size;

    return hal_norflash_erase(id, 0, total_size);
}

static enum HAL_NORFLASH_RET_T hal_norflash_erase_int(enum HAL_FLASH_ID_T id, uint32_t start_address, uint32_t len, int suspend)
{
    uint32_t remain_len, current_address, total_size, block_size, sector_size;
    enum HAL_NORFLASH_RET_T ret = HAL_NORFLASH_OK;
    int skip_mode_change;
    enum DRV_NORFLASH_ERASE_T blk_cmd;

    total_size      = norflash_ctx[id].total_size;

#ifdef FLASH_LARGE_BLOCK
    blk_cmd = DRV_NORFLASH_ERASE_BLOCK_64K;
    block_size = NORFLASH_BLOCK_SIZE_64K;
    uint32_t small_block_size = NORFLASH_BLOCK_SIZE_32K;
#else
    blk_cmd = DRV_NORFLASH_ERASE_BLOCK_32K;
    block_size = NORFLASH_BLOCK_SIZE_32K;
#endif
    sector_size = NORFLASH_SECTOR_SIZE;
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_DUAL_CHIP) {
            block_size *= 2;
#ifdef FLASH_LARGE_BLOCK
            small_block_size *= 2;
#endif
            sector_size *= 2;
        }
    }
#endif

    start_address &= HAL_NORFLASH_ADDR_MASK;

    // Check address and length
    if (total_size <= start_address) {
        return HAL_NORFLASH_BAD_ADDR;
    }
    remain_len      = total_size - start_address;
    if (len > remain_len) {
        return HAL_NORFLASH_BAD_LEN;
    }

#ifdef PUYA_FLASH_ERASE_PAGE_ENABLE
    // Align to page boundary
    uint32_t page_size;

    page_size       = norflash_ctx[id].page_size;
    remain_len      = start_address & (page_size - 1);
    if (remain_len) {
        start_address -= remain_len;
        len         += remain_len;
    }
    remain_len      = len & (page_size - 1);
    if (remain_len) {
        len         += page_size - remain_len;
    }
#else
    // Align to sector boundary
    remain_len      = start_address & (sector_size - 1);
    if (remain_len) {
        start_address -= remain_len;
        len         += remain_len;
    }
    remain_len      = len & (sector_size - 1);
    if (remain_len) {
        len         += sector_size - remain_len;
    }
#endif
    current_address = start_address;
    remain_len      = len;

#if defined(CONFIG_SMP)
    nuttx_smp_start_protection();
#endif
    skip_mode_change = norflash_pre_operation_suspend(id, suspend);
#if defined(FLASH_SUSPEND) && defined(FLASH_MEM_READ_BUS_LOCK)
    if (skip_mode_change) {
        ret = HAL_NORFLASH_SUSPENDED;
        goto _exit;
    }
#endif

    if (current_address == 0 && remain_len >= total_size) {
        // erase whole chip
        ret = norflash_erase(id, current_address, DRV_NORFLASH_ERASE_CHIP, suspend);
    } else {
        while (remain_len > 0 && ret == HAL_NORFLASH_OK) {
            if (remain_len >= block_size && ((current_address & (block_size - 1)) == 0)) {
                // if large enough to erase a block and current_address is block boundary - erase a block
                ret = norflash_erase(id, current_address, blk_cmd, suspend);
                remain_len -= block_size;
                current_address += block_size;
#ifdef FLASH_LARGE_BLOCK
            } else if (remain_len >= small_block_size && ((current_address & (small_block_size - 1)) == 0)) {
                ret = norflash_erase(id, current_address, DRV_NORFLASH_ERASE_BLOCK_32K, suspend);
                remain_len -= small_block_size;
                current_address += small_block_size;
#endif
            } else {
#ifdef PUYA_FLASH_ERASE_PAGE_ENABLE
                if (remain_len >= sector_size && ((current_address & (sector_size - 1)) == 0)) {
                    // if large enough to erase a sector and current_address is sector boundary - erase a sector
                    ret = norflash_erase(id, current_address, DRV_NORFLASH_ERASE_SECTOR, suspend);
                    remain_len -= sector_size;
                    current_address += sector_size;
                } else {
                   // erase a page
                    ret = norflash_erase(id, current_address, DRV_NORFLASH_ERASE_PAGE, suspend);
                    if (remain_len > page_size) {
                        remain_len -= page_size;
                    } else {
                        remain_len = 0;
                    }
                    current_address += page_size;
                }
#else
                // erase a sector
                ret = norflash_erase(id, current_address, DRV_NORFLASH_ERASE_SECTOR, suspend);
                if (remain_len > sector_size) {
                    remain_len -= sector_size;
                } else {
                    remain_len = 0;
                }
                current_address += sector_size;
#endif
            }
        }
    }

_exit: POSSIBLY_UNUSED;
    norflash_post_operation_suspend(id, suspend, skip_mode_change);
#if defined(CONFIG_SMP)
    nuttx_smp_end_protection();
#endif

#ifdef FLASH_SUSPEND
    if (ret == HAL_NORFLASH_SUSPENDED) {
#ifdef FLASH_MEM_READ_BUS_LOCK
        if (skip_mode_change) {
            suspend_state[id] = SUSPEND_STATE_ERASE_CANCEL;
        } else
#endif
        {
            suspend_state[id] = SUSPEND_STATE_ERASE_SUSPEND;
        }
        op_next_addr[id] = current_address;
        op_remain_len[id] = remain_len;
    } else {
        suspend_state[id] = SUSPEND_STATE_NONE;
    }
#endif

    return ret;
}

enum HAL_NORFLASH_RET_T hal_norflash_erase_suspend(enum HAL_FLASH_ID_T id, uint32_t start_address, uint32_t len, int suspend)
{
    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

#ifdef FLASH_SUSPEND
    if (suspend_state[id] != SUSPEND_STATE_NONE) {
        return HAL_NORFLASH_BAD_OP;
    }
    if ((norflash_get_supported_mode(id) & HAL_NORFLASH_OP_MODE_SUSPEND) == 0) {
        suspend = 0;
    }
#endif

    return hal_norflash_erase_int(id, start_address, len, suspend);
}

enum HAL_NORFLASH_RET_T hal_norflash_erase(enum HAL_FLASH_ID_T id, uint32_t start_address, uint32_t len)
{
    return hal_norflash_erase_suspend(id, start_address, len, 0);
}

enum HAL_NORFLASH_RET_T hal_norflash_erase_resume(enum HAL_FLASH_ID_T id, int suspend)
{
#ifdef FLASH_SUSPEND
    enum HAL_NORFLASH_RET_T ret;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    if ((norflash_get_supported_mode(id) & HAL_NORFLASH_OP_MODE_SUSPEND) == 0) {
        return HAL_NORFLASH_BAD_OP;
    }
#ifdef FLASH_MEM_READ_BUS_LOCK
    if (suspend_state[id] == SUSPEND_STATE_ERASE_CANCEL) {
        goto _next_op;
    }
#endif
    if (suspend_state[id] != SUSPEND_STATE_ERASE_SUSPEND) {
        return HAL_NORFLASH_BAD_OP;
    }

    ret = norflash_erase_resume(id, suspend);
    if (ret == HAL_NORFLASH_SUSPENDED) {
        return ret;
    }

    if(op_remain_len[id] == 0) {
        suspend_state[id] = SUSPEND_STATE_NONE;
        return HAL_NORFLASH_OK;
    }

_next_op: POSSIBLY_UNUSED;
    return hal_norflash_erase_int(id, op_next_addr[id], op_remain_len[id], suspend);
#else
    return HAL_NORFLASH_OK;
#endif
}

static enum HAL_NORFLASH_RET_T hal_norflash_write_int(enum HAL_FLASH_ID_T id, uint32_t start_address, const uint8_t *buffer, uint32_t len, int suspend)
{
    const uint8_t *current_buffer;
    uint32_t remain_len, current_address, total_size, page_size, write_size;
    uint32_t pp_remain;
    enum HAL_NORFLASH_RET_T ret = HAL_NORFLASH_OK;
    int skip_mode_change;

    total_size      = norflash_ctx[id].total_size;
    page_size       = norflash_ctx[id].page_size;

    start_address &= HAL_NORFLASH_ADDR_MASK;

    // Check address and length
    if (total_size <= start_address) {
        return HAL_NORFLASH_BAD_ADDR;
    }
    remain_len      = total_size - start_address;
    if (len > remain_len) {
        return HAL_NORFLASH_BAD_LEN;
    }

    current_address = start_address;
    current_buffer  = buffer;
    remain_len      = len;

#if defined(CONFIG_SMP)
    nuttx_smp_start_protection();
#endif
    skip_mode_change = norflash_pre_operation_suspend(id, suspend);
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_DUAL_CHIP) {
            // Override tx_data_copy mode in norflash_pre_operation_suspend()
            norflaship_tx_data_copy(id, false);
        }
    }
#endif
#if defined(FLASH_SUSPEND) && defined(FLASH_MEM_READ_BUS_LOCK)
    if (skip_mode_change) {
        ret = HAL_NORFLASH_SUSPENDED;
        goto _exit;
    }
#endif

    while (remain_len > 0 && ret == HAL_NORFLASH_OK) {
        if (remain_len > page_size) {
            write_size = page_size;
        } else {
            write_size = remain_len;
        }
        // Align to program page
        pp_remain = page_size - (current_address & (page_size - 1));
        if (write_size > pp_remain) {
            write_size = pp_remain;
        }

        ret = norflash_write(id, current_address, current_buffer, write_size, suspend);

        current_address += write_size;
        current_buffer  += write_size;
        remain_len      -= write_size;
    }

_exit: POSSIBLY_UNUSED;
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_DUAL_CHIP) {
            // Restore tx_data_copy mode in norflash_pre_operation_suspend()
            norflaship_tx_data_copy(id, true);
        }
    }
#endif
    norflash_post_operation_suspend(id, suspend, skip_mode_change);
#if defined(CONFIG_SMP)
    nuttx_smp_end_protection();
#endif

#ifdef FLASH_SUSPEND
    if (ret == HAL_NORFLASH_SUSPENDED) {
#ifdef FLASH_MEM_READ_BUS_LOCK
        if (skip_mode_change) {
            suspend_state[id] = SUSPEND_STATE_PROGRAM_CANCEL;
        } else
#endif
        {
            suspend_state[id] = SUSPEND_STATE_PROGRAM_SUSPEND;
        }
        op_next_addr[id] = current_address;
        op_next_buf[id] = current_buffer;
        op_remain_len[id] = remain_len;
    } else {
        suspend_state[id] = SUSPEND_STATE_NONE;
    }
#endif

    return ret;
}

enum HAL_NORFLASH_RET_T hal_norflash_write_suspend(enum HAL_FLASH_ID_T id, uint32_t start_address, const uint8_t *buffer, uint32_t len, int suspend)
{
    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

#ifdef FLASH_SUSPEND
    if (suspend_state[id] != SUSPEND_STATE_NONE) {
        return HAL_NORFLASH_BAD_OP;
    }
    if ((norflash_get_supported_mode(id) & HAL_NORFLASH_OP_MODE_SUSPEND) == 0) {
        suspend = 0;
    }
#endif

    return hal_norflash_write_int(id, start_address, buffer, len, suspend);
}

enum HAL_NORFLASH_RET_T hal_norflash_write(enum HAL_FLASH_ID_T id, uint32_t start_address, const uint8_t *buffer, uint32_t len)
{
    return hal_norflash_write_suspend(id, start_address, buffer, len, 0);
}

enum HAL_NORFLASH_RET_T hal_norflash_write_resume(enum HAL_FLASH_ID_T id, int suspend)
{
#ifdef FLASH_SUSPEND
    enum HAL_NORFLASH_RET_T ret;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    if ((norflash_get_supported_mode(id) & HAL_NORFLASH_OP_MODE_SUSPEND) == 0) {
        return HAL_NORFLASH_BAD_OP;
    }
#ifdef FLASH_MEM_READ_BUS_LOCK
    if (suspend_state[id] == SUSPEND_STATE_PROGRAM_CANCEL) {
        goto _next_op;
    }
#endif
    if (suspend_state[id] != SUSPEND_STATE_PROGRAM_SUSPEND) {
        return HAL_NORFLASH_BAD_OP;
    }

    ret = norflash_write_resume(id, suspend);
    if (ret == HAL_NORFLASH_SUSPENDED) {
        return ret;
    }

    if(op_remain_len[id] == 0) {
        suspend_state[id] = SUSPEND_STATE_NONE;
        return HAL_NORFLASH_OK;
    }

_next_op: POSSIBLY_UNUSED;
    return hal_norflash_write_int(id, op_next_addr[id], op_next_buf[id], op_remain_len[id], suspend);
#else
    return HAL_NORFLASH_OK;
#endif
}

enum HAL_NORFLASH_RET_T hal_norflash_suspend_check_irq(enum HAL_FLASH_ID_T id, uint32_t irq_num, int enable)
{
#ifdef FLASH_SUSPEND
    int ret;

    ret = norflash_suspend_check_irq(id, irq_num, enable);
    if (ret) {
        return HAL_NORFLASH_ERR;
    }
#endif

    return HAL_NORFLASH_OK;
}

enum HAL_NORFLASH_RET_T hal_norflash_suspend_check_flash_read(enum HAL_FLASH_ID_T id, int enable)
{
#ifdef FLASH_SUSPEND
    int ret;

    ret = norflash_suspend_check_flash_read(id, enable);
    if (ret) {
        return HAL_NORFLASH_ERR;
    }
#endif

    return HAL_NORFLASH_OK;
}

enum HAL_NORFLASH_RET_T hal_norflash_read(enum HAL_FLASH_ID_T id, uint32_t start_address, uint8_t *buffer, uint32_t len)
{
    uint8_t *current_buffer;
    uint32_t remain_len, current_address, total_size, read_size;

    ASSERT(id < HAL_FLASH_ID_NUM, err_flash_id);
    ASSERT(norflash_ctx[id].opened, err_not_opened);

    total_size      = norflash_ctx[id].total_size;

    start_address &= HAL_NORFLASH_ADDR_MASK;

    // Check address and length
    if (total_size <= start_address) {
        return HAL_NORFLASH_BAD_ADDR;
    }
    remain_len      = total_size - start_address;
    if (len > remain_len) {
        return HAL_NORFLASH_BAD_LEN;
    }
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if ((norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_DUAL_CHIP) && (len & 1)) {
            return HAL_NORFLASH_BAD_LEN;
        }
    }
#endif

    read_size       = NORFLASHIP_RXFIFO_SIZE;
    remain_len      = len;
    current_address = start_address;
    current_buffer  = buffer;

    norflash_pre_operation(id);

    while (remain_len > 0) {
        read_size = (remain_len > NORFLASHIP_RXFIFO_SIZE) ? NORFLASHIP_RXFIFO_SIZE : remain_len;
        norflash_read(id, current_address, current_buffer, read_size);

        current_address += read_size;
        current_buffer  += read_size;
        remain_len      -= read_size;
    }

    norflash_post_operation(id);

    return HAL_NORFLASH_OK;
}

void hal_norflash_force_sleep(enum HAL_FLASH_ID_T id)
{
    norflash_force_sleep(id);
    norflaship_busy_wait(id);
}

void hal_norflash_force_wakeup(enum HAL_FLASH_ID_T id)
{
    norflash_force_wakeup(id);
    norflaship_busy_wait(id);
}

void hal_norflash_sleep(enum HAL_FLASH_ID_T id)
{
    if (!norflash_ctx[id].opened) {
#ifdef FLASH_DEEP_SLEEP
        hal_norflash_force_sleep(id);
#endif
        return;
    }

#ifdef FLASH_DEEP_SLEEP
    norflash_sleep(id);
#else
    norflash_pre_operation(id);
#endif

    norflaship_busy_wait(id);
    norflaship_sleep(id);
}

void hal_norflash_wakeup(enum HAL_FLASH_ID_T id)
{
    if (!norflash_ctx[id].opened) {
#ifdef FLASH_DEEP_SLEEP
        hal_norflash_force_wakeup(id);
#endif
        return;
    }

    norflaship_wakeup(id);

#ifdef FLASH_DEEP_SLEEP
    norflash_wakeup(id);
#else
    norflash_post_operation(id);
#endif

#if 0
    // Flush prefetch buffer
    *(volatile uint32_t *)FLASH_NC_BASE;
    *(volatile uint32_t *)(FLASH_NC_BASE + 0x1000);
#else
    norflaship_clear_rxfifo(id);
    norflaship_busy_wait(id);
#endif
}

int hal_norflash_busy(enum HAL_FLASH_ID_T id)
{
    if (id < HAL_FLASH_ID_NUM) {
        return norflaship_is_busy(id);
    }
#ifdef FLASH1_CTRL_BASE
    if (norflaship_is_busy(HAL_FLASH_ID_1)) {
        return true;
    }
#endif
#ifdef FLASH2_CTRL_BASE
    if (norflaship_is_busy(HAL_FLASH_ID_2)) {
        return true;
    }
#endif
    return norflaship_is_busy(HAL_FLASH_ID_0);
}

uint32_t hal_norflash_mem_read_bus_lock(enum HAL_FLASH_ID_T id)
{
#ifdef FLASH_MEM_READ_BUS_LOCK
    return norflaship_mem_read_bus_lock(id);
#else
    return 0;
#endif
}

void hal_norflash_mem_read_bus_unlock(enum HAL_FLASH_ID_T id, uint32_t status)
{
#ifdef FLASH_MEM_READ_BUS_LOCK
    norflaship_mem_read_bus_unlock(id, status);
#endif
}

void hal_norflash_set_boot_freq(enum HAL_CMU_FREQ_T freq)
{
#if !defined(PROGRAMMER) || defined(PROGRAMMER_INFLASH)
    // Make sure flash is still working after freq change
    // At least best1000 and best2001 require the timing reset

    // Wait until norflash becomes idle
    hal_norflash_prefetch_idle(HAL_FLASH_ID_0);

    // Reset flash timing
    hal_norflash_reset_timing(HAL_FLASH_ID_0);
#endif

    hal_cmu_flash_set_freq(freq);
}

const struct HAL_NORFLASH_CONFIG_T *hal_norflash_get_init_config(void)
{
    return &norflash_cfg;
}

enum HAL_NORFLASH_RET_T hal_norflash_init(enum HAL_FLASH_ID_T id)
{
    enum HAL_NORFLASH_RET_T ret;
    const struct HAL_NORFLASH_CONFIG_T *cfg;

    cfg = hal_norflash_get_init_config();

#ifndef SUBSYS_FLASH_BOOT
    // Pmu codes might be located in flash
    pmu_flash_freq_config(cfg->speed);
#endif

    // Avoid flash access from here
    hal_norflash_prefetch_idle(id);

    ret = hal_norflash_open(id, cfg);
    return ret;
}

enum HAL_NORFLASH_RET_T hal_norflash_set_dual_chip_mode(enum HAL_FLASH_ID_T id, int dual_flash, int dual_sec_reg)
{
    if (!norflash_ctx[id].opened) {
        return HAL_NORFLASH_NOT_OPENED;
    }
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        uint32_t opt = 0;
        const struct HAL_NORFLASH_CONFIG_T *cfg;
        struct HAL_NORFLASH_CONFIG_T new_cfg;
        enum HAL_NORFLASH_RET_T ret;
        uint32_t mask;

        if (dual_flash) {
            opt |= HAL_NORFLASH_OPT_DUAL_CHIP;
#if defined(FLASH_SECURITY_REGISTER) && defined(FLASH_SEC_REG_DUAL_CHIP)
            if (dual_sec_reg) {
                opt |= HAL_NORFLASH_OPT_SEC_REG_DUAL_CHIP;
            }
#endif
        }
        if ((norflash_ctx[id].cur_opt & (HAL_NORFLASH_OPT_DUAL_CHIP |
                HAL_NORFLASH_OPT_SEC_REG_DUAL_CHIP)) == opt) {
            return HAL_NORFLASH_OK;
        }

        cfg = hal_norflash_get_init_config();
        memcpy(&new_cfg, cfg, sizeof(new_cfg));

        mask = HAL_NORFLASH_OPT_CALIB_MAGIC_WORD |
            HAL_NORFLASH_OPT_DUAL_CHIP |
            HAL_NORFLASH_OPT_SEC_REG_DUAL_CHIP;
        new_cfg.opt = (new_cfg.opt & ~mask) | opt;

        // Avoid flash access from here
        hal_norflash_prefetch_idle(id);

        ret = hal_norflash_open(id, &new_cfg);
        return ret;
    } else
#endif
    {
        return HAL_NORFLASH_BAD_OP;
    }
}

enum HAL_NORFLASH_RET_T hal_norflash_get_dual_chip_mode(enum HAL_FLASH_ID_T id, int *dual_flash, int *dual_sec_reg)
{
    bool dual_en = false;
    bool dual_sec_en = false;

    if (!norflash_ctx[id].opened) {
        return HAL_NORFLASH_NOT_OPENED;
    }
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        if (norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_DUAL_CHIP) {
            dual_en = true;
#if defined(FLASH_SECURITY_REGISTER) && defined(FLASH_SEC_REG_DUAL_CHIP)
            if (norflash_ctx[id].cur_opt & HAL_NORFLASH_OPT_SEC_REG_DUAL_CHIP) {
                dual_sec_en = true;
            }
#endif
        }
    }
#endif

    if (dual_flash) {
        *dual_flash = dual_en;
    }
    if (dual_sec_reg) {
        *dual_sec_reg = dual_sec_en;
    }
    return HAL_NORFLASH_OK;
}

uint32_t hal_norflash_get_flash_total_size(enum HAL_FLASH_ID_T id)
{
    return norflash_ctx[id].total_size;
}

int hal_norflash_opened(enum HAL_FLASH_ID_T id)
{
    return norflash_ctx[id].opened;
}

enum HAL_NORFLASH_RET_T hal_norflash_get_open_state(enum HAL_FLASH_ID_T id)
{
    return norflash_ctx[id].open_state;
}

void hal_norflash_reset_remap(enum HAL_FLASH_ID_T id)
{
    norflaship_reset_remap(id);
}

BOOT_TEXT_FLASH_LOC
void hal_norflash_boot_reset_remap(enum HAL_FLASH_ID_T id)
{
    norflaship_boot_reset_remap(id);
}

__STATIC_FORCEINLINE
enum HAL_NORFLASH_RET_T _config_remap(enum HAL_FLASH_ID_T id, enum HAL_NORFLASH_REMAP_ID_T remap_id,
                                      uint32_t addr, uint32_t len, uint32_t offset,
                                      uint32_t flash_size, void (*busy_wait)(enum HAL_FLASH_ID_T id),
                                      int (*remap_sec)(enum HAL_FLASH_ID_T id, uint32_t index, uint32_t addr, uint32_t len, uint32_t new_addr)
                                     )
{
#if (CHIP_FLASH_CTRL_VER >= 2)
    uint32_t remap_from;
    int ret;
    uint32_t block_size;

    STATIC_ASSERT((FLASH_BASE & HAL_NORFLASH_ADDR_MASK) == 0, "Bad FLASH_BASE");
#ifndef CHIP_BEST1501SIMU
    STATIC_ASSERT((FLASH_SIZE & (FLASH_SIZE - 1)) == 0, "Bad FLASH_SIZE");
#endif

#ifdef FLASH_LARGE_BLOCK
    block_size = NORFLASH_BLOCK_SIZE_64K;
#else
    block_size = NORFLASH_BLOCK_SIZE_32K;
#endif
#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        block_size *= 2;
    }
#endif

    // Offset must be aligned with BLOCK ERASE SIZE (32K/64K) to avoid possible
    // erase error or erase performance degradation
    if (offset == 0 || offset >= flash_size || (offset & (block_size - 1))) {
        return HAL_NORFLASH_BAD_REMAP_OFFSET;
    }

    remap_from = addr & HAL_NORFLASH_ADDR_MASK;

#ifdef CHIP_BEST2300P
    uint32_t remap_to, remap_len, remap_end, region_len;
    uint8_t msb_pos;

    if (remap_id != HAL_NORFLASH_REMAP_ID_0) {
        return HAL_NORFLASH_BAD_REMAP_ID;
    }
    if (offset & (offset - 1)) {
        return HAL_NORFLASH_BAD_ADDR;
    }
    if (offset > flash_size / 2) {
        return HAL_NORFLASH_BAD_REMAP_OFFSET;
    }
    flash_size = offset * 2;

    if (remap_from < flash_size / (1 << (NORFLASHIP_REMAP_NUM + 1))) {
        return HAL_NORFLASH_BAD_ADDR;
    }
    if (remap_from % (flash_size / (1 << (NORFLASHIP_REMAP_NUM + 1)))) {
        return HAL_NORFLASH_BAD_ADDR;
    }

    if (remap_from + len > flash_size / 2) {
        return HAL_NORFLASH_BAD_LEN;
    }

    if (busy_wait) {
        busy_wait(id);
    }

    remap_id = 0;
    remap_end = flash_size / 2;
    remap_len = remap_end - remap_from;
    while (remap_len && remap_id < NORFLASHIP_REMAP_NUM) {
        msb_pos = 31 - __CLZ(remap_len);
        region_len = 1 << msb_pos;
        remap_from = remap_end - region_len;
        remap_to = flash_size - remap_end; // OR: (flash_size / 2 + (flash_size / 2 - remap_end))
        ret = remap_sec(id, remap_id, remap_from, region_len, remap_to);
        if (ret) {
            return HAL_NORFLASH_BAD_OP;
        }
        remap_len -= region_len;
        remap_end -= region_len;
        remap_id++;
    }

    if (remap_len) {
        return HAL_NORFLASH_BAD_LEN;
    }
#else
    if (remap_id >= HAL_NORFLASH_REMAP_ID_QTY) {
        return HAL_NORFLASH_BAD_REMAP_ID;
    }
    // Align len to sector size
    len = (len + (NORFLASH_SECTOR_SIZE - 1)) & ~(NORFLASH_SECTOR_SIZE - 1);
    if (len > offset) {
        return HAL_NORFLASH_BAD_LEN;
    }
    if (remap_from + offset + len > flash_size) {
        return HAL_NORFLASH_BAD_ADDR;
    }

    if (busy_wait) {
        busy_wait(id);
    }

    ret = remap_sec(id, remap_id, remap_from, len, remap_from + offset);
    if (ret) {
        return HAL_NORFLASH_BAD_OP;
    }
#endif

    return HAL_NORFLASH_OK;
#else
    return HAL_NORFLASH_ERR;
#endif
}

enum HAL_NORFLASH_RET_T hal_norflash_config_remap(enum HAL_FLASH_ID_T id, enum HAL_NORFLASH_REMAP_ID_T remap_id, uint32_t addr, uint32_t len, uint32_t offset)
{
    uint32_t flash_size;

    if (!norflash_ctx[id].opened) {
        return HAL_NORFLASH_NOT_OPENED;
    }

    flash_size = norflash_ctx[id].total_size;
#ifndef PROGRAMMER
    if (flash_size > FLASH_SIZE) {
        flash_size = FLASH_SIZE;
    }
#endif

    return _config_remap(id, remap_id, addr, len, offset, flash_size, norflaship_busy_wait, norflaship_config_remap_section);
}

BOOT_TEXT_FLASH_LOC
enum HAL_NORFLASH_RET_T hal_norflash_boot_config_remap(enum HAL_FLASH_ID_T id, enum HAL_NORFLASH_REMAP_ID_T remap_id, uint32_t addr, uint32_t len, uint32_t offset)
{
    uint32_t flash_size;

#if defined(CHIP_BEST2300P) && !defined(FLASH_REMAP_CHECK_FLASH_SIZE)
#define FLASH_REMAP_CHECK_FLASH_SIZE
#endif
#ifdef FLASH_REMAP_CHECK_FLASH_SIZE
    flash_size = FLASH_SIZE;
#else
    flash_size = ~0UL;
#endif
    return _config_remap(id, remap_id, addr, len, offset, flash_size, NULL, norflaship_boot_config_remap_section);
}

enum HAL_NORFLASH_RET_T hal_norflash_enable_remap(enum HAL_FLASH_ID_T id, enum HAL_NORFLASH_REMAP_ID_T remap_id)
{
#if (CHIP_FLASH_CTRL_VER >= 2)
    norflaship_busy_wait(id);

    norflaship_enable_remap(id, remap_id);

    norflaship_busy_wait(id);
    norflaship_clear_fifos(id);

    return HAL_NORFLASH_OK;
#else
    return HAL_NORFLASH_ERR;
#endif
}

BOOT_TEXT_FLASH_LOC
enum HAL_NORFLASH_RET_T hal_norflash_boot_enable_remap(enum HAL_FLASH_ID_T id, enum HAL_NORFLASH_REMAP_ID_T remap_id)
{
#if (CHIP_FLASH_CTRL_VER >= 2)
    norflaship_boot_enable_remap(id, remap_id);
    return HAL_NORFLASH_OK;
#else
    return HAL_NORFLASH_ERR;
#endif
}

enum HAL_NORFLASH_RET_T hal_norflash_disable_remap(enum HAL_FLASH_ID_T id, enum HAL_NORFLASH_REMAP_ID_T remap_id)
{
#if (CHIP_FLASH_CTRL_VER >= 2)
    norflaship_busy_wait(id);

    norflaship_disable_remap(id, remap_id);

    norflaship_busy_wait(id);
    norflaship_clear_fifos(id);

    return HAL_NORFLASH_OK;
#else
    return HAL_NORFLASH_ERR;
#endif
}

BOOT_TEXT_FLASH_LOC
enum HAL_NORFLASH_RET_T hal_norflash_boot_disable_remap(enum HAL_FLASH_ID_T id, enum HAL_NORFLASH_REMAP_ID_T remap_id)
{
#if (CHIP_FLASH_CTRL_VER >= 2)
    norflaship_boot_disable_remap(id, remap_id);
    return HAL_NORFLASH_OK;
#else
    return HAL_NORFLASH_ERR;
#endif
}

int hal_norflash_get_remap_status(enum HAL_FLASH_ID_T id, enum HAL_NORFLASH_REMAP_ID_T remap_id)
{
#if (CHIP_FLASH_CTRL_VER >= 2)
    return norflaship_get_remap_status(id, remap_id);
#else
    return HAL_NORFLASH_ERR;
#endif
}

BOOT_TEXT_FLASH_LOC
int hal_norflash_boot_get_remap_status(enum HAL_FLASH_ID_T id, enum HAL_NORFLASH_REMAP_ID_T remap_id)
{
#if (CHIP_FLASH_CTRL_VER >= 2)
    return norflaship_boot_get_remap_status(id, remap_id);
#else
    return HAL_NORFLASH_ERR;
#endif
}

enum HAL_FLASH_ID_T hal_norflash_addr_to_id(uint32_t addr)
{
    enum HAL_FLASH_ID_T id;
    int i;

    for (id = HAL_FLASH_ID_0; id < HAL_FLASH_ID_NUM; id++) {
        for (i = 0; i < ARRAY_SIZE(norflash_base[id]); i++) {
            if (norflash_base[id][i] <= addr && addr <= (norflash_base[id][i] | HAL_NORFLASH_ADDR_MASK)) {
                return id;
            }
        }
    }

    return HAL_FLASH_ID_NUM;
}

void hal_norflash_show_id_state(enum HAL_FLASH_ID_T id, int assert_on_error)
{
    uint8_t flash_id[HAL_NORFLASH_DEVICE_ID_LEN];
    int opened;
    enum HAL_NORFLASH_RET_T state;

#ifdef FLASH_DUAL_CHIP
    if (FLASH_IS_DUAL_CHIP(id)) {
        uint8_t flash_id1[HAL_NORFLASH_DEVICE_ID_LEN];

        hal_norflash_dual_chip_get_id(id, flash_id, flash_id1, ARRAY_SIZE(flash_id));
        TR_INFO(0, "FLASH_ID: %02X-%02X-%02X / %02X-%02X-%02X",
            flash_id[0], flash_id[1], flash_id[2],
            flash_id1[0], flash_id1[1], flash_id1[2]);
    } else
#endif
    {
        hal_norflash_get_id(id, flash_id, ARRAY_SIZE(flash_id));
        TR_INFO(0, "FLASH_ID: %02X-%02X-%02X", flash_id[0], flash_id[1], flash_id[2]);
    }

    hal_norflash_show_calib_result(id);

    opened = hal_norflash_opened(id);
    state = hal_norflash_get_open_state(id);

    if (assert_on_error) {
        ASSERT(opened, "Failed to init flash: %d", state);
    } else {
        TR_INFO(0, "Flash opened=%d open_state=%d", opened, state);
    }
}

#endif // FLASH_BASE
