# G-DSP Engine

> **16-QAM Baseband Processor with Real-Time HDMI Visualisation**
> Final Degree Project (TFG) â€” FPGA-based DSP on Gowin GW1NR-9

---

## Overview

G-DSP Engine is a fully hardware-implemented 16-QAM digital communications
transceiver running on the **Sipeed Tang Nano 9K** (Gowin GW1NR-LV9).
It performs modulation, pulse shaping, noise injection, matched filtering,
timing/carrier recovery, and renders the IQ constellation in **720p @ 60 Hz
over HDMI** â€” all in real time, with no soft-core CPU in the data path.

## Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  PRBS   â”‚â”€â”€â–¶â”‚ 16-QAM   â”‚â”€â”€â–¶â”‚  RRC Tx  â”‚â”€â”€â–¶â”‚   AWGN   â”‚â”€â”€â–¶â”‚  RRC Rx  â”‚
â”‚ Bit Gen â”‚   â”‚ Mapper   â”‚   â”‚ Pulse    â”‚   â”‚ Channel  â”‚   â”‚ Matched  â”‚
â”‚         â”‚   â”‚ (Gray)   â”‚   â”‚ Shaping  â”‚   â”‚(Box-Mul.)â”‚   â”‚ Filter   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                                                 â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  HDMI   â”‚â—€â”€â”€â”‚ Constel. â”‚â—€â”€â”€â”‚  Costas  â”‚â—€â”€â”€â”‚ Gardner  â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”˜
â”‚ 720p60  â”‚   â”‚ Renderer â”‚   â”‚  Loop    â”‚   â”‚ Timing   â”‚
â”‚ (PSRAM) â”‚   â”‚          â”‚   â”‚(Carrier) â”‚   â”‚ Recovery â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Hardware Target

| Parameter       | Value                                    |
|-----------------|------------------------------------------|
| **FPGA**        | Gowin GW1NR-LV9QN88PC6/I5               |
| **LUTs**        | 8,640                                    |
| **DSP Slices**  | 20 (MULT9/pREG)                          |
| **BSRAM**       | 26 Ã— 18 Kbit                             |
| **PSRAM**       | 64 Mbit HyperRAM (frame buffer)          |
| **Video Out**   | HDMI 720p @ 60 Hz (TMDS)                 |
| **Clock**       | 27 MHz oscillator â†’ PLL to system/pixel  |

## Fixed-Point Format

**Q1.11** â€” 12-bit signed, two's complement.

- Range: $[-1.0, +1.0 - 2^{-11}]$
- Resolution (1 LSB): $2^{-11} \approx 4.88 \times 10^{-4}$
- SQNR: ~68 dB (40+ dB above 16-QAM operating point)

See [`docs/fixed_point_analysis.md`](docs/fixed_point_analysis.md) for the
full derivation and DSP resource budget.

## Repository Structure

```
G-DSP-Engine/
â”œâ”€â”€ rtl/                          # Synthesisable RTL (SystemVerilog)
â”‚   â”œâ”€â”€ packages/                 #   Global parameters (gdsp_pkg.sv)
â”‚   â”œâ”€â”€ top/                      #   Top-level integration
â”‚   â”œâ”€â”€ modem/                    #   QAM mapper, RRC filters
â”‚   â”œâ”€â”€ channel/                  #   AWGN noise generator
â”‚   â”œâ”€â”€ sync/                     #   Gardner TED, Costas Loop
â”‚   â”œâ”€â”€ video/                    #   HDMI TX, constellation renderer
â”‚   â”œâ”€â”€ memory/                   #   PSRAM controller
â”‚   â””â”€â”€ common/                   #   Shared utilities (bit gen, etc.)
â”œâ”€â”€ sim/                          # Simulation & verification
â”‚   â”œâ”€â”€ tb/                       #   SystemVerilog testbenches
â”‚   â”œâ”€â”€ cocotb/                   #   Python-driven co-simulation
â”‚   â”œâ”€â”€ vectors/                  #   Stimulus / reference data (.hex)
â”‚   â””â”€â”€ waves/                    #   Waveform dumps (git-ignored)
â”œâ”€â”€ constraints/                  # Pin (.cst) and timing (.sdc) files
â”œâ”€â”€ scripts/                      # Python Golden Model & utilities
â”‚   â”œâ”€â”€ golden_model.py           #   Full 16-QAM reference chain
â”‚   â”œâ”€â”€ fixed_point.py            #   Qn.m conversion & export
â”‚   â””â”€â”€ requirements.txt          #   Python dependencies
â”œâ”€â”€ docs/                         # Technical documentation
â”‚   â”œâ”€â”€ fixed_point_analysis.md   #   Arithmetic justification
â”‚   â””â”€â”€ figures/                  #   Auto-generated plots
â””â”€â”€ README.md                     # â† You are here
```

## Quick Start

### 1. Python Golden Model

```bash
# Install dependencies
pip install -r scripts/requirements.txt

# Run the golden model (generates vectors + plots)
python scripts/golden_model.py --nsym 256 --snr 20

# Custom parameters
python scripts/golden_model.py --nsym 1024 --alpha 0.25 --ntaps 33 --snr 15
```

Outputs:
- `sim/vectors/rrc_coeffs.{hex,mem,v}` â€” RRC filter taps for Verilog
- `sim/vectors/qam16_symbols_{I,Q}.hex` â€” Reference constellation points
- `sim/vectors/tx_filtered_{I,Q}.hex` â€” Pulse-shaped Tx samples
- `docs/figures/*.png` â€” Constellation, spectrum, eye diagram plots

### 2. FPGA Build (Gowin EDA)

```bash
# Open project in Gowin EDA IDE and synthesise
# Or use command-line flow (when configured):
# gw_sh run.tcl
```

## Development Phases

| Phase | Description                              | Status       |
|:-----:|------------------------------------------|:------------:|
| **0** | Setup, Golden Model, Fixed-Point         | âœ… Complete   |
| **1** | RTL: QAM Mapper + RRC FIR Filter         | ğŸ”² Planned   |
| **2** | RTL: AWGN Channel + HDMI Video Pipeline  | ğŸ”² Planned   |
| **3** | RTL: Gardner TED + Costas Loop           | ğŸ”² Planned   |
| **4** | Integration, Timing Closure, Demo        | ğŸ”² Planned   |

## License

MIT â€” See [LICENSE](LICENSE) for details.
