// Seed: 4235952391
module module_0 (
    input  wand  id_0,
    output tri   id_1,
    output uwire id_2
);
  wire id_4, id_5;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri   id_1,
    output tri0  id_2,
    output uwire id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  wire  id_6
    , id_9,
    input  tri0  id_7
);
  logic [7:0] id_10;
  wire id_11;
  assign id_10[1'd0] = 1;
  assign id_2 = 1 & id_4 * 1'd0;
  module_0(
      id_0, id_2, id_3
  );
endmodule
