
stm32f103-sensors-device.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbf0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  0800bd00  0800bd00  0001bd00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be38  0800be38  000200d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800be38  0800be38  0001be38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be40  0800be40  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800be40  0800be40  0001be40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800be4c  0800be4c  0001be4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  0800be54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ee8  200000d8  0800bf28  000200d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002fc0  0800bf28  00022fc0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004ece2  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007155  00000000  00000000  0006eddf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0003926d  00000000  00000000  00075f34  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001a80  00000000  00000000  000af1a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000070a0  00000000  00000000  000b0c28  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0001f515  00000000  00000000  000b7cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0001e5a7  00000000  00000000  000d71dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000a7fb1  00000000  00000000  000f5784  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0019d735  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006aa0  00000000  00000000  0019d7b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000d8 	.word	0x200000d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800bce8 	.word	0x0800bce8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000dc 	.word	0x200000dc
 800014c:	0800bce8 	.word	0x0800bce8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_ldivmod>:
 8000a68:	b97b      	cbnz	r3, 8000a8a <__aeabi_ldivmod+0x22>
 8000a6a:	b972      	cbnz	r2, 8000a8a <__aeabi_ldivmod+0x22>
 8000a6c:	2900      	cmp	r1, #0
 8000a6e:	bfbe      	ittt	lt
 8000a70:	2000      	movlt	r0, #0
 8000a72:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a76:	e006      	blt.n	8000a86 <__aeabi_ldivmod+0x1e>
 8000a78:	bf08      	it	eq
 8000a7a:	2800      	cmpeq	r0, #0
 8000a7c:	bf1c      	itt	ne
 8000a7e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000a82:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a86:	f000 b9bf 	b.w	8000e08 <__aeabi_idiv0>
 8000a8a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a8e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a92:	2900      	cmp	r1, #0
 8000a94:	db09      	blt.n	8000aaa <__aeabi_ldivmod+0x42>
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	db1a      	blt.n	8000ad0 <__aeabi_ldivmod+0x68>
 8000a9a:	f000 f84d 	bl	8000b38 <__udivmoddi4>
 8000a9e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa6:	b004      	add	sp, #16
 8000aa8:	4770      	bx	lr
 8000aaa:	4240      	negs	r0, r0
 8000aac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	db1b      	blt.n	8000aec <__aeabi_ldivmod+0x84>
 8000ab4:	f000 f840 	bl	8000b38 <__udivmoddi4>
 8000ab8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000abc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac0:	b004      	add	sp, #16
 8000ac2:	4240      	negs	r0, r0
 8000ac4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ac8:	4252      	negs	r2, r2
 8000aca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ace:	4770      	bx	lr
 8000ad0:	4252      	negs	r2, r2
 8000ad2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ad6:	f000 f82f 	bl	8000b38 <__udivmoddi4>
 8000ada:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ade:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae2:	b004      	add	sp, #16
 8000ae4:	4240      	negs	r0, r0
 8000ae6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000aea:	4770      	bx	lr
 8000aec:	4252      	negs	r2, r2
 8000aee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af2:	f000 f821 	bl	8000b38 <__udivmoddi4>
 8000af6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000afe:	b004      	add	sp, #16
 8000b00:	4252      	negs	r2, r2
 8000b02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_uldivmod>:
 8000b08:	b953      	cbnz	r3, 8000b20 <__aeabi_uldivmod+0x18>
 8000b0a:	b94a      	cbnz	r2, 8000b20 <__aeabi_uldivmod+0x18>
 8000b0c:	2900      	cmp	r1, #0
 8000b0e:	bf08      	it	eq
 8000b10:	2800      	cmpeq	r0, #0
 8000b12:	bf1c      	itt	ne
 8000b14:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b18:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b1c:	f000 b974 	b.w	8000e08 <__aeabi_idiv0>
 8000b20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b28:	f000 f806 	bl	8000b38 <__udivmoddi4>
 8000b2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b34:	b004      	add	sp, #16
 8000b36:	4770      	bx	lr

08000b38 <__udivmoddi4>:
 8000b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b3c:	468c      	mov	ip, r1
 8000b3e:	4604      	mov	r4, r0
 8000b40:	9e08      	ldr	r6, [sp, #32]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d14b      	bne.n	8000bde <__udivmoddi4+0xa6>
 8000b46:	428a      	cmp	r2, r1
 8000b48:	4615      	mov	r5, r2
 8000b4a:	d967      	bls.n	8000c1c <__udivmoddi4+0xe4>
 8000b4c:	fab2 f282 	clz	r2, r2
 8000b50:	b14a      	cbz	r2, 8000b66 <__udivmoddi4+0x2e>
 8000b52:	f1c2 0720 	rsb	r7, r2, #32
 8000b56:	fa01 f302 	lsl.w	r3, r1, r2
 8000b5a:	fa20 f707 	lsr.w	r7, r0, r7
 8000b5e:	4095      	lsls	r5, r2
 8000b60:	ea47 0c03 	orr.w	ip, r7, r3
 8000b64:	4094      	lsls	r4, r2
 8000b66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b6a:	fbbc f7fe 	udiv	r7, ip, lr
 8000b6e:	fa1f f885 	uxth.w	r8, r5
 8000b72:	fb0e c317 	mls	r3, lr, r7, ip
 8000b76:	fb07 f908 	mul.w	r9, r7, r8
 8000b7a:	0c21      	lsrs	r1, r4, #16
 8000b7c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b80:	4599      	cmp	r9, r3
 8000b82:	d909      	bls.n	8000b98 <__udivmoddi4+0x60>
 8000b84:	18eb      	adds	r3, r5, r3
 8000b86:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 8000b8a:	f080 811c 	bcs.w	8000dc6 <__udivmoddi4+0x28e>
 8000b8e:	4599      	cmp	r9, r3
 8000b90:	f240 8119 	bls.w	8000dc6 <__udivmoddi4+0x28e>
 8000b94:	3f02      	subs	r7, #2
 8000b96:	442b      	add	r3, r5
 8000b98:	eba3 0309 	sub.w	r3, r3, r9
 8000b9c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ba0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ba4:	fb00 f108 	mul.w	r1, r0, r8
 8000ba8:	b2a4      	uxth	r4, r4
 8000baa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bae:	42a1      	cmp	r1, r4
 8000bb0:	d909      	bls.n	8000bc6 <__udivmoddi4+0x8e>
 8000bb2:	192c      	adds	r4, r5, r4
 8000bb4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bb8:	f080 8107 	bcs.w	8000dca <__udivmoddi4+0x292>
 8000bbc:	42a1      	cmp	r1, r4
 8000bbe:	f240 8104 	bls.w	8000dca <__udivmoddi4+0x292>
 8000bc2:	3802      	subs	r0, #2
 8000bc4:	442c      	add	r4, r5
 8000bc6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bca:	2700      	movs	r7, #0
 8000bcc:	1a64      	subs	r4, r4, r1
 8000bce:	b11e      	cbz	r6, 8000bd8 <__udivmoddi4+0xa0>
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	40d4      	lsrs	r4, r2
 8000bd4:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd8:	4639      	mov	r1, r7
 8000bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bde:	428b      	cmp	r3, r1
 8000be0:	d909      	bls.n	8000bf6 <__udivmoddi4+0xbe>
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	f000 80ec 	beq.w	8000dc0 <__udivmoddi4+0x288>
 8000be8:	2700      	movs	r7, #0
 8000bea:	e9c6 0100 	strd	r0, r1, [r6]
 8000bee:	4638      	mov	r0, r7
 8000bf0:	4639      	mov	r1, r7
 8000bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf6:	fab3 f783 	clz	r7, r3
 8000bfa:	2f00      	cmp	r7, #0
 8000bfc:	d148      	bne.n	8000c90 <__udivmoddi4+0x158>
 8000bfe:	428b      	cmp	r3, r1
 8000c00:	d302      	bcc.n	8000c08 <__udivmoddi4+0xd0>
 8000c02:	4282      	cmp	r2, r0
 8000c04:	f200 80fb 	bhi.w	8000dfe <__udivmoddi4+0x2c6>
 8000c08:	1a84      	subs	r4, r0, r2
 8000c0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c0e:	2001      	movs	r0, #1
 8000c10:	469c      	mov	ip, r3
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	d0e0      	beq.n	8000bd8 <__udivmoddi4+0xa0>
 8000c16:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c1a:	e7dd      	b.n	8000bd8 <__udivmoddi4+0xa0>
 8000c1c:	b902      	cbnz	r2, 8000c20 <__udivmoddi4+0xe8>
 8000c1e:	deff      	udf	#255	; 0xff
 8000c20:	fab2 f282 	clz	r2, r2
 8000c24:	2a00      	cmp	r2, #0
 8000c26:	f040 808f 	bne.w	8000d48 <__udivmoddi4+0x210>
 8000c2a:	2701      	movs	r7, #1
 8000c2c:	1b49      	subs	r1, r1, r5
 8000c2e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c32:	fa1f f985 	uxth.w	r9, r5
 8000c36:	fbb1 fef8 	udiv	lr, r1, r8
 8000c3a:	fb08 111e 	mls	r1, r8, lr, r1
 8000c3e:	fb09 f00e 	mul.w	r0, r9, lr
 8000c42:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c46:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c4a:	4298      	cmp	r0, r3
 8000c4c:	d907      	bls.n	8000c5e <__udivmoddi4+0x126>
 8000c4e:	18eb      	adds	r3, r5, r3
 8000c50:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8000c54:	d202      	bcs.n	8000c5c <__udivmoddi4+0x124>
 8000c56:	4298      	cmp	r0, r3
 8000c58:	f200 80cd 	bhi.w	8000df6 <__udivmoddi4+0x2be>
 8000c5c:	468e      	mov	lr, r1
 8000c5e:	1a1b      	subs	r3, r3, r0
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	fb09 f900 	mul.w	r9, r9, r0
 8000c6c:	b2a4      	uxth	r4, r4
 8000c6e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c72:	45a1      	cmp	r9, r4
 8000c74:	d907      	bls.n	8000c86 <__udivmoddi4+0x14e>
 8000c76:	192c      	adds	r4, r5, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c7c:	d202      	bcs.n	8000c84 <__udivmoddi4+0x14c>
 8000c7e:	45a1      	cmp	r9, r4
 8000c80:	f200 80b6 	bhi.w	8000df0 <__udivmoddi4+0x2b8>
 8000c84:	4618      	mov	r0, r3
 8000c86:	eba4 0409 	sub.w	r4, r4, r9
 8000c8a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c8e:	e79e      	b.n	8000bce <__udivmoddi4+0x96>
 8000c90:	f1c7 0520 	rsb	r5, r7, #32
 8000c94:	40bb      	lsls	r3, r7
 8000c96:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c9e:	fa21 f405 	lsr.w	r4, r1, r5
 8000ca2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000ca6:	fbb4 f9fe 	udiv	r9, r4, lr
 8000caa:	fa1f f88c 	uxth.w	r8, ip
 8000cae:	fb0e 4419 	mls	r4, lr, r9, r4
 8000cb2:	fa20 f305 	lsr.w	r3, r0, r5
 8000cb6:	40b9      	lsls	r1, r7
 8000cb8:	fb09 fa08 	mul.w	sl, r9, r8
 8000cbc:	4319      	orrs	r1, r3
 8000cbe:	0c0b      	lsrs	r3, r1, #16
 8000cc0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cc4:	45a2      	cmp	sl, r4
 8000cc6:	fa02 f207 	lsl.w	r2, r2, r7
 8000cca:	fa00 f307 	lsl.w	r3, r0, r7
 8000cce:	d90b      	bls.n	8000ce8 <__udivmoddi4+0x1b0>
 8000cd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000cd8:	f080 8088 	bcs.w	8000dec <__udivmoddi4+0x2b4>
 8000cdc:	45a2      	cmp	sl, r4
 8000cde:	f240 8085 	bls.w	8000dec <__udivmoddi4+0x2b4>
 8000ce2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ce6:	4464      	add	r4, ip
 8000ce8:	eba4 040a 	sub.w	r4, r4, sl
 8000cec:	fbb4 f0fe 	udiv	r0, r4, lr
 8000cf0:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cf4:	fb00 fa08 	mul.w	sl, r0, r8
 8000cf8:	b289      	uxth	r1, r1
 8000cfa:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x1dc>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d0a:	d26b      	bcs.n	8000de4 <__udivmoddi4+0x2ac>
 8000d0c:	45a2      	cmp	sl, r4
 8000d0e:	d969      	bls.n	8000de4 <__udivmoddi4+0x2ac>
 8000d10:	3802      	subs	r0, #2
 8000d12:	4464      	add	r4, ip
 8000d14:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d18:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1c:	eba4 040a 	sub.w	r4, r4, sl
 8000d20:	454c      	cmp	r4, r9
 8000d22:	4641      	mov	r1, r8
 8000d24:	46ce      	mov	lr, r9
 8000d26:	d354      	bcc.n	8000dd2 <__udivmoddi4+0x29a>
 8000d28:	d051      	beq.n	8000dce <__udivmoddi4+0x296>
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d069      	beq.n	8000e02 <__udivmoddi4+0x2ca>
 8000d2e:	1a5a      	subs	r2, r3, r1
 8000d30:	eb64 040e 	sbc.w	r4, r4, lr
 8000d34:	fa04 f505 	lsl.w	r5, r4, r5
 8000d38:	fa22 f307 	lsr.w	r3, r2, r7
 8000d3c:	40fc      	lsrs	r4, r7
 8000d3e:	431d      	orrs	r5, r3
 8000d40:	e9c6 5400 	strd	r5, r4, [r6]
 8000d44:	2700      	movs	r7, #0
 8000d46:	e747      	b.n	8000bd8 <__udivmoddi4+0xa0>
 8000d48:	4095      	lsls	r5, r2
 8000d4a:	f1c2 0320 	rsb	r3, r2, #32
 8000d4e:	fa21 f003 	lsr.w	r0, r1, r3
 8000d52:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000d56:	fbb0 f7f8 	udiv	r7, r0, r8
 8000d5a:	fa1f f985 	uxth.w	r9, r5
 8000d5e:	fb08 0017 	mls	r0, r8, r7, r0
 8000d62:	fa24 f303 	lsr.w	r3, r4, r3
 8000d66:	4091      	lsls	r1, r2
 8000d68:	fb07 fc09 	mul.w	ip, r7, r9
 8000d6c:	430b      	orrs	r3, r1
 8000d6e:	0c19      	lsrs	r1, r3, #16
 8000d70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d74:	458c      	cmp	ip, r1
 8000d76:	fa04 f402 	lsl.w	r4, r4, r2
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x254>
 8000d7c:	1869      	adds	r1, r5, r1
 8000d7e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d82:	d231      	bcs.n	8000de8 <__udivmoddi4+0x2b0>
 8000d84:	458c      	cmp	ip, r1
 8000d86:	d92f      	bls.n	8000de8 <__udivmoddi4+0x2b0>
 8000d88:	3f02      	subs	r7, #2
 8000d8a:	4429      	add	r1, r5
 8000d8c:	eba1 010c 	sub.w	r1, r1, ip
 8000d90:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d94:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d98:	fb00 fe09 	mul.w	lr, r0, r9
 8000d9c:	b299      	uxth	r1, r3
 8000d9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000da2:	458e      	cmp	lr, r1
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x27e>
 8000da6:	1869      	adds	r1, r5, r1
 8000da8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dac:	d218      	bcs.n	8000de0 <__udivmoddi4+0x2a8>
 8000dae:	458e      	cmp	lr, r1
 8000db0:	d916      	bls.n	8000de0 <__udivmoddi4+0x2a8>
 8000db2:	3802      	subs	r0, #2
 8000db4:	4429      	add	r1, r5
 8000db6:	eba1 010e 	sub.w	r1, r1, lr
 8000dba:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dbe:	e73a      	b.n	8000c36 <__udivmoddi4+0xfe>
 8000dc0:	4637      	mov	r7, r6
 8000dc2:	4630      	mov	r0, r6
 8000dc4:	e708      	b.n	8000bd8 <__udivmoddi4+0xa0>
 8000dc6:	460f      	mov	r7, r1
 8000dc8:	e6e6      	b.n	8000b98 <__udivmoddi4+0x60>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	e6fb      	b.n	8000bc6 <__udivmoddi4+0x8e>
 8000dce:	4543      	cmp	r3, r8
 8000dd0:	d2ab      	bcs.n	8000d2a <__udivmoddi4+0x1f2>
 8000dd2:	ebb8 0102 	subs.w	r1, r8, r2
 8000dd6:	eb69 020c 	sbc.w	r2, r9, ip
 8000dda:	3801      	subs	r0, #1
 8000ddc:	4696      	mov	lr, r2
 8000dde:	e7a4      	b.n	8000d2a <__udivmoddi4+0x1f2>
 8000de0:	4618      	mov	r0, r3
 8000de2:	e7e8      	b.n	8000db6 <__udivmoddi4+0x27e>
 8000de4:	4608      	mov	r0, r1
 8000de6:	e795      	b.n	8000d14 <__udivmoddi4+0x1dc>
 8000de8:	4607      	mov	r7, r0
 8000dea:	e7cf      	b.n	8000d8c <__udivmoddi4+0x254>
 8000dec:	4681      	mov	r9, r0
 8000dee:	e77b      	b.n	8000ce8 <__udivmoddi4+0x1b0>
 8000df0:	3802      	subs	r0, #2
 8000df2:	442c      	add	r4, r5
 8000df4:	e747      	b.n	8000c86 <__udivmoddi4+0x14e>
 8000df6:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dfa:	442b      	add	r3, r5
 8000dfc:	e72f      	b.n	8000c5e <__udivmoddi4+0x126>
 8000dfe:	4638      	mov	r0, r7
 8000e00:	e707      	b.n	8000c12 <__udivmoddi4+0xda>
 8000e02:	4637      	mov	r7, r6
 8000e04:	e6e8      	b.n	8000bd8 <__udivmoddi4+0xa0>
 8000e06:	bf00      	nop

08000e08 <__aeabi_idiv0>:
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop

08000e0c <_ZN8RegisterC1Ethh>:
    if (value > max_value)
        return max_value;
    return value;
}

Register::Register(uint16_t address, uint8_t bit_count, uint8_t bit_bias) {
 8000e0c:	b430      	push	{r4, r5}
    if (value < min_value)
 8000e0e:	b9fa      	cbnz	r2, 8000e50 <_ZN8RegisterC1Ethh+0x44>
 8000e10:	2b07      	cmp	r3, #7
 8000e12:	bf28      	it	cs
 8000e14:	2307      	movcs	r3, #7
    uint32_t mask = 0x00;
    for (uint8_t i = 0; i < bit_in_reg; ++i) {
        if (i < bit_count)
            mask = (mask << 1) + 1;
        else
            if (i < (bit_count + bit_bias))
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	bf14      	ite	ne
 8000e1a:	2202      	movne	r2, #2
 8000e1c:	2201      	moveq	r2, #1
            mask = (mask << 1) + 1;
 8000e1e:	2501      	movs	r5, #1
            if (i < (bit_count + bit_bias))
 8000e20:	18ec      	adds	r4, r5, r3
 8000e22:	2c02      	cmp	r4, #2
 8000e24:	dd00      	ble.n	8000e28 <_ZN8RegisterC1Ethh+0x1c>
                mask <<= 1;
 8000e26:	0052      	lsls	r2, r2, #1
            if (i < (bit_count + bit_bias))
 8000e28:	2c03      	cmp	r4, #3
 8000e2a:	dd00      	ble.n	8000e2e <_ZN8RegisterC1Ethh+0x22>
                mask <<= 1;
 8000e2c:	0052      	lsls	r2, r2, #1
            if (i < (bit_count + bit_bias))
 8000e2e:	2c04      	cmp	r4, #4
 8000e30:	dd00      	ble.n	8000e34 <_ZN8RegisterC1Ethh+0x28>
                mask <<= 1;
 8000e32:	0052      	lsls	r2, r2, #1
            if (i < (bit_count + bit_bias))
 8000e34:	2c05      	cmp	r4, #5
 8000e36:	dd00      	ble.n	8000e3a <_ZN8RegisterC1Ethh+0x2e>
                mask <<= 1;
 8000e38:	0052      	lsls	r2, r2, #1
            if (i < (bit_count + bit_bias))
 8000e3a:	2c06      	cmp	r4, #6
 8000e3c:	dc25      	bgt.n	8000e8a <_ZN8RegisterC1Ethh+0x7e>
 8000e3e:	2c07      	cmp	r4, #7
                mask <<= 1;
 8000e40:	bfc8      	it	gt
 8000e42:	0052      	lslgt	r2, r2, #1
    }
    _address = address;
    _bit_count = bit_count;
 8000e44:	7085      	strb	r5, [r0, #2]
    _address = address;
 8000e46:	8001      	strh	r1, [r0, #0]
    _bit_bias = bit_bias;
 8000e48:	70c3      	strb	r3, [r0, #3]
    _mask = mask;
 8000e4a:	6042      	str	r2, [r0, #4]
}
 8000e4c:	bc30      	pop	{r4, r5}
 8000e4e:	4770      	bx	lr
 8000e50:	2a08      	cmp	r2, #8
 8000e52:	4615      	mov	r5, r2
 8000e54:	bf28      	it	cs
 8000e56:	2508      	movcs	r5, #8
 8000e58:	f1c5 0408 	rsb	r4, r5, #8
 8000e5c:	b2e4      	uxtb	r4, r4
 8000e5e:	42a3      	cmp	r3, r4
 8000e60:	bf28      	it	cs
 8000e62:	4623      	movcs	r3, r4
        if (i < bit_count)
 8000e64:	2a01      	cmp	r2, #1
 8000e66:	d0d6      	beq.n	8000e16 <_ZN8RegisterC1Ethh+0xa>
 8000e68:	2a02      	cmp	r2, #2
 8000e6a:	d91c      	bls.n	8000ea6 <_ZN8RegisterC1Ethh+0x9a>
 8000e6c:	2a03      	cmp	r2, #3
 8000e6e:	d917      	bls.n	8000ea0 <_ZN8RegisterC1Ethh+0x94>
 8000e70:	2a04      	cmp	r2, #4
 8000e72:	d912      	bls.n	8000e9a <_ZN8RegisterC1Ethh+0x8e>
 8000e74:	2a05      	cmp	r2, #5
 8000e76:	d90d      	bls.n	8000e94 <_ZN8RegisterC1Ethh+0x88>
 8000e78:	2a06      	cmp	r2, #6
 8000e7a:	d908      	bls.n	8000e8e <_ZN8RegisterC1Ethh+0x82>
 8000e7c:	2a07      	cmp	r2, #7
            mask = (mask << 1) + 1;
 8000e7e:	bf88      	it	hi
 8000e80:	22ff      	movhi	r2, #255	; 0xff
        if (i < bit_count)
 8000e82:	d8df      	bhi.n	8000e44 <_ZN8RegisterC1Ethh+0x38>
            mask = (mask << 1) + 1;
 8000e84:	227f      	movs	r2, #127	; 0x7f
 8000e86:	18ec      	adds	r4, r5, r3
 8000e88:	e7d9      	b.n	8000e3e <_ZN8RegisterC1Ethh+0x32>
                mask <<= 1;
 8000e8a:	0052      	lsls	r2, r2, #1
 8000e8c:	e7d7      	b.n	8000e3e <_ZN8RegisterC1Ethh+0x32>
            mask = (mask << 1) + 1;
 8000e8e:	223f      	movs	r2, #63	; 0x3f
 8000e90:	18ec      	adds	r4, r5, r3
 8000e92:	e7d2      	b.n	8000e3a <_ZN8RegisterC1Ethh+0x2e>
 8000e94:	221f      	movs	r2, #31
 8000e96:	18ec      	adds	r4, r5, r3
 8000e98:	e7cc      	b.n	8000e34 <_ZN8RegisterC1Ethh+0x28>
 8000e9a:	220f      	movs	r2, #15
 8000e9c:	18ec      	adds	r4, r5, r3
 8000e9e:	e7c6      	b.n	8000e2e <_ZN8RegisterC1Ethh+0x22>
 8000ea0:	2207      	movs	r2, #7
 8000ea2:	18ec      	adds	r4, r5, r3
 8000ea4:	e7c0      	b.n	8000e28 <_ZN8RegisterC1Ethh+0x1c>
 8000ea6:	2203      	movs	r2, #3
 8000ea8:	e7ba      	b.n	8000e20 <_ZN8RegisterC1Ethh+0x14>
 8000eaa:	bf00      	nop

08000eac <_ZN8Register7addressEv>:

uint16_t Register::address() {
    return _address;
}
 8000eac:	8800      	ldrh	r0, [r0, #0]
 8000eae:	4770      	bx	lr

08000eb0 <_ZN8Register4maskEv>:
uint8_t Register::bit_bias() {
    return _bit_bias;
}
uint32_t Register::mask() {
    return _mask;
}
 8000eb0:	6840      	ldr	r0, [r0, #4]
 8000eb2:	4770      	bx	lr

08000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>:
    return !(left == right);
}



Address_field::Address_field(Register *registers, uint8_t reg_count, bool reg_revers, char mode, uint32_t min_value,
 8000eb4:	b4f0      	push	{r4, r5, r6, r7}
 8000eb6:	f89d 7010 	ldrb.w	r7, [sp, #16]
 8000eba:	e9dd 6505 	ldrd	r6, r5, [sp, #20]
    init_address_field(registers, reg_count, reg_revers, mode, min_value, max_value, reserved_value, reserv_count);
}

bool Address_field::init_address_field(Register *registers, uint8_t reg_count, bool reg_revers, char mode, uint32_t min_value,
                                       uint32_t max_value, uint32_t *reserved_value, uint32_t reserv_count) {
    if ((mode != 'r') && (mode != 'w') && (mode != 'c'))
 8000ebe:	f1a7 0463 	sub.w	r4, r7, #99	; 0x63
 8000ec2:	fa5f fc84 	uxtb.w	ip, r4
 8000ec6:	f1bc 0f14 	cmp.w	ip, #20
 8000eca:	d831      	bhi.n	8000f30 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x7c>
 8000ecc:	4c1d      	ldr	r4, [pc, #116]	; (8000f44 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x90>)
 8000ece:	fa24 f40c 	lsr.w	r4, r4, ip
 8000ed2:	43e4      	mvns	r4, r4
 8000ed4:	f014 0401 	ands.w	r4, r4, #1
 8000ed8:	d12a      	bne.n	8000f30 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x7c>
    uint8_t bit_count = 0;
    uint32_t value = 0;
    _mode = mode;
    _registers = registers;
    _reg_count = reg_count;
    _reg_revers = reg_revers;
 8000eda:	7143      	strb	r3, [r0, #5]
    _reserved_value = reserved_value;
 8000edc:	9b07      	ldr	r3, [sp, #28]
    _mode = mode;
 8000ede:	7607      	strb	r7, [r0, #24]
    _reserved_value = reserved_value;
 8000ee0:	6103      	str	r3, [r0, #16]
    _reserv_count = reserv_count;
 8000ee2:	9b08      	ldr	r3, [sp, #32]
    _registers = registers;
 8000ee4:	6001      	str	r1, [r0, #0]
    _reg_count = reg_count;
 8000ee6:	7102      	strb	r2, [r0, #4]
    _reserv_count = reserv_count;
 8000ee8:	6143      	str	r3, [r0, #20]
    _max_address = 0;
 8000eea:	80c4      	strh	r4, [r0, #6]
    for (int i = 0; i < _reg_count; ++i) {
 8000eec:	b33a      	cbz	r2, 8000f3e <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x8a>
    uint8_t bit_count = 0;
 8000eee:	4623      	mov	r3, r4
 8000ef0:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
    return _address;
 8000ef4:	880f      	ldrh	r7, [r1, #0]
        bit_count += _registers[i].bit_count();
 8000ef6:	f891 c002 	ldrb.w	ip, [r1, #2]
        if (_max_address < _registers[i].address())
 8000efa:	42a7      	cmp	r7, r4
 8000efc:	f101 0108 	add.w	r1, r1, #8
        bit_count += _registers[i].bit_count();
 8000f00:	4463      	add	r3, ip
            _max_address = _registers[i].address();
 8000f02:	bf84      	itt	hi
 8000f04:	463c      	movhi	r4, r7
 8000f06:	80c7      	strhhi	r7, [r0, #6]
    for (int i = 0; i < _reg_count; ++i) {
 8000f08:	4291      	cmp	r1, r2
        bit_count += _registers[i].bit_count();
 8000f0a:	b2db      	uxtb	r3, r3
    for (int i = 0; i < _reg_count; ++i) {
 8000f0c:	d1f2      	bne.n	8000ef4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x40>
    }
    for (int i = 0; i < bit_count; ++i)
 8000f0e:	b1b3      	cbz	r3, 8000f3e <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x8a>
    uint32_t value = 0;
 8000f10:	2200      	movs	r2, #0
    for (int i = 0; i < bit_count; ++i)
 8000f12:	4611      	mov	r1, r2
 8000f14:	3101      	adds	r1, #1
        value = (value << 1) + 1;
 8000f16:	0052      	lsls	r2, r2, #1
    for (int i = 0; i < bit_count; ++i)
 8000f18:	4299      	cmp	r1, r3
        value = (value << 1) + 1;
 8000f1a:	f102 0201 	add.w	r2, r2, #1
    for (int i = 0; i < bit_count; ++i)
 8000f1e:	d1f9      	bne.n	8000f14 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x60>
 8000f20:	4296      	cmp	r6, r2
 8000f22:	4633      	mov	r3, r6
 8000f24:	bf28      	it	cs
 8000f26:	4613      	movcs	r3, r2
    if (value < min_value)
 8000f28:	42ae      	cmp	r6, r5
    _min_value = value_range(min_value, 0, value);
 8000f2a:	6083      	str	r3, [r0, #8]
    if (value < min_value)
 8000f2c:	d902      	bls.n	8000f34 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x80>
    _max_value = value_range(max_value, min_value, value);
 8000f2e:	60c6      	str	r6, [r0, #12]
}
 8000f30:	bcf0      	pop	{r4, r5, r6, r7}
 8000f32:	4770      	bx	lr
 8000f34:	4295      	cmp	r5, r2
 8000f36:	bf28      	it	cs
 8000f38:	4615      	movcs	r5, r2
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	e7f7      	b.n	8000f2e <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x7a>
    for (int i = 0; i < bit_count; ++i)
 8000f3e:	2300      	movs	r3, #0
    uint32_t value = 0;
 8000f40:	461a      	mov	r2, r3
 8000f42:	e7f1      	b.n	8000f28 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm+0x74>
 8000f44:	00108001 	.word	0x00108001

08000f48 <_ZN13Address_field9get_valueEPhi>:
    return false;
}

uint32_t Address_field::get_value(uint8_t *register_value, int register_count) {
    if (register_count < (_max_address + 1))
 8000f48:	88c3      	ldrh	r3, [r0, #6]
uint32_t Address_field::get_value(uint8_t *register_value, int register_count) {
 8000f4a:	b4f0      	push	{r4, r5, r6, r7}
    if (register_count < (_max_address + 1))
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	da2f      	bge.n	8000fb0 <_ZN13Address_field9get_valueEPhi+0x68>
        return -1;
    uint32_t value = 0;
    if(_reg_revers) {
 8000f50:	7945      	ldrb	r5, [r0, #5]
 8000f52:	7903      	ldrb	r3, [r0, #4]
 8000f54:	b1a5      	cbz	r5, 8000f80 <_ZN13Address_field9get_valueEPhi+0x38>
        for (int i = 0; i < _reg_count; ++i) {
 8000f56:	b383      	cbz	r3, 8000fba <_ZN13Address_field9get_valueEPhi+0x72>
    uint32_t value = 0;
 8000f58:	2500      	movs	r5, #0
 8000f5a:	6802      	ldr	r2, [r0, #0]
 8000f5c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
            value <<= _registers[i].bit_count();
            value |= (register_value[_registers[i].address()] & _registers[i].mask()) >> _registers[i].bit_bias();
 8000f60:	8810      	ldrh	r0, [r2, #0]
 8000f62:	6857      	ldr	r7, [r2, #4]
 8000f64:	5c0c      	ldrb	r4, [r1, r0]
 8000f66:	78d6      	ldrb	r6, [r2, #3]
            value <<= _registers[i].bit_count();
 8000f68:	7890      	ldrb	r0, [r2, #2]
            value |= (register_value[_registers[i].address()] & _registers[i].mask()) >> _registers[i].bit_bias();
 8000f6a:	403c      	ands	r4, r7
 8000f6c:	3208      	adds	r2, #8
 8000f6e:	40f4      	lsrs	r4, r6
            value <<= _registers[i].bit_count();
 8000f70:	4085      	lsls	r5, r0
        for (int i = 0; i < _reg_count; ++i) {
 8000f72:	4293      	cmp	r3, r2
            value |= (register_value[_registers[i].address()] & _registers[i].mask()) >> _registers[i].bit_bias();
 8000f74:	ea45 0504 	orr.w	r5, r5, r4
        for (int i = 0; i < _reg_count; ++i) {
 8000f78:	d1f2      	bne.n	8000f60 <_ZN13Address_field9get_valueEPhi+0x18>
            value <<= _registers[i].bit_count();
            value |= (register_value[_registers[i].address()] & _registers[i].mask()) >> _registers[i].bit_bias();
        }
    }
    return value;
}
 8000f7a:	4628      	mov	r0, r5
 8000f7c:	bcf0      	pop	{r4, r5, r6, r7}
 8000f7e:	4770      	bx	lr
        for (int i = (_reg_count - 1); i >= 0; --i) {
 8000f80:	b1db      	cbz	r3, 8000fba <_ZN13Address_field9get_valueEPhi+0x72>
            value <<= _registers[i].bit_count();
 8000f82:	6807      	ldr	r7, [r0, #0]
 8000f84:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
            value |= (register_value[_registers[i].address()] & _registers[i].mask()) >> _registers[i].bit_bias();
 8000f88:	f833 2c08 	ldrh.w	r2, [r3, #-8]
 8000f8c:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8000f90:	5c8a      	ldrb	r2, [r1, r2]
 8000f92:	f813 4c05 	ldrb.w	r4, [r3, #-5]
            value <<= _registers[i].bit_count();
 8000f96:	f813 0c06 	ldrb.w	r0, [r3, #-6]
            value |= (register_value[_registers[i].address()] & _registers[i].mask()) >> _registers[i].bit_bias();
 8000f9a:	4032      	ands	r2, r6
 8000f9c:	3b08      	subs	r3, #8
 8000f9e:	40e2      	lsrs	r2, r4
            value <<= _registers[i].bit_count();
 8000fa0:	4085      	lsls	r5, r0
        for (int i = (_reg_count - 1); i >= 0; --i) {
 8000fa2:	429f      	cmp	r7, r3
            value |= (register_value[_registers[i].address()] & _registers[i].mask()) >> _registers[i].bit_bias();
 8000fa4:	ea45 0502 	orr.w	r5, r5, r2
        for (int i = (_reg_count - 1); i >= 0; --i) {
 8000fa8:	d1ee      	bne.n	8000f88 <_ZN13Address_field9get_valueEPhi+0x40>
}
 8000faa:	4628      	mov	r0, r5
 8000fac:	bcf0      	pop	{r4, r5, r6, r7}
 8000fae:	4770      	bx	lr
        return -1;
 8000fb0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
}
 8000fb4:	4628      	mov	r0, r5
 8000fb6:	bcf0      	pop	{r4, r5, r6, r7}
 8000fb8:	4770      	bx	lr
    uint32_t value = 0;
 8000fba:	461d      	mov	r5, r3
}
 8000fbc:	4628      	mov	r0, r5
 8000fbe:	bcf0      	pop	{r4, r5, r6, r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <_ZN13Address_field9set_valueEmPhi>:
bool Address_field::set_value(uint32_t value, uint8_t *register_value, int register_count) {
 8000fc4:	b4f0      	push	{r4, r5, r6, r7}
    if ((register_count < (_max_address + 1)) || (_mode == 'r') ||
 8000fc6:	88c4      	ldrh	r4, [r0, #6]
 8000fc8:	429c      	cmp	r4, r3
 8000fca:	da3d      	bge.n	8001048 <_ZN13Address_field9set_valueEmPhi+0x84>
 8000fcc:	7e03      	ldrb	r3, [r0, #24]
 8000fce:	2b72      	cmp	r3, #114	; 0x72
 8000fd0:	d03a      	beq.n	8001048 <_ZN13Address_field9set_valueEmPhi+0x84>
 8000fd2:	6883      	ldr	r3, [r0, #8]
 8000fd4:	428b      	cmp	r3, r1
 8000fd6:	d837      	bhi.n	8001048 <_ZN13Address_field9set_valueEmPhi+0x84>
                (value < _min_value) || (value > _max_value))
 8000fd8:	68c3      	ldr	r3, [r0, #12]
 8000fda:	428b      	cmp	r3, r1
 8000fdc:	d334      	bcc.n	8001048 <_ZN13Address_field9set_valueEmPhi+0x84>
        return true;
    for (int i = 0; i < (int)_reserv_count; ++i)
 8000fde:	6946      	ldr	r6, [r0, #20]
 8000fe0:	2e00      	cmp	r6, #0
 8000fe2:	dd0c      	ble.n	8000ffe <_ZN13Address_field9set_valueEmPhi+0x3a>
        if (value == _reserved_value[i])
 8000fe4:	6904      	ldr	r4, [r0, #16]
 8000fe6:	6823      	ldr	r3, [r4, #0]
 8000fe8:	4299      	cmp	r1, r3
 8000fea:	d02d      	beq.n	8001048 <_ZN13Address_field9set_valueEmPhi+0x84>
    for (int i = 0; i < (int)_reserv_count; ++i)
 8000fec:	2300      	movs	r3, #0
 8000fee:	e003      	b.n	8000ff8 <_ZN13Address_field9set_valueEmPhi+0x34>
        if (value == _reserved_value[i])
 8000ff0:	f854 5f04 	ldr.w	r5, [r4, #4]!
 8000ff4:	428d      	cmp	r5, r1
 8000ff6:	d027      	beq.n	8001048 <_ZN13Address_field9set_valueEmPhi+0x84>
    for (int i = 0; i < (int)_reserv_count; ++i)
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	42b3      	cmp	r3, r6
 8000ffc:	d1f8      	bne.n	8000ff0 <_ZN13Address_field9set_valueEmPhi+0x2c>
            return true;
    if(_reg_revers) {
 8000ffe:	7944      	ldrb	r4, [r0, #5]
 8001000:	7903      	ldrb	r3, [r0, #4]
 8001002:	b324      	cbz	r4, 800104e <_ZN13Address_field9set_valueEmPhi+0x8a>
        for (int i = (_reg_count - 1); i >= 0; --i) {
 8001004:	1e5d      	subs	r5, r3, #1
 8001006:	b1eb      	cbz	r3, 8001044 <_ZN13Address_field9set_valueEmPhi+0x80>
 8001008:	6803      	ldr	r3, [r0, #0]
 800100a:	00ec      	lsls	r4, r5, #3
            register_value[_registers[i].address()] &= ~_registers[i].mask();
 800100c:	5b1e      	ldrh	r6, [r3, r4]
 800100e:	4423      	add	r3, r4
 8001010:	685f      	ldr	r7, [r3, #4]
 8001012:	5d93      	ldrb	r3, [r2, r6]
        for (int i = (_reg_count - 1); i >= 0; --i) {
 8001014:	3d01      	subs	r5, #1
            register_value[_registers[i].address()] &= ~_registers[i].mask();
 8001016:	ea23 0307 	bic.w	r3, r3, r7
 800101a:	5593      	strb	r3, [r2, r6]
            register_value[_registers[i].address()] |= (value & (_registers[i].mask() >> _registers[i].bit_bias())) << _registers[i].bit_bias();
 800101c:	6806      	ldr	r6, [r0, #0]
 800101e:	1933      	adds	r3, r6, r4
 8001020:	78df      	ldrb	r7, [r3, #3]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	5b36      	ldrh	r6, [r6, r4]
 8001026:	40fb      	lsrs	r3, r7
 8001028:	f812 c006 	ldrb.w	ip, [r2, r6]
 800102c:	400b      	ands	r3, r1
 800102e:	40bb      	lsls	r3, r7
 8001030:	ea43 030c 	orr.w	r3, r3, ip
 8001034:	5593      	strb	r3, [r2, r6]
            value >>= _registers[i].bit_count();
 8001036:	6803      	ldr	r3, [r0, #0]
    return _bit_count;
 8001038:	191e      	adds	r6, r3, r4
            value >>= _registers[i].bit_count();
 800103a:	78b6      	ldrb	r6, [r6, #2]
 800103c:	3c08      	subs	r4, #8
 800103e:	40f1      	lsrs	r1, r6
        for (int i = (_reg_count - 1); i >= 0; --i) {
 8001040:	1c6e      	adds	r6, r5, #1
 8001042:	d1e3      	bne.n	800100c <_ZN13Address_field9set_valueEmPhi+0x48>
            register_value[_registers[i].address()] &= ~_registers[i].mask();
            register_value[_registers[i].address()] |= (value & (_registers[i].mask() >> _registers[i].bit_bias())) << _registers[i].bit_bias();
            value >>= _registers[i].bit_count();
        }
    }
    return false;
 8001044:	2000      	movs	r0, #0
 8001046:	e000      	b.n	800104a <_ZN13Address_field9set_valueEmPhi+0x86>
        return true;
 8001048:	2001      	movs	r0, #1
}
 800104a:	bcf0      	pop	{r4, r5, r6, r7}
 800104c:	4770      	bx	lr
        for (int i = 0; i < _reg_count; ++i) {
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0f8      	beq.n	8001044 <_ZN13Address_field9set_valueEmPhi+0x80>
 8001052:	6803      	ldr	r3, [r0, #0]
            register_value[_registers[i].address()] &= ~_registers[i].mask();
 8001054:	f833 6034 	ldrh.w	r6, [r3, r4, lsl #3]
 8001058:	00e5      	lsls	r5, r4, #3
 800105a:	442b      	add	r3, r5
 800105c:	685f      	ldr	r7, [r3, #4]
 800105e:	5d93      	ldrb	r3, [r2, r6]
 8001060:	ea23 0307 	bic.w	r3, r3, r7
 8001064:	5593      	strb	r3, [r2, r6]
            register_value[_registers[i].address()] |= (value & (_registers[i].mask() >> _registers[i].bit_bias())) << _registers[i].bit_bias();
 8001066:	6806      	ldr	r6, [r0, #0]
 8001068:	1973      	adds	r3, r6, r5
 800106a:	78df      	ldrb	r7, [r3, #3]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f836 6034 	ldrh.w	r6, [r6, r4, lsl #3]
 8001072:	40fb      	lsrs	r3, r7
 8001074:	f812 c006 	ldrb.w	ip, [r2, r6]
 8001078:	400b      	ands	r3, r1
 800107a:	40bb      	lsls	r3, r7
 800107c:	ea43 030c 	orr.w	r3, r3, ip
 8001080:	5593      	strb	r3, [r2, r6]
            value >>= _registers[i].bit_count();
 8001082:	6803      	ldr	r3, [r0, #0]
        for (int i = 0; i < _reg_count; ++i) {
 8001084:	7906      	ldrb	r6, [r0, #4]
    return _bit_count;
 8001086:	441d      	add	r5, r3
            value >>= _registers[i].bit_count();
 8001088:	78ad      	ldrb	r5, [r5, #2]
        for (int i = 0; i < _reg_count; ++i) {
 800108a:	3401      	adds	r4, #1
 800108c:	42a6      	cmp	r6, r4
            value >>= _registers[i].bit_count();
 800108e:	fa21 f105 	lsr.w	r1, r1, r5
        for (int i = 0; i < _reg_count; ++i) {
 8001092:	dcdf      	bgt.n	8001054 <_ZN13Address_field9set_valueEmPhi+0x90>
 8001094:	e7d6      	b.n	8001044 <_ZN13Address_field9set_valueEmPhi+0x80>
 8001096:	bf00      	nop

08001098 <_ZN13Address_field13get_registersEv>:

Register *Address_field::get_registers() {
    return _registers;
}
 8001098:	6800      	ldr	r0, [r0, #0]
 800109a:	4770      	bx	lr

0800109c <_ZN13Address_field13get_reg_countEv>:
uint8_t Address_field::get_reg_count() {
    return _reg_count;
}
 800109c:	7900      	ldrb	r0, [r0, #4]
 800109e:	4770      	bx	lr

080010a0 <_ZN10LoRa_class9field_setE13Address_fieldmb.constprop.22>:
	_FifoTxBaseAddr = 0;
	_packet_length = 0;
	_reg_field.init(spi, _nss_port, _nss_pin);
}

uint8_t LoRa_class::field_set(Address_field field, uint32_t value, bool write) {
 80010a0:	b084      	sub	sp, #16
 80010a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010a4:	b087      	sub	sp, #28
 80010a6:	ac0d      	add	r4, sp, #52	; 0x34
    uint8_t result;
    result = _reg_field.set_field_value(field, value);
 80010a8:	ad10      	add	r5, sp, #64	; 0x40
uint8_t LoRa_class::field_set(Address_field field, uint32_t value, bool write) {
 80010aa:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    result = _reg_field.set_field_value(field, value);
 80010ae:	f100 063c 	add.w	r6, r0, #60	; 0x3c
 80010b2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010b6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
uint8_t LoRa_class::field_set(Address_field field, uint32_t value, bool write) {
 80010ba:	9f14      	ldr	r7, [sp, #80]	; 0x50
    result = _reg_field.set_field_value(field, value);
 80010bc:	4630      	mov	r0, r6
 80010be:	9704      	str	r7, [sp, #16]
 80010c0:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80010c4:	f001 faaa 	bl	800261c <_ZN13LoRa_register15set_field_valueE13Address_fieldm>
    if(write) {
        result = _reg_field.register_write(field, true, true);
 80010c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010cc:	2501      	movs	r5, #1
 80010ce:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80010d2:	4630      	mov	r0, r6
 80010d4:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80010d8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80010dc:	f001 f844 	bl	8002168 <_ZN13LoRa_register14register_writeE13Address_fieldbb>
    }
    return result;
}
 80010e0:	b007      	add	sp, #28
 80010e2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80010e6:	b004      	add	sp, #16
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop

080010ec <_ZN10LoRa_classC1Ev>:
LoRa_class::LoRa_class(/* args */) {
 80010ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ee:	4604      	mov	r4, r0
 80010f0:	f100 053c 	add.w	r5, r0, #60	; 0x3c
 80010f4:	4628      	mov	r0, r5
 80010f6:	f000 fbeb 	bl	80018d0 <_ZN13LoRa_registerC1Ev>
 80010fa:	f504 7003 	add.w	r0, r4, #524	; 0x20c
 80010fe:	f000 fbd7 	bl	80018b0 <_ZN11LoRa_packetC1Ev>
	_reset_pin = LORA_RESET_Pin;
 8001102:	f44f 6200 	mov.w	r2, #2048	; 0x800
	_dio0_pin = 0;
 8001106:	2100      	movs	r1, #0
	_nss_pin = LORA_NSS_Pin;
 8001108:	2310      	movs	r3, #16
	_frequency = 0;
 800110a:	2600      	movs	r6, #0
 800110c:	2700      	movs	r7, #0
	_reg_field.init(spi, _nss_port, _nss_pin);
 800110e:	4628      	mov	r0, r5
	_reset_pin = LORA_RESET_Pin;
 8001110:	80a2      	strh	r2, [r4, #4]
	_reset_port = LORA_RESET_GPIO_Port;
 8001112:	4d0c      	ldr	r5, [pc, #48]	; (8001144 <_ZN10LoRa_classC1Ev+0x58>)
	_nss_port = LORA_NSS_GPIO_Port;
 8001114:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001118:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
	_frequency = 0;
 800111c:	e9c4 670c 	strd	r6, r7, [r4, #48]	; 0x30
	_reset_port = LORA_RESET_GPIO_Port;
 8001120:	60a5      	str	r5, [r4, #8]
	_nss_pin = LORA_NSS_Pin;
 8001122:	81a3      	strh	r3, [r4, #12]
	_nss_port = LORA_NSS_GPIO_Port;
 8001124:	6122      	str	r2, [r4, #16]
	_dio0_pin = 0;
 8001126:	82a1      	strh	r1, [r4, #20]
	_dio0_port = 0;
 8001128:	61a1      	str	r1, [r4, #24]
	_dio1_pin = 0;
 800112a:	83a1      	strh	r1, [r4, #28]
	_dio1_port = 0;
 800112c:	6221      	str	r1, [r4, #32]
	_dio3_pin = 0;
 800112e:	84a1      	strh	r1, [r4, #36]	; 0x24
	_dio3_port = 0;
 8001130:	62a1      	str	r1, [r4, #40]	; 0x28
	_spi = spi;
 8001132:	6021      	str	r1, [r4, #0]
	_FifoTxBaseAddr = 0;
 8001134:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
	_packet_length = 0;
 8001138:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
	_reg_field.init(spi, _nss_port, _nss_pin);
 800113c:	f000 fc3a 	bl	80019b4 <_ZN13LoRa_register4initEP19__SPI_HandleTypeDefP12GPIO_TypeDeft>
}
 8001140:	4620      	mov	r0, r4
 8001142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001144:	40010c00 	.word	0x40010c00

08001148 <_ZN10LoRa_classD1Ev>:
LoRa_class::~LoRa_class() {
 8001148:	b510      	push	{r4, lr}
 800114a:	4604      	mov	r4, r0
    if(_spi != nullptr)
 800114c:	6800      	ldr	r0, [r0, #0]
 800114e:	b110      	cbz	r0, 8001156 <_ZN10LoRa_classD1Ev+0xe>
        delete _spi;
 8001150:	2158      	movs	r1, #88	; 0x58
 8001152:	f009 fc15 	bl	800a980 <_ZdlPvj>
LoRa_class::~LoRa_class() {
 8001156:	f504 7003 	add.w	r0, r4, #524	; 0x20c
 800115a:	f000 fbb1 	bl	80018c0 <_ZN11LoRa_packetD1Ev>
 800115e:	f104 003c 	add.w	r0, r4, #60	; 0x3c
 8001162:	f000 fc25 	bl	80019b0 <_ZN13LoRa_registerD1Ev>
}
 8001166:	4620      	mov	r0, r4
 8001168:	bd10      	pop	{r4, pc}
 800116a:	bf00      	nop

0800116c <_ZN10LoRa_class4initEP19__SPI_HandleTypeDef>:
void LoRa_class::init(SPI_HandleTypeDef *spi) {
 800116c:	b4f0      	push	{r4, r5, r6, r7}
	_reset_pin = LORA_RESET_Pin;
 800116e:	f44f 6200 	mov.w	r2, #2048	; 0x800
	_frequency = 0;
 8001172:	2600      	movs	r6, #0
 8001174:	2700      	movs	r7, #0
	_dio0_pin = 0;
 8001176:	2400      	movs	r4, #0
	_nss_pin = LORA_NSS_Pin;
 8001178:	2310      	movs	r3, #16
	_reset_pin = LORA_RESET_Pin;
 800117a:	8082      	strh	r2, [r0, #4]
	_reset_port = LORA_RESET_GPIO_Port;
 800117c:	4d0c      	ldr	r5, [pc, #48]	; (80011b0 <_ZN10LoRa_class4initEP19__SPI_HandleTypeDef+0x44>)
	_frequency = 0;
 800117e:	e9c0 670c 	strd	r6, r7, [r0, #48]	; 0x30
	_nss_port = LORA_NSS_GPIO_Port;
 8001182:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001186:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
	_spi = spi;
 800118a:	6001      	str	r1, [r0, #0]
	_reset_port = LORA_RESET_GPIO_Port;
 800118c:	6085      	str	r5, [r0, #8]
	_nss_pin = LORA_NSS_Pin;
 800118e:	8183      	strh	r3, [r0, #12]
	_nss_port = LORA_NSS_GPIO_Port;
 8001190:	6102      	str	r2, [r0, #16]
	_dio0_pin = 0;
 8001192:	8284      	strh	r4, [r0, #20]
	_dio0_port = 0;
 8001194:	6184      	str	r4, [r0, #24]
	_dio1_pin = 0;
 8001196:	8384      	strh	r4, [r0, #28]
	_dio1_port = 0;
 8001198:	6204      	str	r4, [r0, #32]
	_dio3_pin = 0;
 800119a:	8484      	strh	r4, [r0, #36]	; 0x24
	_dio3_port = 0;
 800119c:	6284      	str	r4, [r0, #40]	; 0x28
	_FifoTxBaseAddr = 0;
 800119e:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
	_packet_length = 0;
 80011a2:	f880 4039 	strb.w	r4, [r0, #57]	; 0x39
}
 80011a6:	bcf0      	pop	{r4, r5, r6, r7}
	_reg_field.init(spi, _nss_port, _nss_pin);
 80011a8:	303c      	adds	r0, #60	; 0x3c
 80011aa:	f000 bc03 	b.w	80019b4 <_ZN13LoRa_register4initEP19__SPI_HandleTypeDefP12GPIO_TypeDeft>
 80011ae:	bf00      	nop
 80011b0:	40010c00 	.word	0x40010c00

080011b4 <_ZN10LoRa_class8set_modeEh>:
    //    
    mode_sleep();
}


uint8_t LoRa_class::set_mode(uint8_t mode) {
 80011b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011b8:	4680      	mov	r8, r0
 80011ba:	468e      	mov	lr, r1
    Address_field fields[3] = {LongRangeMode, LowFrequencyModeOn, Mode};
    uint32_t values[3] = {1, 0, mode};
 80011bc:	f04f 0c00 	mov.w	ip, #0
 80011c0:	2701      	movs	r7, #1
uint8_t LoRa_class::set_mode(uint8_t mode) {
 80011c2:	b09a      	sub	sp, #104	; 0x68
    Address_field fields[3] = {LongRangeMode, LowFrequencyModeOn, Mode};
 80011c4:	4c16      	ldr	r4, [pc, #88]	; (8001220 <_ZN10LoRa_class8set_modeEh+0x6c>)
 80011c6:	ad05      	add	r5, sp, #20
 80011c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011cc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80011d0:	4c14      	ldr	r4, [pc, #80]	; (8001224 <_ZN10LoRa_class8set_modeEh+0x70>)
 80011d2:	ae0c      	add	r6, sp, #48	; 0x30
 80011d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80011d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011da:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80011dc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80011e0:	4d11      	ldr	r5, [pc, #68]	; (8001228 <_ZN10LoRa_class8set_modeEh+0x74>)
 80011e2:	ac13      	add	r4, sp, #76	; 0x4c
 80011e4:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 80011e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    result = _reg_field.set_field_value(fields, values, amt);
 80011f0:	f108 083c 	add.w	r8, r8, #60	; 0x3c
    Address_field fields[3] = {LongRangeMode, LowFrequencyModeOn, Mode};
 80011f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    result = _reg_field.set_field_value(fields, values, amt);
 80011f8:	2303      	movs	r3, #3
 80011fa:	a905      	add	r1, sp, #20
 80011fc:	aa02      	add	r2, sp, #8
 80011fe:	4640      	mov	r0, r8
    uint32_t values[3] = {1, 0, mode};
 8001200:	e9cd ce03 	strd	ip, lr, [sp, #12]
 8001204:	9702      	str	r7, [sp, #8]
    result = _reg_field.set_field_value(fields, values, amt);
 8001206:	f000 fe3d 	bl	8001e84 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh>
        result = _reg_field.register_write(fields, amt, true, true);
 800120a:	4640      	mov	r0, r8
 800120c:	9700      	str	r7, [sp, #0]
 800120e:	463b      	mov	r3, r7
 8001210:	a905      	add	r1, sp, #20
 8001212:	2203      	movs	r2, #3
 8001214:	f000 fe9a 	bl	8001f4c <_ZN13LoRa_register14register_writeEP13Address_fieldhbb>
    return field_set(fields, values, 3);
}
 8001218:	b01a      	add	sp, #104	; 0x68
 800121a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800121e:	bf00      	nop
 8001220:	20001150 	.word	0x20001150
 8001224:	20001188 	.word	0x20001188
 8001228:	200011dc 	.word	0x200011dc

0800122c <_ZN10LoRa_class12set_TX_powerEhbh>:
    return set_mode(MODE_CAD);
}


//    
uint8_t LoRa_class::set_TX_power(uint8_t power, bool paboost, uint8_t max_power) {
 800122c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001230:	469e      	mov	lr, r3
 8001232:	b0a2      	sub	sp, #136	; 0x88
    Address_field fields[4] = {PaDac, PaSelect, MaxPower, OutputPower};
 8001234:	4c34      	ldr	r4, [pc, #208]	; (8001308 <_ZN10LoRa_class12set_TX_powerEhbh+0xdc>)
 8001236:	ae06      	add	r6, sp, #24
uint8_t LoRa_class::set_TX_power(uint8_t power, bool paboost, uint8_t max_power) {
 8001238:	4684      	mov	ip, r0
 800123a:	4688      	mov	r8, r1
 800123c:	4617      	mov	r7, r2
    Address_field fields[4] = {PaDac, PaSelect, MaxPower, OutputPower};
 800123e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001240:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001242:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001246:	4c31      	ldr	r4, [pc, #196]	; (800130c <_ZN10LoRa_class12set_TX_powerEhbh+0xe0>)
 8001248:	ad0d      	add	r5, sp, #52	; 0x34
 800124a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800124e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001250:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001252:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001256:	4c2e      	ldr	r4, [pc, #184]	; (8001310 <_ZN10LoRa_class12set_TX_powerEhbh+0xe4>)
 8001258:	ae14      	add	r6, sp, #80	; 0x50
 800125a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800125e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001260:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001262:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001266:	4d2b      	ldr	r5, [pc, #172]	; (8001314 <_ZN10LoRa_class12set_TX_powerEhbh+0xe8>)
 8001268:	ac1b      	add	r4, sp, #108	; 0x6c
 800126a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800126e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001270:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001272:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001276:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    uint32_t pa_dac, pa_select;
    int16_t power_adjustment, min_power_value, max_power_value;
    if (max_power < 0x01)
 800127a:	f1be 0f00 	cmp.w	lr, #0
 800127e:	d016      	beq.n	80012ae <_ZN10LoRa_class12set_TX_powerEhbh+0x82>
 8001280:	4675      	mov	r5, lr
 8001282:	2d07      	cmp	r5, #7
 8001284:	bf28      	it	cs
 8001286:	2507      	movcs	r5, #7
        max_power = 0x01;
    else if (max_power > 0x07)
        max_power = 0x07;
    _reg_field.register_read(fields, 4);
 8001288:	f10c 043c 	add.w	r4, ip, #60	; 0x3c
 800128c:	4620      	mov	r0, r4
 800128e:	2301      	movs	r3, #1
 8001290:	2204      	movs	r2, #4
 8001292:	a906      	add	r1, sp, #24
 8001294:	f000 fd7e 	bl	8001d94 <_ZN13LoRa_register13register_readEP13Address_fieldhb>
    //   PABOOST
    if (paboost) {
 8001298:	b15f      	cbz	r7, 80012b2 <_ZN10LoRa_class12set_TX_powerEhbh+0x86>
        pa_select = 1;
        min_power_value = 2;
        max_power_value = 20;
        if (power > 17)
 800129a:	f1b8 0f11 	cmp.w	r8, #17
 800129e:	d829      	bhi.n	80012f4 <_ZN10LoRa_class12set_TX_powerEhbh+0xc8>
        min_power_value = -1;
        max_power_value = 14;
        power_adjustment = 1;
    }
    //      
    if (power < min_power_value)
 80012a0:	f1b8 0f01 	cmp.w	r8, #1
 80012a4:	d82b      	bhi.n	80012fe <_ZN10LoRa_class12set_TX_powerEhbh+0xd2>
 80012a6:	2600      	movs	r6, #0
 80012a8:	2701      	movs	r7, #1
    power += power_adjustment;
    //    
    if (power > 17)
        pa_dac = RF_PADAC_20DBM_ON;
    else
        pa_dac = RF_PADAC_20DBM_OFF;
 80012aa:	2204      	movs	r2, #4
 80012ac:	e00e      	b.n	80012cc <_ZN10LoRa_class12set_TX_powerEhbh+0xa0>
 80012ae:	2501      	movs	r5, #1
 80012b0:	e7ea      	b.n	8001288 <_ZN10LoRa_class12set_TX_powerEhbh+0x5c>
 80012b2:	220e      	movs	r2, #14
 80012b4:	2301      	movs	r3, #1
 80012b6:	4611      	mov	r1, r2
    if (power > max_power_value)
 80012b8:	4588      	cmp	r8, r1
 80012ba:	bfcc      	ite	gt
 80012bc:	189b      	addgt	r3, r3, r2
 80012be:	4443      	addle	r3, r8
 80012c0:	b2db      	uxtb	r3, r3
        pa_dac = RF_PADAC_20DBM_OFF;
 80012c2:	2b11      	cmp	r3, #17
 80012c4:	461e      	mov	r6, r3
 80012c6:	bf8c      	ite	hi
 80012c8:	2207      	movhi	r2, #7
 80012ca:	2204      	movls	r2, #4
    //  
    uint32_t values[4] = {pa_dac, pa_select, max_power, power};
 80012cc:	9202      	str	r2, [sp, #8]
    result = _reg_field.set_field_value(fields, values, amt);
 80012ce:	a906      	add	r1, sp, #24
 80012d0:	aa02      	add	r2, sp, #8
 80012d2:	2304      	movs	r3, #4
 80012d4:	4620      	mov	r0, r4
    uint32_t values[4] = {pa_dac, pa_select, max_power, power};
 80012d6:	9703      	str	r7, [sp, #12]
 80012d8:	9504      	str	r5, [sp, #16]
 80012da:	9605      	str	r6, [sp, #20]
    result = _reg_field.set_field_value(fields, values, amt);
 80012dc:	f000 fdd2 	bl	8001e84 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh>
        result = _reg_field.register_write(fields, amt, true, true);
 80012e0:	2301      	movs	r3, #1
 80012e2:	a906      	add	r1, sp, #24
 80012e4:	4620      	mov	r0, r4
 80012e6:	9300      	str	r3, [sp, #0]
 80012e8:	2204      	movs	r2, #4
 80012ea:	f000 fe2f 	bl	8001f4c <_ZN13LoRa_register14register_writeEP13Address_fieldhbb>
    return field_set(fields, values, 4);
}
 80012ee:	b022      	add	sp, #136	; 0x88
 80012f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012f4:	2214      	movs	r2, #20
 80012f6:	23fb      	movs	r3, #251	; 0xfb
 80012f8:	4611      	mov	r1, r2
 80012fa:	2701      	movs	r7, #1
 80012fc:	e7dc      	b.n	80012b8 <_ZN10LoRa_class12set_TX_powerEhbh+0x8c>
    if (power < min_power_value)
 80012fe:	2214      	movs	r2, #20
 8001300:	23fe      	movs	r3, #254	; 0xfe
 8001302:	4611      	mov	r1, r2
 8001304:	2701      	movs	r7, #1
 8001306:	e7d7      	b.n	80012b8 <_ZN10LoRa_class12set_TX_powerEhbh+0x8c>
 8001308:	20001268 	.word	0x20001268
 800130c:	200012a0 	.word	0x200012a0
 8001310:	200011c0 	.word	0x200011c0
 8001314:	2000124c 	.word	0x2000124c

08001318 <_ZN10LoRa_class20set_spreading_factorEh>:
    uint32_t frf = ((uint64_t)frequency << 19) / 32000000;
    return field_set(Frf, frf);
}

//     SF
uint8_t LoRa_class::set_spreading_factor(uint8_t SF) {
 8001318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint32_t detection_optimize, detection_threshold;
    if (SF < 6)
 800131c:	2905      	cmp	r1, #5
uint8_t LoRa_class::set_spreading_factor(uint8_t SF) {
 800131e:	b09a      	sub	sp, #104	; 0x68
 8001320:	4680      	mov	r8, r0
    if (SF < 6)
 8001322:	d93f      	bls.n	80013a4 <_ZN10LoRa_class20set_spreading_factorEh+0x8c>
        SF = 6;
    else if (SF > 12)
 8001324:	290c      	cmp	r1, #12
 8001326:	d837      	bhi.n	8001398 <_ZN10LoRa_class20set_spreading_factorEh+0x80>
        SF = 12;
    if (SF == 6) {
        detection_optimize = DO_SF6;
        detection_threshold = DT_SF6;
 8001328:	2906      	cmp	r1, #6
 800132a:	460f      	mov	r7, r1
 800132c:	bf15      	itete	ne
 800132e:	f04f 0c0a 	movne.w	ip, #10
 8001332:	f04f 0c0c 	moveq.w	ip, #12
 8001336:	f04f 0e03 	movne.w	lr, #3
 800133a:	f04f 0e05 	moveq.w	lr, #5
    }
    else {
        detection_optimize = DO_SF7_12;
        detection_threshold = DT_SF7_12;
    }
    Address_field fields[3] = {DetectionOptimize, DetectionThreshold, SpreadingFactor};
 800133e:	4c1c      	ldr	r4, [pc, #112]	; (80013b0 <_ZN10LoRa_class20set_spreading_factorEh+0x98>)
 8001340:	ad05      	add	r5, sp, #20
 8001342:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001344:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001346:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800134a:	4c1a      	ldr	r4, [pc, #104]	; (80013b4 <_ZN10LoRa_class20set_spreading_factorEh+0x9c>)
 800134c:	ae0c      	add	r6, sp, #48	; 0x30
 800134e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001352:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001354:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001356:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800135a:	4d17      	ldr	r5, [pc, #92]	; (80013b8 <_ZN10LoRa_class20set_spreading_factorEh+0xa0>)
 800135c:	ac13      	add	r4, sp, #76	; 0x4c
 800135e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8001362:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001364:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001366:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    result = _reg_field.set_field_value(fields, values, amt);
 800136a:	f108 083c 	add.w	r8, r8, #60	; 0x3c
    Address_field fields[3] = {DetectionOptimize, DetectionThreshold, SpreadingFactor};
 800136e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    result = _reg_field.set_field_value(fields, values, amt);
 8001372:	2303      	movs	r3, #3
 8001374:	a905      	add	r1, sp, #20
 8001376:	aa02      	add	r2, sp, #8
 8001378:	4640      	mov	r0, r8
    uint32_t values[3] = {detection_optimize, detection_threshold, SF};
 800137a:	e9cd ec02 	strd	lr, ip, [sp, #8]
 800137e:	9704      	str	r7, [sp, #16]
    result = _reg_field.set_field_value(fields, values, amt);
 8001380:	f000 fd80 	bl	8001e84 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh>
        result = _reg_field.register_write(fields, amt, true, true);
 8001384:	2301      	movs	r3, #1
 8001386:	a905      	add	r1, sp, #20
 8001388:	4640      	mov	r0, r8
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2203      	movs	r2, #3
 800138e:	f000 fddd 	bl	8001f4c <_ZN13LoRa_register14register_writeEP13Address_fieldhbb>
    return field_set(fields, values, 3);
}
 8001392:	b01a      	add	sp, #104	; 0x68
 8001394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001398:	270c      	movs	r7, #12
        detection_threshold = DT_SF7_12;
 800139a:	f04f 0c0a 	mov.w	ip, #10
        detection_optimize = DO_SF7_12;
 800139e:	f04f 0e03 	mov.w	lr, #3
 80013a2:	e7cc      	b.n	800133e <_ZN10LoRa_class20set_spreading_factorEh+0x26>
 80013a4:	2706      	movs	r7, #6
        detection_threshold = DT_SF6;
 80013a6:	f04f 0c0c 	mov.w	ip, #12
        detection_optimize = DO_SF6;
 80013aa:	f04f 0e05 	mov.w	lr, #5
 80013ae:	e7c6      	b.n	800133e <_ZN10LoRa_class20set_spreading_factorEh+0x26>
 80013b0:	20000e40 	.word	0x20000e40
 80013b4:	20000e5c 	.word	0x20000e5c
 80013b8:	200014b4 	.word	0x200014b4
 80013bc:	00000000 	.word	0x00000000

080013c0 <_ZN10LoRa_class20set_signal_bandwidthEy>:

//   
uint8_t LoRa_class::set_signal_bandwidth(uint64_t sbw) {
 80013c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t bw;
    if (sbw <= 7.8E3)        bw = 0;
 80013c2:	4619      	mov	r1, r3
uint8_t LoRa_class::set_signal_bandwidth(uint64_t sbw) {
 80013c4:	b08f      	sub	sp, #60	; 0x3c
 80013c6:	4606      	mov	r6, r0
    if (sbw <= 7.8E3)        bw = 0;
 80013c8:	4610      	mov	r0, r2
 80013ca:	f7ff f847 	bl	800045c <__aeabi_ul2d>
 80013ce:	a344      	add	r3, pc, #272	; (adr r3, 80014e0 <_ZN10LoRa_class20set_signal_bandwidthEy+0x120>)
 80013d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d4:	4604      	mov	r4, r0
 80013d6:	460d      	mov	r5, r1
 80013d8:	f7ff faf2 	bl	80009c0 <__aeabi_dcmple>
 80013dc:	2800      	cmp	r0, #0
 80013de:	d16e      	bne.n	80014be <_ZN10LoRa_class20set_signal_bandwidthEy+0xfe>
    else if (sbw <= 10.4E3)  bw = 1;
 80013e0:	a341      	add	r3, pc, #260	; (adr r3, 80014e8 <_ZN10LoRa_class20set_signal_bandwidthEy+0x128>)
 80013e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e6:	4620      	mov	r0, r4
 80013e8:	4629      	mov	r1, r5
 80013ea:	f7ff fae9 	bl	80009c0 <__aeabi_dcmple>
 80013ee:	2800      	cmp	r0, #0
 80013f0:	d141      	bne.n	8001476 <_ZN10LoRa_class20set_signal_bandwidthEy+0xb6>
    else if (sbw <= 15.6E3)  bw = 2;
 80013f2:	a33f      	add	r3, pc, #252	; (adr r3, 80014f0 <_ZN10LoRa_class20set_signal_bandwidthEy+0x130>)
 80013f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f8:	4620      	mov	r0, r4
 80013fa:	4629      	mov	r1, r5
 80013fc:	f7ff fae0 	bl	80009c0 <__aeabi_dcmple>
 8001400:	2800      	cmp	r0, #0
 8001402:	d15e      	bne.n	80014c2 <_ZN10LoRa_class20set_signal_bandwidthEy+0x102>
    else if (sbw <= 20.8E3)  bw = 3;
 8001404:	a33c      	add	r3, pc, #240	; (adr r3, 80014f8 <_ZN10LoRa_class20set_signal_bandwidthEy+0x138>)
 8001406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140a:	4620      	mov	r0, r4
 800140c:	4629      	mov	r1, r5
 800140e:	f7ff fad7 	bl	80009c0 <__aeabi_dcmple>
 8001412:	2800      	cmp	r0, #0
 8001414:	d157      	bne.n	80014c6 <_ZN10LoRa_class20set_signal_bandwidthEy+0x106>
    else if (sbw <= 31.25E3) bw = 4;
 8001416:	a33a      	add	r3, pc, #232	; (adr r3, 8001500 <_ZN10LoRa_class20set_signal_bandwidthEy+0x140>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	4620      	mov	r0, r4
 800141e:	4629      	mov	r1, r5
 8001420:	f7ff face 	bl	80009c0 <__aeabi_dcmple>
 8001424:	2800      	cmp	r0, #0
 8001426:	d150      	bne.n	80014ca <_ZN10LoRa_class20set_signal_bandwidthEy+0x10a>
    else if (sbw <= 41.7E3)  bw = 5;
 8001428:	a337      	add	r3, pc, #220	; (adr r3, 8001508 <_ZN10LoRa_class20set_signal_bandwidthEy+0x148>)
 800142a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142e:	4620      	mov	r0, r4
 8001430:	4629      	mov	r1, r5
 8001432:	f7ff fac5 	bl	80009c0 <__aeabi_dcmple>
 8001436:	2800      	cmp	r0, #0
 8001438:	d149      	bne.n	80014ce <_ZN10LoRa_class20set_signal_bandwidthEy+0x10e>
    else if (sbw <= 62.5E3)  bw = 6;
 800143a:	a335      	add	r3, pc, #212	; (adr r3, 8001510 <_ZN10LoRa_class20set_signal_bandwidthEy+0x150>)
 800143c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001440:	4620      	mov	r0, r4
 8001442:	4629      	mov	r1, r5
 8001444:	f7ff fabc 	bl	80009c0 <__aeabi_dcmple>
 8001448:	2800      	cmp	r0, #0
 800144a:	d142      	bne.n	80014d2 <_ZN10LoRa_class20set_signal_bandwidthEy+0x112>
    else if (sbw <= 125E3)   bw = 7;
 800144c:	a332      	add	r3, pc, #200	; (adr r3, 8001518 <_ZN10LoRa_class20set_signal_bandwidthEy+0x158>)
 800144e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001452:	4620      	mov	r0, r4
 8001454:	4629      	mov	r1, r5
 8001456:	f7ff fab3 	bl	80009c0 <__aeabi_dcmple>
 800145a:	2800      	cmp	r0, #0
 800145c:	d13b      	bne.n	80014d6 <_ZN10LoRa_class20set_signal_bandwidthEy+0x116>
    else if (sbw <= 250E3)   bw = 8;
 800145e:	a330      	add	r3, pc, #192	; (adr r3, 8001520 <_ZN10LoRa_class20set_signal_bandwidthEy+0x160>)
 8001460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001464:	4620      	mov	r0, r4
 8001466:	4629      	mov	r1, r5
 8001468:	f7ff faaa 	bl	80009c0 <__aeabi_dcmple>
 800146c:	2800      	cmp	r0, #0
 800146e:	bf14      	ite	ne
 8001470:	2708      	movne	r7, #8
 8001472:	2709      	moveq	r7, #9
 8001474:	e000      	b.n	8001478 <_ZN10LoRa_class20set_signal_bandwidthEy+0xb8>
 8001476:	2701      	movs	r7, #1
 8001478:	4d2b      	ldr	r5, [pc, #172]	; (8001528 <_ZN10LoRa_class20set_signal_bandwidthEy+0x168>)
 800147a:	ac07      	add	r4, sp, #28
 800147c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800147e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001480:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001484:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    result = _reg_field.set_field_value(field, value);
 8001488:	ac0a      	add	r4, sp, #40	; 0x28
 800148a:	9704      	str	r7, [sp, #16]
 800148c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001490:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8001494:	363c      	adds	r6, #60	; 0x3c
 8001496:	ad07      	add	r5, sp, #28
 8001498:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 800149c:	4630      	mov	r0, r6
 800149e:	f001 f8bd 	bl	800261c <_ZN13LoRa_register15set_field_valueE13Address_fieldm>
        result = _reg_field.register_write(field, true, true);
 80014a2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014a6:	2401      	movs	r4, #1
 80014a8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80014ac:	4630      	mov	r0, r6
 80014ae:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80014b2:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80014b6:	f000 fe57 	bl	8002168 <_ZN13LoRa_register14register_writeE13Address_fieldbb>
    else                     bw = 9;
    return field_set(Bw, bw);
}
 80014ba:	b00f      	add	sp, #60	; 0x3c
 80014bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014be:	2700      	movs	r7, #0
 80014c0:	e7da      	b.n	8001478 <_ZN10LoRa_class20set_signal_bandwidthEy+0xb8>
 80014c2:	2702      	movs	r7, #2
 80014c4:	e7d8      	b.n	8001478 <_ZN10LoRa_class20set_signal_bandwidthEy+0xb8>
 80014c6:	2703      	movs	r7, #3
 80014c8:	e7d6      	b.n	8001478 <_ZN10LoRa_class20set_signal_bandwidthEy+0xb8>
 80014ca:	2704      	movs	r7, #4
 80014cc:	e7d4      	b.n	8001478 <_ZN10LoRa_class20set_signal_bandwidthEy+0xb8>
 80014ce:	2705      	movs	r7, #5
 80014d0:	e7d2      	b.n	8001478 <_ZN10LoRa_class20set_signal_bandwidthEy+0xb8>
 80014d2:	2706      	movs	r7, #6
 80014d4:	e7d0      	b.n	8001478 <_ZN10LoRa_class20set_signal_bandwidthEy+0xb8>
 80014d6:	2707      	movs	r7, #7
 80014d8:	e7ce      	b.n	8001478 <_ZN10LoRa_class20set_signal_bandwidthEy+0xb8>
 80014da:	bf00      	nop
 80014dc:	f3af 8000 	nop.w
 80014e0:	00000000 	.word	0x00000000
 80014e4:	40be7800 	.word	0x40be7800
 80014e8:	00000000 	.word	0x00000000
 80014ec:	40c45000 	.word	0x40c45000
 80014f0:	00000000 	.word	0x00000000
 80014f4:	40ce7800 	.word	0x40ce7800
 80014f8:	00000000 	.word	0x00000000
 80014fc:	40d45000 	.word	0x40d45000
 8001500:	00000000 	.word	0x00000000
 8001504:	40de8480 	.word	0x40de8480
 8001508:	00000000 	.word	0x00000000
 800150c:	40e45c80 	.word	0x40e45c80
 8001510:	00000000 	.word	0x00000000
 8001514:	40ee8480 	.word	0x40ee8480
 8001518:	00000000 	.word	0x00000000
 800151c:	40fe8480 	.word	0x40fe8480
 8001520:	00000000 	.word	0x00000000
 8001524:	410e8480 	.word	0x410e8480
 8001528:	20000d7c 	.word	0x20000d7c

0800152c <_ZN10LoRa_class5beginEybhhyh>:
uint8_t LoRa_class::begin(uint64_t frequency, bool paboost, uint8_t signal_power, uint8_t SF, uint64_t SBW, uint8_t sync_word) {
 800152c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001530:	4604      	mov	r4, r0
    uint32_t result = 0;
 8001532:	2500      	movs	r5, #0
uint8_t LoRa_class::begin(uint64_t frequency, bool paboost, uint8_t signal_power, uint8_t SF, uint64_t SBW, uint8_t sync_word) {
 8001534:	b0bd      	sub	sp, #244	; 0xf4
 8001536:	4699      	mov	r9, r3
 8001538:	f89d 311c 	ldrb.w	r3, [sp, #284]	; 0x11c
    HAL_GPIO_WritePin(_reset_port, _reset_pin, GPIO_PIN_SET);
 800153c:	8881      	ldrh	r1, [r0, #4]
uint8_t LoRa_class::begin(uint64_t frequency, bool paboost, uint8_t signal_power, uint8_t SF, uint64_t SBW, uint8_t sync_word) {
 800153e:	9307      	str	r3, [sp, #28]
 8001540:	f89d 3120 	ldrb.w	r3, [sp, #288]	; 0x120
    HAL_GPIO_WritePin(_reset_port, _reset_pin, GPIO_PIN_SET);
 8001544:	6880      	ldr	r0, [r0, #8]
uint8_t LoRa_class::begin(uint64_t frequency, bool paboost, uint8_t signal_power, uint8_t SF, uint64_t SBW, uint8_t sync_word) {
 8001546:	9308      	str	r3, [sp, #32]
 8001548:	f89d 3130 	ldrb.w	r3, [sp, #304]	; 0x130
 800154c:	4690      	mov	r8, r2
    HAL_GPIO_WritePin(_reset_port, _reset_pin, GPIO_PIN_SET);
 800154e:	2201      	movs	r2, #1
uint8_t LoRa_class::begin(uint64_t frequency, bool paboost, uint8_t signal_power, uint8_t SF, uint64_t SBW, uint8_t sync_word) {
 8001550:	9309      	str	r3, [sp, #36]	; 0x24
    uint32_t result = 0;
 8001552:	950a      	str	r5, [sp, #40]	; 0x28
uint8_t LoRa_class::begin(uint64_t frequency, bool paboost, uint8_t signal_power, uint8_t SF, uint64_t SBW, uint8_t sync_word) {
 8001554:	f89d a118 	ldrb.w	sl, [sp, #280]	; 0x118
    HAL_GPIO_WritePin(_reset_port, _reset_pin, GPIO_PIN_SET);
 8001558:	f004 fb9c 	bl	8005c94 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(_reset_port, _reset_pin, GPIO_PIN_RESET);
 800155c:	462a      	mov	r2, r5
 800155e:	88a1      	ldrh	r1, [r4, #4]
 8001560:	68a0      	ldr	r0, [r4, #8]
 8001562:	f004 fb97 	bl	8005c94 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8001566:	2014      	movs	r0, #20
 8001568:	f004 f9e2 	bl	8005930 <HAL_Delay>
 800156c:	4fbd      	ldr	r7, [pc, #756]	; (8001864 <_ZN10LoRa_class5beginEybhhyh+0x338>)
    HAL_GPIO_WritePin(_reset_port, _reset_pin, GPIO_PIN_SET);
 800156e:	88a1      	ldrh	r1, [r4, #4]
 8001570:	2201      	movs	r2, #1
 8001572:	68a0      	ldr	r0, [r4, #8]
 8001574:	f004 fb8e 	bl	8005c94 <HAL_GPIO_WritePin>
 8001578:	ae0b      	add	r6, sp, #44	; 0x2c
    HAL_Delay(50);
 800157a:	2032      	movs	r0, #50	; 0x32
 800157c:	f004 f9d8 	bl	8005930 <HAL_Delay>
 8001580:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001582:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001584:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8001588:	e886 0007 	stmia.w	r6, {r0, r1, r2}
    return _reg_field.get_field_value(field, value, read);
 800158c:	ab0e      	add	r3, sp, #56	; 0x38
 800158e:	9505      	str	r5, [sp, #20]
 8001590:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001592:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8001596:	f10d 0c28 	add.w	ip, sp, #40	; 0x28
 800159a:	f8cd c010 	str.w	ip, [sp, #16]
 800159e:	af0b      	add	r7, sp, #44	; 0x2c
 80015a0:	f104 063c 	add.w	r6, r4, #60	; 0x3c
 80015a4:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80015a8:	4630      	mov	r0, r6
 80015aa:	f001 f845 	bl	8002638 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb>
    if ((result != 0x12) || (amt != 1)) return 2;
 80015ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80015b0:	2b12      	cmp	r3, #18
 80015b2:	d102      	bne.n	80015ba <_ZN10LoRa_class5beginEybhhyh+0x8e>
 80015b4:	2801      	cmp	r0, #1
 80015b6:	4607      	mov	r7, r0
 80015b8:	d003      	beq.n	80015c2 <_ZN10LoRa_class5beginEybhhyh+0x96>
 80015ba:	2002      	movs	r0, #2
}
 80015bc:	b03d      	add	sp, #244	; 0xf4
 80015be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Address_field fields[3] = {LongRangeMode, LowFrequencyModeOn, Mode};
 80015c2:	f8df c2b8 	ldr.w	ip, [pc, #696]	; 800187c <_ZN10LoRa_class5beginEybhhyh+0x350>
 80015c6:	f10d 0e9c 	add.w	lr, sp, #156	; 0x9c
 80015ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80015ce:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80015d2:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80015d6:	f8df c2a8 	ldr.w	ip, [pc, #680]	; 8001880 <_ZN10LoRa_class5beginEybhhyh+0x354>
 80015da:	f10d 0bb8 	add.w	fp, sp, #184	; 0xb8
 80015de:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 80015e2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80015e6:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 80015ea:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80015ee:	f8df e294 	ldr.w	lr, [pc, #660]	; 8001884 <_ZN10LoRa_class5beginEybhhyh+0x358>
 80015f2:	f10d 0cd4 	add.w	ip, sp, #212	; 0xd4
 80015f6:	e88b 0007 	stmia.w	fp, {r0, r1, r2}
 80015fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80015fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001602:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    result = _reg_field.set_field_value(fields, values, amt);
 8001606:	f10d 0b9c 	add.w	fp, sp, #156	; 0x9c
    Address_field fields[3] = {LongRangeMode, LowFrequencyModeOn, Mode};
 800160a:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
    result = _reg_field.set_field_value(fields, values, amt);
 800160e:	2303      	movs	r3, #3
 8001610:	aa20      	add	r2, sp, #128	; 0x80
 8001612:	4659      	mov	r1, fp
 8001614:	4630      	mov	r0, r6
    uint32_t values[3] = {1, 0, mode};
 8001616:	e9cd 7520 	strd	r7, r5, [sp, #128]	; 0x80
 800161a:	9522      	str	r5, [sp, #136]	; 0x88
    result = _reg_field.set_field_value(fields, values, amt);
 800161c:	f000 fc32 	bl	8001e84 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh>
        result = _reg_field.register_write(fields, amt, true, true);
 8001620:	9700      	str	r7, [sp, #0]
 8001622:	463b      	mov	r3, r7
 8001624:	4659      	mov	r1, fp
 8001626:	2203      	movs	r2, #3
 8001628:	4630      	mov	r0, r6
 800162a:	f000 fc8f 	bl	8001f4c <_ZN13LoRa_register14register_writeEP13Address_fieldhbb>
    if(mode_sleep() != 1) return 3;
 800162e:	2801      	cmp	r0, #1
        result = _reg_field.register_write(fields, amt, true, true);
 8001630:	4607      	mov	r7, r0
    if(mode_sleep() != 1) return 3;
 8001632:	d003      	beq.n	800163c <_ZN10LoRa_class5beginEybhhyh+0x110>
 8001634:	2003      	movs	r0, #3
}
 8001636:	b03d      	add	sp, #244	; 0xf4
 8001638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800163c:	f8df e248 	ldr.w	lr, [pc, #584]	; 8001888 <_ZN10LoRa_class5beginEybhhyh+0x35c>
 8001640:	f10d 0c48 	add.w	ip, sp, #72	; 0x48
 8001644:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001648:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    _frequency = frequency;
 800164c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
    uint32_t frf = ((uint64_t)frequency << 19) / 32000000;
 8001650:	ea4f 43c9 	mov.w	r3, r9, lsl #19
 8001654:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    _frequency = frequency;
 8001658:	f8c4 9034 	str.w	r9, [r4, #52]	; 0x34
 800165c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
    uint32_t frf = ((uint64_t)frequency << 19) / 32000000;
 8001660:	ea43 3158 	orr.w	r1, r3, r8, lsr #13
 8001664:	ea4f 40c8 	mov.w	r0, r8, lsl #19
 8001668:	4a7f      	ldr	r2, [pc, #508]	; (8001868 <_ZN10LoRa_class5beginEybhhyh+0x33c>)
 800166a:	2300      	movs	r3, #0
 800166c:	f7ff fa4c 	bl	8000b08 <__aeabi_uldivmod>
    result = _reg_field.set_field_value(field, value);
 8001670:	f10d 0854 	add.w	r8, sp, #84	; 0x54
    uint32_t frf = ((uint64_t)frequency << 19) / 32000000;
 8001674:	9004      	str	r0, [sp, #16]
    result = _reg_field.set_field_value(field, value);
 8001676:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800167a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800167e:	f10d 0948 	add.w	r9, sp, #72	; 0x48
 8001682:	e899 000e 	ldmia.w	r9, {r1, r2, r3}
 8001686:	4630      	mov	r0, r6
 8001688:	f000 ffc8 	bl	800261c <_ZN13LoRa_register15set_field_valueE13Address_fieldm>
        result = _reg_field.register_write(field, true, true);
 800168c:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8001690:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8001694:	e9cd 7704 	strd	r7, r7, [sp, #16]
 8001698:	4630      	mov	r0, r6
 800169a:	e899 000e 	ldmia.w	r9, {r1, r2, r3}
 800169e:	f000 fd63 	bl	8002168 <_ZN13LoRa_register14register_writeE13Address_fieldbb>
    if(set_frequency(frequency) != 3) return 4;
 80016a2:	2803      	cmp	r0, #3
        result = _reg_field.register_write(field, true, true);
 80016a4:	4681      	mov	r9, r0
    if(set_frequency(frequency) != 3) return 4;
 80016a6:	d001      	beq.n	80016ac <_ZN10LoRa_class5beginEybhhyh+0x180>
 80016a8:	2004      	movs	r0, #4
 80016aa:	e787      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
 80016ac:	f8df e1dc 	ldr.w	lr, [pc, #476]	; 800188c <_ZN10LoRa_class5beginEybhhyh+0x360>
 80016b0:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 80016b4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80016b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80016bc:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 80016c0:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
    result = _reg_field.set_field_value(field, value);
 80016c4:	f10d 0870 	add.w	r8, sp, #112	; 0x70
 80016c8:	9504      	str	r5, [sp, #16]
 80016ca:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 80016ce:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80016d2:	ab19      	add	r3, sp, #100	; 0x64
 80016d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016d6:	4630      	mov	r0, r6
 80016d8:	f000 ffa0 	bl	800261c <_ZN13LoRa_register15set_field_valueE13Address_fieldm>
        result = _reg_field.register_write(field, true, true);
 80016dc:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 80016e0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80016e4:	e9cd 7704 	strd	r7, r7, [sp, #16]
 80016e8:	ab19      	add	r3, sp, #100	; 0x64
 80016ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ec:	4630      	mov	r0, r6
 80016ee:	f000 fd3b 	bl	8002168 <_ZN13LoRa_register14register_writeE13Address_fieldbb>
    if(field_set(FifoRxBaseAddr, 0x00) != 1) return 5;
 80016f2:	2801      	cmp	r0, #1
        result = _reg_field.register_write(field, true, true);
 80016f4:	4680      	mov	r8, r0
    if(field_set(FifoRxBaseAddr, 0x00) != 1) return 5;
 80016f6:	d001      	beq.n	80016fc <_ZN10LoRa_class5beginEybhhyh+0x1d0>
 80016f8:	2005      	movs	r0, #5
 80016fa:	e75f      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
 80016fc:	f8df c190 	ldr.w	ip, [pc, #400]	; 8001890 <_ZN10LoRa_class5beginEybhhyh+0x364>
 8001700:	af20      	add	r7, sp, #128	; 0x80
 8001702:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001706:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001708:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800170c:	e887 0007 	stmia.w	r7, {r0, r1, r2}
    result = _reg_field.set_field_value(field, value);
 8001710:	af23      	add	r7, sp, #140	; 0x8c
 8001712:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
    if(field_set(FifoTxBaseAddr, _FifoTxBaseAddr) != 1) return 6;
 8001716:	f894 e038 	ldrb.w	lr, [r4, #56]	; 0x38
    result = _reg_field.set_field_value(field, value);
 800171a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800171e:	f8cd e010 	str.w	lr, [sp, #16]
 8001722:	ab20      	add	r3, sp, #128	; 0x80
 8001724:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001726:	4630      	mov	r0, r6
 8001728:	f000 ff78 	bl	800261c <_ZN13LoRa_register15set_field_valueE13Address_fieldm>
        result = _reg_field.register_write(field, true, true);
 800172c:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8001730:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8001734:	e9cd 8804 	strd	r8, r8, [sp, #16]
 8001738:	ab20      	add	r3, sp, #128	; 0x80
 800173a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800173c:	4630      	mov	r0, r6
 800173e:	f000 fd13 	bl	8002168 <_ZN13LoRa_register14register_writeE13Address_fieldbb>
    if(field_set(FifoTxBaseAddr, _FifoTxBaseAddr) != 1) return 6;
 8001742:	2801      	cmp	r0, #1
        result = _reg_field.register_write(field, true, true);
 8001744:	4680      	mov	r8, r0
    if(field_set(FifoTxBaseAddr, _FifoTxBaseAddr) != 1) return 6;
 8001746:	d001      	beq.n	800174c <_ZN10LoRa_class5beginEybhhyh+0x220>
 8001748:	2006      	movs	r0, #6
 800174a:	e737      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
 800174c:	46dc      	mov	ip, fp
 800174e:	f8df e144 	ldr.w	lr, [pc, #324]	; 8001894 <_ZN10LoRa_class5beginEybhhyh+0x368>
    result = _reg_field.set_field_value(field, value);
 8001752:	af2a      	add	r7, sp, #168	; 0xa8
 8001754:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001758:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800175c:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8001760:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8001764:	f8cd 9010 	str.w	r9, [sp, #16]
 8001768:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800176c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8001770:	4630      	mov	r0, r6
 8001772:	e89b 000e 	ldmia.w	fp, {r1, r2, r3}
 8001776:	f000 ff51 	bl	800261c <_ZN13LoRa_register15set_field_valueE13Address_fieldm>
        result = _reg_field.register_write(field, true, true);
 800177a:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800177e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8001782:	e9cd 8804 	strd	r8, r8, [sp, #16]
 8001786:	4630      	mov	r0, r6
 8001788:	e89b 000e 	ldmia.w	fp, {r1, r2, r3}
 800178c:	f000 fcec 	bl	8002168 <_ZN13LoRa_register14register_writeE13Address_fieldbb>
    if(field_set(LnaBoostHf, 0x03) != 1) return 7;
 8001790:	2801      	cmp	r0, #1
 8001792:	d001      	beq.n	8001798 <_ZN10LoRa_class5beginEybhhyh+0x26c>
 8001794:	2007      	movs	r0, #7
 8001796:	e711      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
    if(field_set(LowDataRateOptimize, 0) != 1) return 8;
 8001798:	4e34      	ldr	r6, [pc, #208]	; (800186c <_ZN10LoRa_class5beginEybhhyh+0x340>)
 800179a:	9504      	str	r5, [sp, #16]
 800179c:	f106 030c 	add.w	r3, r6, #12
 80017a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017a2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80017a6:	4620      	mov	r0, r4
 80017a8:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80017ac:	f7ff fc78 	bl	80010a0 <_ZN10LoRa_class9field_setE13Address_fieldmb.constprop.22>
 80017b0:	2801      	cmp	r0, #1
 80017b2:	d001      	beq.n	80017b8 <_ZN10LoRa_class5beginEybhhyh+0x28c>
 80017b4:	2008      	movs	r0, #8
 80017b6:	e701      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
    if(field_set(AgcAutoOn, 1) != 1) return 9;
 80017b8:	4d2d      	ldr	r5, [pc, #180]	; (8001870 <_ZN10LoRa_class5beginEybhhyh+0x344>)
 80017ba:	9004      	str	r0, [sp, #16]
 80017bc:	f105 030c 	add.w	r3, r5, #12
 80017c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017c2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80017c6:	4620      	mov	r0, r4
 80017c8:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80017cc:	f7ff fc68 	bl	80010a0 <_ZN10LoRa_class9field_setE13Address_fieldmb.constprop.22>
 80017d0:	2801      	cmp	r0, #1
 80017d2:	d001      	beq.n	80017d8 <_ZN10LoRa_class5beginEybhhyh+0x2ac>
 80017d4:	2009      	movs	r0, #9
 80017d6:	e6f1      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
    if(set_TX_power(signal_power, paboost) != 2) return 10;
 80017d8:	4652      	mov	r2, sl
 80017da:	9907      	ldr	r1, [sp, #28]
 80017dc:	2307      	movs	r3, #7
 80017de:	4620      	mov	r0, r4
 80017e0:	f7ff fd24 	bl	800122c <_ZN10LoRa_class12set_TX_powerEhbh>
 80017e4:	2802      	cmp	r0, #2
 80017e6:	d001      	beq.n	80017ec <_ZN10LoRa_class5beginEybhhyh+0x2c0>
 80017e8:	200a      	movs	r0, #10
 80017ea:	e6e7      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
    if(set_spreading_factor(SF) != 3) return 11;
 80017ec:	9908      	ldr	r1, [sp, #32]
 80017ee:	4620      	mov	r0, r4
 80017f0:	f7ff fd92 	bl	8001318 <_ZN10LoRa_class20set_spreading_factorEh>
 80017f4:	2803      	cmp	r0, #3
 80017f6:	d001      	beq.n	80017fc <_ZN10LoRa_class5beginEybhhyh+0x2d0>
 80017f8:	200b      	movs	r0, #11
 80017fa:	e6df      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
    if(set_signal_bandwidth(SBW) != 1) return 12;
 80017fc:	ab4a      	add	r3, sp, #296	; 0x128
 80017fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001802:	4620      	mov	r0, r4
 8001804:	f7ff fddc 	bl	80013c0 <_ZN10LoRa_class20set_signal_bandwidthEy>
 8001808:	2801      	cmp	r0, #1
 800180a:	d001      	beq.n	8001810 <_ZN10LoRa_class5beginEybhhyh+0x2e4>
 800180c:	200c      	movs	r0, #12
 800180e:	e6d5      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
    if(field_set(SyncWord, sync_word) != 1) return 13;
 8001810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001812:	4d18      	ldr	r5, [pc, #96]	; (8001874 <_ZN10LoRa_class5beginEybhhyh+0x348>)
 8001814:	9304      	str	r3, [sp, #16]
 8001816:	f105 030c 	add.w	r3, r5, #12
 800181a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800181c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8001820:	4620      	mov	r0, r4
 8001822:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001826:	f7ff fc3b 	bl	80010a0 <_ZN10LoRa_class9field_setE13Address_fieldmb.constprop.22>
 800182a:	2801      	cmp	r0, #1
 800182c:	d001      	beq.n	8001832 <_ZN10LoRa_class5beginEybhhyh+0x306>
 800182e:	200d      	movs	r0, #13
 8001830:	e6c4      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
    return field_set(SyncWord, SW);
}

//  CRC  LoRa-
uint8_t LoRa_class::crc_enable() {
    return field_set(RxPayloadCrcOn, 1);
 8001832:	4d11      	ldr	r5, [pc, #68]	; (8001878 <_ZN10LoRa_class5beginEybhhyh+0x34c>)
 8001834:	9004      	str	r0, [sp, #16]
 8001836:	f105 030c 	add.w	r3, r5, #12
 800183a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800183c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8001840:	4620      	mov	r0, r4
 8001842:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001846:	f7ff fc2b 	bl	80010a0 <_ZN10LoRa_class9field_setE13Address_fieldmb.constprop.22>
    if(crc_enable() != 1) return 14;
 800184a:	2801      	cmp	r0, #1
    return field_set(RxPayloadCrcOn, 1);
 800184c:	4601      	mov	r1, r0
    if(crc_enable() != 1) return 14;
 800184e:	d001      	beq.n	8001854 <_ZN10LoRa_class5beginEybhhyh+0x328>
 8001850:	200e      	movs	r0, #14
 8001852:	e6b3      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
    return set_mode(MODE_STDBY);
 8001854:	4620      	mov	r0, r4
 8001856:	f7ff fcad 	bl	80011b4 <_ZN10LoRa_class8set_modeEh>
    return 0;
 800185a:	2801      	cmp	r0, #1
 800185c:	bf14      	ite	ne
 800185e:	200f      	movne	r0, #15
 8001860:	2000      	moveq	r0, #0
 8001862:	e6ab      	b.n	80015bc <_ZN10LoRa_class5beginEybhhyh+0x90>
 8001864:	200015e8 	.word	0x200015e8
 8001868:	01e84800 	.word	0x01e84800
 800186c:	2000116c 	.word	0x2000116c
 8001870:	20000c9c 	.word	0x20000c9c
 8001874:	200014ec 	.word	0x200014ec
 8001878:	20001460 	.word	0x20001460
 800187c:	20001150 	.word	0x20001150
 8001880:	20001188 	.word	0x20001188
 8001884:	200011dc 	.word	0x200011dc
 8001888:	200010a8 	.word	0x200010a8
 800188c:	20000fc8 	.word	0x20000fc8
 8001890:	20001038 	.word	0x20001038
 8001894:	200010fc 	.word	0x200010fc

08001898 <_GLOBAL__sub_I_LoRa>:
class LoRa_class LoRa;
 8001898:	4801      	ldr	r0, [pc, #4]	; (80018a0 <_GLOBAL__sub_I_LoRa+0x8>)
 800189a:	f7ff bc27 	b.w	80010ec <_ZN10LoRa_classC1Ev>
 800189e:	bf00      	nop
 80018a0:	200000f8 	.word	0x200000f8

080018a4 <_GLOBAL__sub_D_LoRa>:
 80018a4:	4801      	ldr	r0, [pc, #4]	; (80018ac <_GLOBAL__sub_D_LoRa+0x8>)
 80018a6:	f7ff bc4f 	b.w	8001148 <_ZN10LoRa_classD1Ev>
 80018aa:	bf00      	nop
 80018ac:	200000f8 	.word	0x200000f8

080018b0 <_ZN11LoRa_packetC1Ev>:
#include "LoRa_packet.h"

LoRa_packet::LoRa_packet() {}
 80018b0:	2200      	movs	r2, #0
 80018b2:	2100      	movs	r1, #0
 80018b4:	6002      	str	r2, [r0, #0]
 80018b6:	6081      	str	r1, [r0, #8]
 80018b8:	8082      	strh	r2, [r0, #4]
 80018ba:	7302      	strb	r2, [r0, #12]
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <_ZN11LoRa_packetD1Ev>:

LoRa_packet::LoRa_packet(uint8_t* data, uint8_t len, bool crc_error, uint8_t rssi, float snr) {
    set_packet(data, len, crc_error, rssi, snr);
}

LoRa_packet::~LoRa_packet() {
 80018c0:	b510      	push	{r4, lr}
 80018c2:	4604      	mov	r4, r0
    if(_data != nullptr) {
 80018c4:	6800      	ldr	r0, [r0, #0]
 80018c6:	b108      	cbz	r0, 80018cc <_ZN11LoRa_packetD1Ev+0xc>
        delete[] _data;
 80018c8:	f009 f858 	bl	800a97c <_ZdaPv>
        _data = nullptr;
        _len = 0;
    }
}
 80018cc:	4620      	mov	r0, r4
 80018ce:	bd10      	pop	{r4, pc}

080018d0 <_ZN13LoRa_registerC1Ev>:
#include "LoRa_register.h"


LoRa_register::LoRa_register() {
 80018d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80018d4:	4604      	mov	r4, r0
 80018d6:	4d2e      	ldr	r5, [pc, #184]	; (8001990 <_ZN13LoRa_registerC1Ev+0xc0>)
 80018d8:	f100 07f0 	add.w	r7, r0, #240	; 0xf0
 80018dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018de:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80018e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018e4:	4d2b      	ldr	r5, [pc, #172]	; (8001994 <_ZN13LoRa_registerC1Ev+0xc4>)
 80018e6:	f504 7686 	add.w	r6, r4, #268	; 0x10c
 80018ea:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 80018ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018f0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80018f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    _send = false;
 80018f6:	f04f 0800 	mov.w	r8, #0
 80018fa:	f04f 0970 	mov.w	r9, #112	; 0x70
LoRa_register::LoRa_register() {
 80018fe:	4d26      	ldr	r5, [pc, #152]	; (8001998 <_ZN13LoRa_registerC1Ev+0xc8>)
 8001900:	f504 7794 	add.w	r7, r4, #296	; 0x128
 8001904:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8001908:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800190a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800190c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001910:	4d22      	ldr	r5, [pc, #136]	; (800199c <_ZN13LoRa_registerC1Ev+0xcc>)
 8001912:	f504 76a2 	add.w	r6, r4, #324	; 0x144
 8001916:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800191a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800191c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800191e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001922:	4d1f      	ldr	r5, [pc, #124]	; (80019a0 <_ZN13LoRa_registerC1Ev+0xd0>)
 8001924:	f504 77b0 	add.w	r7, r4, #352	; 0x160
 8001928:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800192c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800192e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001930:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001934:	4d1b      	ldr	r5, [pc, #108]	; (80019a4 <_ZN13LoRa_registerC1Ev+0xd4>)
 8001936:	f504 76be 	add.w	r6, r4, #380	; 0x17c
 800193a:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800193e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001940:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001942:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001946:	4d18      	ldr	r5, [pc, #96]	; (80019a8 <_ZN13LoRa_registerC1Ev+0xd8>)
 8001948:	f504 77cc 	add.w	r7, r4, #408	; 0x198
 800194c:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8001950:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001952:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001954:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001958:	4e14      	ldr	r6, [pc, #80]	; (80019ac <_ZN13LoRa_registerC1Ev+0xdc>)
 800195a:	f504 75da 	add.w	r5, r4, #436	; 0x1b4
 800195e:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8001962:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001964:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001966:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800196a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800196e:	4641      	mov	r1, r8
 8001970:	464a      	mov	r2, r9
    _send = false;
 8001972:	f884 80ec 	strb.w	r8, [r4, #236]	; 0xec
 8001976:	f104 000c 	add.w	r0, r4, #12
 800197a:	f00a f8b1 	bl	800bae0 <memset>
 800197e:	464a      	mov	r2, r9
 8001980:	4641      	mov	r1, r8
 8001982:	f104 007c 	add.w	r0, r4, #124	; 0x7c
 8001986:	f00a f8ab 	bl	800bae0 <memset>
    clear();
}
 800198a:	4620      	mov	r0, r4
 800198c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001990:	2000147c 	.word	0x2000147c
 8001994:	20001428 	.word	0x20001428
 8001998:	200012f4 	.word	0x200012f4
 800199c:	20001578 	.word	0x20001578
 80019a0:	20001540 	.word	0x20001540
 80019a4:	20000dd0 	.word	0x20000dd0
 80019a8:	20000f3c 	.word	0x20000f3c
 80019ac:	20000d98 	.word	0x20000d98

080019b0 <_ZN13LoRa_registerD1Ev>:
    _send = false;
    clear();
    init(spi, nss_port, nss_pin);
}
LoRa_register::~LoRa_register() {
}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop

080019b4 <_ZN13LoRa_register4initEP19__SPI_HandleTypeDefP12GPIO_TypeDeft>:

void LoRa_register::init(SPI_HandleTypeDef* spi, GPIO_TypeDef* nss_port, uint16_t nss_pin) {
    _spi = spi;
 80019b4:	6001      	str	r1, [r0, #0]
    _nss_port = nss_port;
 80019b6:	6082      	str	r2, [r0, #8]
	_nss_pin = nss_pin;
 80019b8:	8083      	strh	r3, [r0, #4]
}
 80019ba:	4770      	bx	lr

080019bc <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_>:
#if __cplusplus > 201402L
      typename vector<_Tp, _Alloc>::reference
#else
      void
#endif
      vector<_Tp, _Alloc>::
 80019bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      emplace_back(_Args&&... __args)
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 80019c0:	e9d0 4301 	ldrd	r4, r3, [r0, #4]
 80019c4:	429c      	cmp	r4, r3
      vector<_Tp, _Alloc>::
 80019c6:	b083      	sub	sp, #12
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 80019c8:	d008      	beq.n	80019dc <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x20>

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80019ca:	b114      	cbz	r4, 80019d2 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x16>
	  {
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 80019cc:	780b      	ldrb	r3, [r1, #0]
 80019ce:	7023      	strb	r3, [r4, #0]
 80019d0:	6844      	ldr	r4, [r0, #4]
				     std::forward<_Args>(__args)...);
	    ++this->_M_impl._M_finish;
 80019d2:	3401      	adds	r4, #1
 80019d4:	6044      	str	r4, [r0, #4]
	else
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
#if __cplusplus > 201402L
	return back();
#endif
      }
 80019d6:	b003      	add	sp, #12
 80019d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

      // [23.2.4.2] capacity
      /**  Returns the number of elements in the %vector.  */
      size_type
      size() const _GLIBCXX_NOEXCEPT
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80019dc:	6803      	ldr	r3, [r0, #0]
 80019de:	9101      	str	r1, [sp, #4]
 80019e0:	1ae6      	subs	r6, r4, r3

      // Called by _M_fill_insert, _M_insert_aux etc.
      size_type
      _M_check_len(size_type __n, const char* __s) const
      {
	if (max_size() - size() < __n)
 80019e2:	1c73      	adds	r3, r6, #1
 80019e4:	4605      	mov	r5, r0
 80019e6:	d039      	beq.n	8001a5c <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0xa0>
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80019e8:	b34e      	cbz	r6, 8001a3e <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x82>
	  __throw_length_error(__N(__s));

	const size_type __len = size() + std::max(size(), __n);
 80019ea:	ea4f 0846 	mov.w	r8, r6, lsl #1
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 80019ee:	4546      	cmp	r6, r8
 80019f0:	bf88      	it	hi
 80019f2:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80019f6:	4640      	mov	r0, r8
 80019f8:	f008 ffc4 	bl	800a984 <_Znwj>
 80019fc:	e9d5 a200 	ldrd	sl, r2, [r5]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001a00:	42f0      	cmn	r0, r6
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001a02:	4681      	mov	r9, r0
 8001a04:	4480      	add	r8, r0
 8001a06:	eba4 070a 	sub.w	r7, r4, sl
 8001a0a:	eba2 0b04 	sub.w	fp, r2, r4
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001a0e:	d002      	beq.n	8001a16 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x5a>
 8001a10:	9b01      	ldr	r3, [sp, #4]
 8001a12:	781a      	ldrb	r2, [r3, #0]
 8001a14:	5582      	strb	r2, [r0, r6]
					   is_copy_assignable<_Tp>>;
	  // trivial types can have deleted assignment
	  static_assert( __assignable::type::value, "type is not assignable" );
#endif
	  const ptrdiff_t _Num = __last - __first;
	  if (_Num)
 8001a16:	b9df      	cbnz	r7, 8001a50 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x94>
	  __new_finish
	    = std::__uninitialized_move_if_noexcept_a
	    (this->_M_impl._M_start, __position.base(),
	     __new_start, _M_get_Tp_allocator());

	  ++__new_finish;
 8001a18:	3701      	adds	r7, #1
 8001a1a:	444f      	add	r7, r9
 8001a1c:	f1bb 0f00 	cmp.w	fp, #0
 8001a20:	d110      	bne.n	8001a44 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x88>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
	  return __result + _Num;
 8001a22:	445f      	add	r7, fp
	if (__p)
 8001a24:	f1ba 0f00 	cmp.w	sl, #0
 8001a28:	d002      	beq.n	8001a30 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x74>
	::operator delete(__p);
 8001a2a:	4650      	mov	r0, sl
 8001a2c:	f008 ffc4 	bl	800a9b8 <_ZdlPv>
		    _M_get_Tp_allocator());
      _M_deallocate(this->_M_impl._M_start,
		    this->_M_impl._M_end_of_storage
		    - this->_M_impl._M_start);
      this->_M_impl._M_start = __new_start;
      this->_M_impl._M_finish = __new_finish;
 8001a30:	e9c5 9700 	strd	r9, r7, [r5]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8001a34:	f8c5 8008 	str.w	r8, [r5, #8]
      }
 8001a38:	b003      	add	sp, #12
 8001a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	const size_type __len = size() + std::max(size(), __n);
 8001a3e:	f04f 0801 	mov.w	r8, #1
 8001a42:	e7d8      	b.n	80019f6 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x3a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001a44:	4621      	mov	r1, r4
 8001a46:	465a      	mov	r2, fp
 8001a48:	4638      	mov	r0, r7
 8001a4a:	f00a f825 	bl	800ba98 <memcpy>
 8001a4e:	e7e8      	b.n	8001a22 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x66>
 8001a50:	463a      	mov	r2, r7
 8001a52:	4651      	mov	r1, sl
 8001a54:	4648      	mov	r0, r9
 8001a56:	f00a f82a 	bl	800baae <memmove>
 8001a5a:	e7dd      	b.n	8001a18 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0x5c>
	  __throw_length_error(__N(__s));
 8001a5c:	4801      	ldr	r0, [pc, #4]	; (8001a64 <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_+0xa8>)
 8001a5e:	f008 ffad 	bl	800a9bc <_ZSt20__throw_length_errorPKc>
 8001a62:	bf00      	nop
 8001a64:	0800bd20 	.word	0x0800bd20

08001a68 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_>:
            if(field.get_registers()[i].mask() != 0xFF)
                return true;
    }
    return false;
}
bool LoRa_register::check_read(Address_field* fields, uint8_t amt_fields, std::vector<uint8_t>* reg_read, std::vector<uint8_t>* reg_not_read) {
 8001a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a6c:	4614      	mov	r4, r2
 8001a6e:	b0a5      	sub	sp, #148	; 0x94
 8001a70:	af08      	add	r7, sp, #32
 8001a72:	4682      	mov	sl, r0
 8001a74:	460d      	mov	r5, r1
 8001a76:	4638      	mov	r0, r7
 8001a78:	2270      	movs	r2, #112	; 0x70
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	9301      	str	r3, [sp, #4]
 8001a7e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8001a80:	f00a f82e 	bl	800bae0 <memset>
    for(int i = 0; i < LORA_DATA_SIZE; ++i) {
        reg_bit[i] = 0;
    }
    //      
    uint8_t adr;
    for(int i = 0; i < amt_fields; ++i) {
 8001a84:	b33c      	cbz	r4, 8001ad6 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x6e>
 8001a86:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8001a8a:	eb05 0884 	add.w	r8, r5, r4, lsl #2
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 8001a8e:	f04f 0900 	mov.w	r9, #0
 8001a92:	e018      	b.n	8001ac6 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x5e>
            adr = fields[i].get_registers()[j].address();
 8001a94:	4628      	mov	r0, r5
 8001a96:	f7ff faff 	bl	8001098 <_ZN13Address_field13get_registersEv>
 8001a9a:	ea4f 0bc9 	mov.w	fp, r9, lsl #3
 8001a9e:	4458      	add	r0, fp
 8001aa0:	f7ff fa04 	bl	8000eac <_ZN8Register7addressEv>
 8001aa4:	4604      	mov	r4, r0
            reg_bit[adr] |= fields[i].get_registers()[j].mask();
 8001aa6:	4628      	mov	r0, r5
 8001aa8:	f7ff faf6 	bl	8001098 <_ZN13Address_field13get_registersEv>
 8001aac:	4458      	add	r0, fp
 8001aae:	f7ff f9ff 	bl	8000eb0 <_ZN8Register4maskEv>
 8001ab2:	aa24      	add	r2, sp, #144	; 0x90
 8001ab4:	b2e3      	uxtb	r3, r4
 8001ab6:	4413      	add	r3, r2
 8001ab8:	f813 2c70 	ldrb.w	r2, [r3, #-112]
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 8001abc:	f109 0901 	add.w	r9, r9, #1
            reg_bit[adr] |= fields[i].get_registers()[j].mask();
 8001ac0:	4310      	orrs	r0, r2
 8001ac2:	f803 0c70 	strb.w	r0, [r3, #-112]
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 8001ac6:	4628      	mov	r0, r5
 8001ac8:	f7ff fae8 	bl	800109c <_ZN13Address_field13get_reg_countEv>
 8001acc:	4548      	cmp	r0, r9
 8001ace:	dce1      	bgt.n	8001a94 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x2c>
 8001ad0:	351c      	adds	r5, #28
    for(int i = 0; i < amt_fields; ++i) {
 8001ad2:	45a8      	cmp	r8, r5
 8001ad4:	d1db      	bne.n	8001a8e <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x26>
        }
    }

    for(int i = 0; i < LORA_DATA_SIZE; ++i) {
 8001ad6:	2400      	movs	r4, #0
      { emplace_back(std::move(__x)); }
 8001ad8:	f8dd 9004 	ldr.w	r9, [sp, #4]
    bool check_reg_read = false;
 8001adc:	46a3      	mov	fp, r4
 8001ade:	e013      	b.n	8001b08 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0xa0>
        if (reg_bit[i] != 0x00) {
            if ((reg_bit[i] == 0xFF) || (_registers_state[i] == true)) {
 8001ae0:	eb0a 0304 	add.w	r3, sl, r4
 8001ae4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001ae8:	b99b      	cbnz	r3, 8001b12 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0xaa>
                if(reg_not_read != nullptr)
                    reg_not_read->push_back(i);
            }
            else {
                //      ,        =>  
                if(reg_read != nullptr)
 8001aea:	f1b9 0f00 	cmp.w	r9, #0
 8001aee:	d023      	beq.n	8001b38 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0xd0>
 8001af0:	f10d 011f 	add.w	r1, sp, #31
 8001af4:	4648      	mov	r0, r9
                    reg_read->push_back(i);
 8001af6:	f88d 401f 	strb.w	r4, [sp, #31]
                check_reg_read = true;
 8001afa:	f04f 0b01 	mov.w	fp, #1
 8001afe:	f7ff ff5d 	bl	80019bc <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_>
    for(int i = 0; i < LORA_DATA_SIZE; ++i) {
 8001b02:	3401      	adds	r4, #1
 8001b04:	2c70      	cmp	r4, #112	; 0x70
 8001b06:	d013      	beq.n	8001b30 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0xc8>
        if (reg_bit[i] != 0x00) {
 8001b08:	5d3b      	ldrb	r3, [r7, r4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d0f9      	beq.n	8001b02 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x9a>
            if ((reg_bit[i] == 0xFF) || (_registers_state[i] == true)) {
 8001b0e:	2bff      	cmp	r3, #255	; 0xff
 8001b10:	d1e6      	bne.n	8001ae0 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x78>
                if(reg_not_read != nullptr)
 8001b12:	2e00      	cmp	r6, #0
 8001b14:	d0f5      	beq.n	8001b02 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x9a>
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8001b16:	e9d6 5301 	ldrd	r5, r3, [r6, #4]
 8001b1a:	429d      	cmp	r5, r3
                    reg_not_read->push_back(i);
 8001b1c:	b2e2      	uxtb	r2, r4
 8001b1e:	d00e      	beq.n	8001b3e <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0xd6>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001b20:	b10d      	cbz	r5, 8001b26 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0xbe>
 8001b22:	702a      	strb	r2, [r5, #0]
 8001b24:	6875      	ldr	r5, [r6, #4]
    for(int i = 0; i < LORA_DATA_SIZE; ++i) {
 8001b26:	3401      	adds	r4, #1
	    ++this->_M_impl._M_finish;
 8001b28:	3501      	adds	r5, #1
 8001b2a:	2c70      	cmp	r4, #112	; 0x70
 8001b2c:	6075      	str	r5, [r6, #4]
 8001b2e:	d1eb      	bne.n	8001b08 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0xa0>
            }
        }
    }
    return check_reg_read; //    ,    

}
 8001b30:	4658      	mov	r0, fp
 8001b32:	b025      	add	sp, #148	; 0x94
 8001b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                check_reg_read = true;
 8001b38:	f04f 0b01 	mov.w	fp, #1
 8001b3c:	e7e1      	b.n	8001b02 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x9a>
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001b3e:	6831      	ldr	r1, [r6, #0]
 8001b40:	1a69      	subs	r1, r5, r1
	if (max_size() - size() < __n)
 8001b42:	1c4b      	adds	r3, r1, #1
 8001b44:	d044      	beq.n	8001bd0 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x168>
      if (__a < __b)
 8001b46:	2900      	cmp	r1, #0
 8001b48:	d030      	beq.n	8001bac <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x144>
	const size_type __len = size() + std::max(size(), __n);
 8001b4a:	ea4f 0841 	mov.w	r8, r1, lsl #1
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8001b4e:	4541      	cmp	r1, r8
 8001b50:	bf88      	it	hi
 8001b52:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001b56:	4640      	mov	r0, r8
 8001b58:	e9cd 1204 	strd	r1, r2, [sp, #16]
 8001b5c:	f008 ff12 	bl	800a984 <_Znwj>
 8001b60:	4603      	mov	r3, r0
 8001b62:	eb03 0108 	add.w	r1, r3, r8
 8001b66:	6832      	ldr	r2, [r6, #0]
 8001b68:	6870      	ldr	r0, [r6, #4]
 8001b6a:	9103      	str	r1, [sp, #12]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001b6c:	9904      	ldr	r1, [sp, #16]
 8001b6e:	9202      	str	r2, [sp, #8]
 8001b70:	42cb      	cmn	r3, r1
 8001b72:	eba5 0802 	sub.w	r8, r5, r2
 8001b76:	eba0 0205 	sub.w	r2, r0, r5
 8001b7a:	9201      	str	r2, [sp, #4]
 8001b7c:	bf1c      	itt	ne
 8001b7e:	9a05      	ldrne	r2, [sp, #20]
 8001b80:	545a      	strbne	r2, [r3, r1]
	  if (_Num)
 8001b82:	f1b8 0f00 	cmp.w	r8, #0
 8001b86:	d11c      	bne.n	8001bc2 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x15a>
 8001b88:	9a01      	ldr	r2, [sp, #4]
	  ++__new_finish;
 8001b8a:	f108 0801 	add.w	r8, r8, #1
 8001b8e:	4498      	add	r8, r3
 8001b90:	b97a      	cbnz	r2, 8001bb2 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x14a>
	if (__p)
 8001b92:	9802      	ldr	r0, [sp, #8]
	  return __result + _Num;
 8001b94:	4442      	add	r2, r8
 8001b96:	4615      	mov	r5, r2
 8001b98:	b118      	cbz	r0, 8001ba2 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x13a>
 8001b9a:	9301      	str	r3, [sp, #4]
	::operator delete(__p);
 8001b9c:	f008 ff0c 	bl	800a9b8 <_ZdlPv>
 8001ba0:	9b01      	ldr	r3, [sp, #4]
      this->_M_impl._M_finish = __new_finish;
 8001ba2:	e9c6 3500 	strd	r3, r5, [r6]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8001ba6:	9b03      	ldr	r3, [sp, #12]
 8001ba8:	60b3      	str	r3, [r6, #8]
 8001baa:	e7aa      	b.n	8001b02 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x9a>
	const size_type __len = size() + std::max(size(), __n);
 8001bac:	f04f 0801 	mov.w	r8, #1
 8001bb0:	e7d1      	b.n	8001b56 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0xee>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001bb2:	4629      	mov	r1, r5
 8001bb4:	4640      	mov	r0, r8
 8001bb6:	9304      	str	r3, [sp, #16]
 8001bb8:	f009 ff6e 	bl	800ba98 <memcpy>
 8001bbc:	9b04      	ldr	r3, [sp, #16]
 8001bbe:	9a01      	ldr	r2, [sp, #4]
 8001bc0:	e7e7      	b.n	8001b92 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x12a>
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	4642      	mov	r2, r8
 8001bc6:	9902      	ldr	r1, [sp, #8]
 8001bc8:	f009 ff71 	bl	800baae <memmove>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	e7db      	b.n	8001b88 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x120>
	  __throw_length_error(__N(__s));
 8001bd0:	4801      	ldr	r0, [pc, #4]	; (8001bd8 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_+0x170>)
 8001bd2:	f008 fef3 	bl	800a9bc <_ZSt20__throw_length_errorPKc>
 8001bd6:	bf00      	nop
 8001bd8:	0800bd20 	.word	0x0800bd20

08001bdc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>:
      vector<_Tp, _Alloc>::
 8001bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001be0:	4605      	mov	r5, r0
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001be2:	6800      	ldr	r0, [r0, #0]
 8001be4:	686b      	ldr	r3, [r5, #4]
 8001be6:	b083      	sub	sp, #12
 8001be8:	1a1b      	subs	r3, r3, r0
	if (max_size() - size() < __n)
 8001bea:	1c5c      	adds	r4, r3, #1
 8001bec:	d03c      	beq.n	8001c68 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x8c>
 8001bee:	4688      	mov	r8, r1
 8001bf0:	eba1 0b00 	sub.w	fp, r1, r0
      if (__a < __b)
 8001bf4:	b353      	cbz	r3, 8001c4c <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x70>
	const size_type __len = size() + std::max(size(), __n);
 8001bf6:	005e      	lsls	r6, r3, #1
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8001bf8:	42b3      	cmp	r3, r6
 8001bfa:	bf88      	it	hi
 8001bfc:	f04f 36ff 	movhi.w	r6, #4294967295	; 0xffffffff
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001c00:	4630      	mov	r0, r6
 8001c02:	9201      	str	r2, [sp, #4]
 8001c04:	f008 febe 	bl	800a984 <_Znwj>
 8001c08:	f8d5 9000 	ldr.w	r9, [r5]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001c0c:	eb10 0f0b 	cmn.w	r0, fp
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001c10:	4607      	mov	r7, r0
 8001c12:	4406      	add	r6, r0
 8001c14:	eba8 0409 	sub.w	r4, r8, r9
 8001c18:	f8d5 a004 	ldr.w	sl, [r5, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001c1c:	d003      	beq.n	8001c26 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x4a>
 8001c1e:	9a01      	ldr	r2, [sp, #4]
 8001c20:	7813      	ldrb	r3, [r2, #0]
 8001c22:	f800 300b 	strb.w	r3, [r0, fp]
	  if (_Num)
 8001c26:	b9cc      	cbnz	r4, 8001c5c <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x80>
	  ++__new_finish;
 8001c28:	3401      	adds	r4, #1
 8001c2a:	ebba 0a08 	subs.w	sl, sl, r8
 8001c2e:	443c      	add	r4, r7
 8001c30:	d10e      	bne.n	8001c50 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x74>
	  return __result + _Num;
 8001c32:	4454      	add	r4, sl
	if (__p)
 8001c34:	f1b9 0f00 	cmp.w	r9, #0
 8001c38:	d002      	beq.n	8001c40 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x64>
	::operator delete(__p);
 8001c3a:	4648      	mov	r0, r9
 8001c3c:	f008 febc 	bl	800a9b8 <_ZdlPv>
      this->_M_impl._M_finish = __new_finish;
 8001c40:	e9c5 7400 	strd	r7, r4, [r5]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8001c44:	60ae      	str	r6, [r5, #8]
    }
 8001c46:	b003      	add	sp, #12
 8001c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	const size_type __len = size() + std::max(size(), __n);
 8001c4c:	2601      	movs	r6, #1
 8001c4e:	e7d7      	b.n	8001c00 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x24>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001c50:	4641      	mov	r1, r8
 8001c52:	4652      	mov	r2, sl
 8001c54:	4620      	mov	r0, r4
 8001c56:	f009 ff1f 	bl	800ba98 <memcpy>
 8001c5a:	e7ea      	b.n	8001c32 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x56>
 8001c5c:	4622      	mov	r2, r4
 8001c5e:	4649      	mov	r1, r9
 8001c60:	4638      	mov	r0, r7
 8001c62:	f009 ff24 	bl	800baae <memmove>
 8001c66:	e7df      	b.n	8001c28 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x4c>
	  __throw_length_error(__N(__s));
 8001c68:	4801      	ldr	r0, [pc, #4]	; (8001c70 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x94>)
 8001c6a:	f008 fea7 	bl	800a9bc <_ZSt20__throw_length_errorPKc>
 8001c6e:	bf00      	nop
 8001c70:	0800bd20 	.word	0x0800bd20

08001c74 <_ZN13LoRa_register15field_registersEP13Address_fieldh>:
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 8001c74:	2100      	movs	r1, #0
std::vector<uint8_t> LoRa_register::field_registers(Address_field* fields, uint8_t amt_fields) {
 8001c76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c7a:	4606      	mov	r6, r0
 8001c7c:	b09e      	sub	sp, #120	; 0x78
 8001c7e:	e9c0 1100 	strd	r1, r1, [r0]
 8001c82:	6081      	str	r1, [r0, #8]
    if((fields == nullptr) || (amt_fields == 0))
 8001c84:	2a00      	cmp	r2, #0
 8001c86:	d038      	beq.n	8001cfa <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x86>
 8001c88:	461f      	mov	r7, r3
 8001c8a:	b3b3      	cbz	r3, 8001cfa <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x86>
 8001c8c:	4615      	mov	r5, r2
 8001c8e:	a802      	add	r0, sp, #8
 8001c90:	2270      	movs	r2, #112	; 0x70
                reg_add[adr] = true;
 8001c92:	f04f 0801 	mov.w	r8, #1
 8001c96:	f009 ff23 	bl	800bae0 <memset>
 8001c9a:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 8001c9e:	eb05 0787 	add.w	r7, r5, r7, lsl #2
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 8001ca2:	2400      	movs	r4, #0
 8001ca4:	e000      	b.n	8001ca8 <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x34>
 8001ca6:	3401      	adds	r4, #1
 8001ca8:	4628      	mov	r0, r5
 8001caa:	f7ff f9f7 	bl	800109c <_ZN13Address_field13get_reg_countEv>
 8001cae:	42a0      	cmp	r0, r4
 8001cb0:	dd20      	ble.n	8001cf4 <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x80>
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 8001cb2:	4628      	mov	r0, r5
 8001cb4:	f7ff f9f0 	bl	8001098 <_ZN13Address_field13get_registersEv>
 8001cb8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8001cbc:	f7ff f8f6 	bl	8000eac <_ZN8Register7addressEv>
            if(reg_add[adr] == false) {
 8001cc0:	aa1e      	add	r2, sp, #120	; 0x78
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 8001cc2:	b2c0      	uxtb	r0, r0
            if(reg_add[adr] == false) {
 8001cc4:	4402      	add	r2, r0
 8001cc6:	f812 2c70 	ldrb.w	r2, [r2, #-112]
 8001cca:	4603      	mov	r3, r0
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 8001ccc:	f88d 0007 	strb.w	r0, [sp, #7]
            if(reg_add[adr] == false) {
 8001cd0:	2a00      	cmp	r2, #0
 8001cd2:	d1e8      	bne.n	8001ca6 <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x32>
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8001cd4:	e9d6 1201 	ldrd	r1, r2, [r6, #4]
 8001cd8:	4291      	cmp	r1, r2
 8001cda:	d012      	beq.n	8001d02 <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x8e>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001cdc:	b119      	cbz	r1, 8001ce6 <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x72>
 8001cde:	7008      	strb	r0, [r1, #0]
 8001ce0:	6871      	ldr	r1, [r6, #4]
 8001ce2:	f89d 3007 	ldrb.w	r3, [sp, #7]
	    ++this->_M_impl._M_finish;
 8001ce6:	3101      	adds	r1, #1
 8001ce8:	6071      	str	r1, [r6, #4]
                reg_add[adr] = true;
 8001cea:	aa1e      	add	r2, sp, #120	; 0x78
 8001cec:	4413      	add	r3, r2
 8001cee:	f803 8c70 	strb.w	r8, [r3, #-112]
 8001cf2:	e7d8      	b.n	8001ca6 <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x32>
 8001cf4:	351c      	adds	r5, #28
    for(int i = 0; i < amt_fields; ++i) {
 8001cf6:	42af      	cmp	r7, r5
 8001cf8:	d1d3      	bne.n	8001ca2 <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x2e>
}
 8001cfa:	4630      	mov	r0, r6
 8001cfc:	b01e      	add	sp, #120	; 0x78
 8001cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	  _M_realloc_insert(end(), __x);
 8001d02:	f10d 0207 	add.w	r2, sp, #7
 8001d06:	4630      	mov	r0, r6
 8001d08:	f7ff ff68 	bl	8001bdc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
 8001d0c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001d10:	e7eb      	b.n	8001cea <_ZN13LoRa_register15field_registersEP13Address_fieldh+0x76>
 8001d12:	bf00      	nop

08001d14 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh>:
std::vector<uint8_t> LoRa_register::check_missing_register(Address_field* fields, uint8_t amt_fields) {
 8001d14:	b5f0      	push	{r4, r5, r6, r7, lr}
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 8001d16:	2700      	movs	r7, #0
 8001d18:	b085      	sub	sp, #20
 8001d1a:	4605      	mov	r5, r0
 8001d1c:	e9c0 7700 	strd	r7, r7, [r0]
 8001d20:	6087      	str	r7, [r0, #8]
    if((fields == nullptr) || (amt_fields == 0))
 8001d22:	b102      	cbz	r2, 8001d26 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x12>
 8001d24:	b913      	cbnz	r3, 8001d2c <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x18>
}
 8001d26:	4628      	mov	r0, r5
 8001d28:	b005      	add	sp, #20
 8001d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    registers = field_registers(fields, amt_fields);
 8001d2c:	a801      	add	r0, sp, #4
 8001d2e:	460e      	mov	r6, r1
 8001d30:	f7ff ffa0 	bl	8001c74 <_ZN13LoRa_register15field_registersEP13Address_fieldh>
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
 8001d34:	e9dd 3401 	ldrd	r3, r4, [sp, #4]
 8001d38:	9a03      	ldr	r2, [sp, #12]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8001d3a:	6828      	ldr	r0, [r5, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8001d3c:	9701      	str	r7, [sp, #4]
      __a = _GLIBCXX_MOVE(__b);
 8001d3e:	602b      	str	r3, [r5, #0]
 8001d40:	606c      	str	r4, [r5, #4]
      __b = _GLIBCXX_MOVE(__tmp);
 8001d42:	9702      	str	r7, [sp, #8]
      __a = _GLIBCXX_MOVE(__b);
 8001d44:	60aa      	str	r2, [r5, #8]
      __b = _GLIBCXX_MOVE(__tmp);
 8001d46:	9703      	str	r7, [sp, #12]
	if (__p)
 8001d48:	b138      	cbz	r0, 8001d5a <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x46>
	::operator delete(__p);
 8001d4a:	f008 fe35 	bl	800a9b8 <_ZdlPv>
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001d4e:	9801      	ldr	r0, [sp, #4]
	if (__p)
 8001d50:	b108      	cbz	r0, 8001d56 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x42>
 8001d52:	f008 fe31 	bl	800a9b8 <_ZdlPv>
 8001d56:	e9d5 3400 	ldrd	r3, r4, [r5]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001d5a:	1ae4      	subs	r4, r4, r3
    for(int i = registers.size() - 1; i >= 0; --i) {
 8001d5c:	3c01      	subs	r4, #1
 8001d5e:	d503      	bpl.n	8001d68 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x54>
 8001d60:	e7e1      	b.n	8001d26 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x12>
 8001d62:	1c63      	adds	r3, r4, #1
 8001d64:	d0df      	beq.n	8001d26 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x12>
 8001d66:	682b      	ldr	r3, [r5, #0]
        if(_registers_state[registers[i]] != false) {
 8001d68:	5d1a      	ldrb	r2, [r3, r4]
	return *(this->_M_impl._M_start + __n);
 8001d6a:	1918      	adds	r0, r3, r4
 8001d6c:	18b3      	adds	r3, r6, r2
 8001d6e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
    for(int i = registers.size() - 1; i >= 0; --i) {
 8001d72:	3c01      	subs	r4, #1
        if(_registers_state[registers[i]] != false) {
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0f4      	beq.n	8001d62 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x4e>
      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
      : _M_current(__i) { }
 8001d78:	686b      	ldr	r3, [r5, #4]
      operator+=(difference_type __n) _GLIBCXX_NOEXCEPT
      { _M_current += __n; return *this; }

      __normal_iterator
      operator+(difference_type __n) const _GLIBCXX_NOEXCEPT
      { return __normal_iterator(_M_current + __n); }
 8001d7a:	1c41      	adds	r1, r0, #1
      if (__position + 1 != end())
 8001d7c:	4299      	cmp	r1, r3
 8001d7e:	d001      	beq.n	8001d84 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x70>
	  if (_Num)
 8001d80:	1a5a      	subs	r2, r3, r1
 8001d82:	d102      	bne.n	8001d8a <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x76>
      --this->_M_impl._M_finish;
 8001d84:	3b01      	subs	r3, #1
 8001d86:	606b      	str	r3, [r5, #4]
 8001d88:	e7eb      	b.n	8001d62 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x4e>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001d8a:	f009 fe90 	bl	800baae <memmove>
 8001d8e:	686b      	ldr	r3, [r5, #4]
 8001d90:	e7f8      	b.n	8001d84 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh+0x70>
 8001d92:	bf00      	nop

08001d94 <_ZN13LoRa_register13register_readEP13Address_fieldhb>:

//     ()
uint8_t LoRa_register::register_read(Address_field field, bool update) {
    return register_read(&field, 1, update);
}
uint8_t LoRa_register::register_read(Address_field* fields, uint8_t amt_fields, bool update) {
 8001d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d98:	4604      	mov	r4, r0
    if (_send)
 8001d9a:	f890 00ec 	ldrb.w	r0, [r0, #236]	; 0xec
uint8_t LoRa_register::register_read(Address_field* fields, uint8_t amt_fields, bool update) {
 8001d9e:	b089      	sub	sp, #36	; 0x24
 8001da0:	460e      	mov	r6, r1
 8001da2:	4690      	mov	r8, r2
 8001da4:	461d      	mov	r5, r3
    if (_send)
 8001da6:	b170      	cbz	r0, 8001dc6 <_ZN13LoRa_register13register_readEP13Address_fieldhb+0x32>
 8001da8:	2270      	movs	r2, #112	; 0x70
 8001daa:	2100      	movs	r1, #0
 8001dac:	f104 000c 	add.w	r0, r4, #12
 8001db0:	f009 fe96 	bl	800bae0 <memset>
 8001db4:	2270      	movs	r2, #112	; 0x70
 8001db6:	2100      	movs	r1, #0
 8001db8:	f104 007c 	add.w	r0, r4, #124	; 0x7c
 8001dbc:	f009 fe90 	bl	800bae0 <memset>
    _send = false;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f884 30ec 	strb.w	r3, [r4, #236]	; 0xec
    	clear();
    std::vector<uint8_t> registers;
    if (update) {
        registers = field_registers(fields, amt_fields);
 8001dc6:	af05      	add	r7, sp, #20
 8001dc8:	4643      	mov	r3, r8
 8001dca:	4632      	mov	r2, r6
 8001dcc:	4638      	mov	r0, r7
 8001dce:	4621      	mov	r1, r4
    if (update) {
 8001dd0:	2d00      	cmp	r5, #0
 8001dd2:	d050      	beq.n	8001e76 <_ZN13LoRa_register13register_readEP13Address_fieldhb+0xe2>
        registers = field_registers(fields, amt_fields);
 8001dd4:	f7ff ff4e 	bl	8001c74 <_ZN13LoRa_register15field_registersEP13Address_fieldh>
      __a = _GLIBCXX_MOVE(__b);
 8001dd8:	9b05      	ldr	r3, [sp, #20]
 8001dda:	9302      	str	r3, [sp, #8]
 8001ddc:	9b06      	ldr	r3, [sp, #24]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001dde:	9a02      	ldr	r2, [sp, #8]
 8001de0:	1a9b      	subs	r3, r3, r2
    else {
        registers = check_missing_register(fields, amt_fields);
    }
    uint8_t adr;
    uint8_t amt_read = registers.size();
    for(int i = 0; i < amt_read; ++i) {
 8001de2:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8001de6:	9303      	str	r3, [sp, #12]
 8001de8:	d03c      	beq.n	8001e64 <_ZN13LoRa_register13register_readEP13Address_fieldhb+0xd0>
 8001dea:	f04f 0b00 	mov.w	fp, #0
uint8_t LoRa_register::_single_transfer(uint8_t address, uint8_t value) {
    uint8_t response;
    //  NSS 
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_RESET);
    //     7  
    HAL_SPI_TransmitReceive(_spi, &address, &response, 1, 1000);
 8001dee:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8001df2:	f04f 0a01 	mov.w	sl, #1
 8001df6:	1e56      	subs	r6, r2, #1
 8001df8:	eb06 0903 	add.w	r9, r6, r3
        adr = registers[i];
 8001dfc:	f816 5f01 	ldrb.w	r5, [r6, #1]!
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_RESET);
 8001e00:	2200      	movs	r2, #0
    return _single_transfer(address & 0x7f, 0x00);
 8001e02:	f005 037f 	and.w	r3, r5, #127	; 0x7f
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_RESET);
 8001e06:	88a1      	ldrh	r1, [r4, #4]
 8001e08:	68a0      	ldr	r0, [r4, #8]
 8001e0a:	f88d 3012 	strb.w	r3, [sp, #18]
 8001e0e:	f88d b013 	strb.w	fp, [sp, #19]
 8001e12:	f003 ff3f 	bl	8005c94 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(_spi, &address, &response, 1, 1000);
 8001e16:	6820      	ldr	r0, [r4, #0]
 8001e18:	2301      	movs	r3, #1
 8001e1a:	f8cd 8000 	str.w	r8, [sp]
 8001e1e:	463a      	mov	r2, r7
 8001e20:	f10d 0112 	add.w	r1, sp, #18
 8001e24:	f006 fb1a 	bl	800845c <HAL_SPI_TransmitReceive>
 8001e28:	2332      	movs	r3, #50	; 0x32
    for(int i = 0; i < 50; i++) __NOP();
 8001e2a:	bf00      	nop
 8001e2c:	3b01      	subs	r3, #1
 8001e2e:	d1fc      	bne.n	8001e2a <_ZN13LoRa_register13register_readEP13Address_fieldhb+0x96>
    // /  
    HAL_SPI_TransmitReceive(_spi, &value, &response, 1, 1000);
 8001e30:	6820      	ldr	r0, [r4, #0]
 8001e32:	2301      	movs	r3, #1
 8001e34:	f8cd 8000 	str.w	r8, [sp]
 8001e38:	463a      	mov	r2, r7
 8001e3a:	f10d 0113 	add.w	r1, sp, #19
 8001e3e:	f006 fb0d 	bl	800845c <HAL_SPI_TransmitReceive>
 8001e42:	2314      	movs	r3, #20
    for(int i = 0; i < 20; i++) __NOP();
 8001e44:	bf00      	nop
 8001e46:	3b01      	subs	r3, #1
 8001e48:	d1fc      	bne.n	8001e44 <_ZN13LoRa_register13register_readEP13Address_fieldhb+0xb0>
//    if(address == 66) {	extern uint8_t begin_data; begin_data = response; }
    //  NSS 
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_SET);
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	88a1      	ldrh	r1, [r4, #4]
 8001e4e:	68a0      	ldr	r0, [r4, #8]
 8001e50:	f003 ff20 	bl	8005c94 <HAL_GPIO_WritePin>
    return response;
 8001e54:	f89d 3014 	ldrb.w	r3, [sp, #20]
        _registers_data[adr] = _read_register(adr);
 8001e58:	4425      	add	r5, r4
    for(int i = 0; i < amt_read; ++i) {
 8001e5a:	45b1      	cmp	r9, r6
        _registers_state[adr] = true;
 8001e5c:	f885 a07c 	strb.w	sl, [r5, #124]	; 0x7c
        _registers_data[adr] = _read_register(adr);
 8001e60:	732b      	strb	r3, [r5, #12]
    for(int i = 0; i < amt_read; ++i) {
 8001e62:	d1cb      	bne.n	8001dfc <_ZN13LoRa_register13register_readEP13Address_fieldhb+0x68>
	if (__p)
 8001e64:	9b02      	ldr	r3, [sp, #8]
 8001e66:	b113      	cbz	r3, 8001e6e <_ZN13LoRa_register13register_readEP13Address_fieldhb+0xda>
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f008 fda5 	bl	800a9b8 <_ZdlPv>
}
 8001e6e:	9803      	ldr	r0, [sp, #12]
 8001e70:	b009      	add	sp, #36	; 0x24
 8001e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        registers = check_missing_register(fields, amt_fields);
 8001e76:	f7ff ff4d 	bl	8001d14 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh>
 8001e7a:	9b05      	ldr	r3, [sp, #20]
 8001e7c:	9302      	str	r3, [sp, #8]
 8001e7e:	9b06      	ldr	r3, [sp, #24]
 8001e80:	e7ad      	b.n	8001dde <_ZN13LoRa_register13register_readEP13Address_fieldhb+0x4a>
 8001e82:	bf00      	nop

08001e84 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh>:
uint8_t LoRa_register::set_field_value(Address_field* fields, uint32_t* values, uint8_t amt) {
 8001e84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e88:	460d      	mov	r5, r1
 8001e8a:	b08d      	sub	sp, #52	; 0x34
    std::vector<uint8_t> missing_register = check_missing_register(fields, amt);
 8001e8c:	4601      	mov	r1, r0
uint8_t LoRa_register::set_field_value(Address_field* fields, uint32_t* values, uint8_t amt) {
 8001e8e:	4680      	mov	r8, r0
 8001e90:	4617      	mov	r7, r2
    std::vector<uint8_t> missing_register = check_missing_register(fields, amt);
 8001e92:	a803      	add	r0, sp, #12
 8001e94:	462a      	mov	r2, r5
uint8_t LoRa_register::set_field_value(Address_field* fields, uint32_t* values, uint8_t amt) {
 8001e96:	4699      	mov	r9, r3
    std::vector<uint8_t> missing_register = check_missing_register(fields, amt);
 8001e98:	f7ff ff3c 	bl	8001d14 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh>
    if(missing_register.size() > 0) {
 8001e9c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d11f      	bne.n	8001ee4 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x60>
    for(int i = 0; i < amt; ++i) {
 8001ea4:	f1b9 0f00 	cmp.w	r9, #0
 8001ea8:	d04d      	beq.n	8001f46 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0xc2>
 8001eaa:	2400      	movs	r4, #0
 8001eac:	f108 080c 	add.w	r8, r8, #12
 8001eb0:	3f04      	subs	r7, #4
 8001eb2:	e002      	b.n	8001eba <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x36>
 8001eb4:	454c      	cmp	r4, r9
 8001eb6:	b2de      	uxtb	r6, r3
 8001eb8:	d00c      	beq.n	8001ed4 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x50>
        result = fields[i].set_value(values[i], _registers_data, LORA_DATA_SIZE);
 8001eba:	2370      	movs	r3, #112	; 0x70
 8001ebc:	4628      	mov	r0, r5
 8001ebe:	4642      	mov	r2, r8
 8001ec0:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8001ec4:	f7ff f87e 	bl	8000fc4 <_ZN13Address_field9set_valueEmPhi>
 8001ec8:	b2e6      	uxtb	r6, r4
 8001eca:	1c73      	adds	r3, r6, #1
    for(int i = 0; i < amt; ++i) {
 8001ecc:	3401      	adds	r4, #1
 8001ece:	351c      	adds	r5, #28
        if(result)
 8001ed0:	2800      	cmp	r0, #0
 8001ed2:	d0ef      	beq.n	8001eb4 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x30>
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001ed4:	9803      	ldr	r0, [sp, #12]
	if (__p)
 8001ed6:	b108      	cbz	r0, 8001edc <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x58>
 8001ed8:	f008 fd6e 	bl	800a9b8 <_ZdlPv>
}
 8001edc:	4630      	mov	r0, r6
 8001ede:	b00d      	add	sp, #52	; 0x34
 8001ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 8001ee4:	2400      	movs	r4, #0
        read_fields = check_read(fields, amt, &reg_read, &reg_not_read);
 8001ee6:	ab09      	add	r3, sp, #36	; 0x24
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	4629      	mov	r1, r5
 8001eec:	ab06      	add	r3, sp, #24
 8001eee:	464a      	mov	r2, r9
 8001ef0:	4640      	mov	r0, r8
 8001ef2:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001ef6:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8001efa:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 8001efe:	f7ff fdb3 	bl	8001a68 <_ZN13LoRa_register10check_readEP13Address_fieldhPSt6vectorIhSaIhEES5_>
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001f02:	e9dd 6109 	ldrd	r6, r1, [sp, #36]	; 0x24
 8001f06:	1b89      	subs	r1, r1, r6
        for(int i = 0; i < (int)reg_not_read.size(); ++i) {
 8001f08:	42a1      	cmp	r1, r4
 8001f0a:	dd09      	ble.n	8001f20 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x9c>
            _registers_state[reg_not_read[i]] = true;
 8001f0c:	2401      	movs	r4, #1
 8001f0e:	1e72      	subs	r2, r6, #1
 8001f10:	4411      	add	r1, r2
 8001f12:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8001f16:	4443      	add	r3, r8
        for(int i = 0; i < (int)reg_not_read.size(); ++i) {
 8001f18:	4291      	cmp	r1, r2
            _registers_state[reg_not_read[i]] = true;
 8001f1a:	f883 407c 	strb.w	r4, [r3, #124]	; 0x7c
        for(int i = 0; i < (int)reg_not_read.size(); ++i) {
 8001f1e:	d1f8      	bne.n	8001f12 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x8e>
        if(read_fields) {
 8001f20:	b948      	cbnz	r0, 8001f36 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0xb2>
	if (__p)
 8001f22:	b116      	cbz	r6, 8001f2a <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0xa6>
 8001f24:	4630      	mov	r0, r6
 8001f26:	f008 fd47 	bl	800a9b8 <_ZdlPv>
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001f2a:	9806      	ldr	r0, [sp, #24]
	if (__p)
 8001f2c:	2800      	cmp	r0, #0
 8001f2e:	d0b9      	beq.n	8001ea4 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x20>
 8001f30:	f008 fd42 	bl	800a9b8 <_ZdlPv>
 8001f34:	e7b6      	b.n	8001ea4 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x20>
            register_read(fields, amt, false);
 8001f36:	2300      	movs	r3, #0
 8001f38:	464a      	mov	r2, r9
 8001f3a:	4629      	mov	r1, r5
 8001f3c:	4640      	mov	r0, r8
 8001f3e:	f7ff ff29 	bl	8001d94 <_ZN13LoRa_register13register_readEP13Address_fieldhb>
 8001f42:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001f44:	e7ed      	b.n	8001f22 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x9e>
    for(int i = 0; i < amt; ++i) {
 8001f46:	464e      	mov	r6, r9
 8001f48:	e7c4      	b.n	8001ed4 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh+0x50>
 8001f4a:	bf00      	nop

08001f4c <_ZN13LoRa_register14register_writeEP13Address_fieldhbb>:
uint8_t LoRa_register::register_write(Address_field* fields, uint8_t amt_fields, bool fl_clear, bool error_clear) {
 8001f4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f50:	4690      	mov	r8, r2
 8001f52:	b08b      	sub	sp, #44	; 0x2c
    std::vector<uint8_t> write_adr = check_missing_register(fields, amt_fields);
 8001f54:	460a      	mov	r2, r1
uint8_t LoRa_register::register_write(Address_field* fields, uint8_t amt_fields, bool fl_clear, bool error_clear) {
 8001f56:	4604      	mov	r4, r0
 8001f58:	460f      	mov	r7, r1
 8001f5a:	4699      	mov	r9, r3
    std::vector<uint8_t> write_adr = check_missing_register(fields, amt_fields);
 8001f5c:	4601      	mov	r1, r0
 8001f5e:	4643      	mov	r3, r8
 8001f60:	a804      	add	r0, sp, #16
uint8_t LoRa_register::register_write(Address_field* fields, uint8_t amt_fields, bool fl_clear, bool error_clear) {
 8001f62:	f89d 5048 	ldrb.w	r5, [sp, #72]	; 0x48
    std::vector<uint8_t> write_adr = check_missing_register(fields, amt_fields);
 8001f66:	f7ff fed5 	bl	8001d14 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh>
    if(write_adr.size() != 0) {
 8001f6a:	e9dd 6304 	ldrd	r6, r3, [sp, #16]
 8001f6e:	429e      	cmp	r6, r3
 8001f70:	d018      	beq.n	8001fa4 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0x58>
        if(error_clear)
 8001f72:	b93d      	cbnz	r5, 8001f84 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0x38>
 8001f74:	b116      	cbz	r6, 8001f7c <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0x30>
 8001f76:	4630      	mov	r0, r6
 8001f78:	f008 fd1e 	bl	800a9b8 <_ZdlPv>
}
 8001f7c:	4628      	mov	r0, r5
 8001f7e:	b00b      	add	sp, #44	; 0x2c
 8001f80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    _send = false;
 8001f84:	2500      	movs	r5, #0
 8001f86:	2270      	movs	r2, #112	; 0x70
 8001f88:	2100      	movs	r1, #0
 8001f8a:	f104 000c 	add.w	r0, r4, #12
 8001f8e:	f009 fda7 	bl	800bae0 <memset>
 8001f92:	2270      	movs	r2, #112	; 0x70
 8001f94:	2100      	movs	r1, #0
 8001f96:	f104 007c 	add.w	r0, r4, #124	; 0x7c
 8001f9a:	f009 fda1 	bl	800bae0 <memset>
 8001f9e:	f884 50ec 	strb.w	r5, [r4, #236]	; 0xec
 8001fa2:	e7e7      	b.n	8001f74 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0x28>
    write_adr = field_registers(fields, amt_fields);
 8001fa4:	4643      	mov	r3, r8
 8001fa6:	463a      	mov	r2, r7
 8001fa8:	a807      	add	r0, sp, #28
 8001faa:	4621      	mov	r1, r4
 8001fac:	f7ff fe62 	bl	8001c74 <_ZN13LoRa_register15field_registersEP13Address_fieldh>
 8001fb0:	e9dd 3108 	ldrd	r3, r1, [sp, #32]
      __b = _GLIBCXX_MOVE(__tmp);
 8001fb4:	2200      	movs	r2, #0
      __a = _GLIBCXX_MOVE(__b);
 8001fb6:	9e07      	ldr	r6, [sp, #28]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8001fb8:	9804      	ldr	r0, [sp, #16]
      __b = _GLIBCXX_MOVE(__tmp);
 8001fba:	9207      	str	r2, [sp, #28]
      __a = _GLIBCXX_MOVE(__b);
 8001fbc:	9604      	str	r6, [sp, #16]
      __b = _GLIBCXX_MOVE(__tmp);
 8001fbe:	9208      	str	r2, [sp, #32]
      __a = _GLIBCXX_MOVE(__b);
 8001fc0:	9305      	str	r3, [sp, #20]
      __b = _GLIBCXX_MOVE(__tmp);
 8001fc2:	9209      	str	r2, [sp, #36]	; 0x24
      __a = _GLIBCXX_MOVE(__b);
 8001fc4:	9106      	str	r1, [sp, #24]
 8001fc6:	b138      	cbz	r0, 8001fd8 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0x8c>
 8001fc8:	f008 fcf6 	bl	800a9b8 <_ZdlPv>
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001fcc:	9807      	ldr	r0, [sp, #28]
	if (__p)
 8001fce:	b108      	cbz	r0, 8001fd4 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0x88>
 8001fd0:	f008 fcf2 	bl	800a9b8 <_ZdlPv>
 8001fd4:	e9dd 6304 	ldrd	r6, r3, [sp, #16]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001fd8:	1b9b      	subs	r3, r3, r6
    for(int i = 0; i < amt_write; ++i) {
 8001fda:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
 8001fde:	d033      	beq.n	8002048 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0xfc>
 8001fe0:	2700      	movs	r7, #0
    HAL_SPI_TransmitReceive(_spi, &address, &response, 1, 1000);
 8001fe2:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
        _write_register(write_adr[i], _registers_data[write_adr[i]]);
 8001fe6:	5df3      	ldrb	r3, [r6, r7]
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_RESET);
 8001fe8:	2200      	movs	r2, #0
        _write_register(write_adr[i], _registers_data[write_adr[i]]);
 8001fea:	18e1      	adds	r1, r4, r3
 8001fec:	7b0e      	ldrb	r6, [r1, #12]
    _single_transfer(address | 0x80, value);
 8001fee:	f063 037f 	orn	r3, r3, #127	; 0x7f
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_RESET);
 8001ff2:	88a1      	ldrh	r1, [r4, #4]
 8001ff4:	68a0      	ldr	r0, [r4, #8]
 8001ff6:	f88d 300e 	strb.w	r3, [sp, #14]
 8001ffa:	f88d 600f 	strb.w	r6, [sp, #15]
 8001ffe:	f003 fe49 	bl	8005c94 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(_spi, &address, &response, 1, 1000);
 8002002:	6820      	ldr	r0, [r4, #0]
 8002004:	2301      	movs	r3, #1
 8002006:	f8cd 8000 	str.w	r8, [sp]
 800200a:	aa07      	add	r2, sp, #28
 800200c:	f10d 010e 	add.w	r1, sp, #14
 8002010:	f006 fa24 	bl	800845c <HAL_SPI_TransmitReceive>
 8002014:	2332      	movs	r3, #50	; 0x32
    for(int i = 0; i < 50; i++) __NOP();
 8002016:	bf00      	nop
 8002018:	3b01      	subs	r3, #1
 800201a:	d1fc      	bne.n	8002016 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0xca>
    HAL_SPI_TransmitReceive(_spi, &value, &response, 1, 1000);
 800201c:	6820      	ldr	r0, [r4, #0]
 800201e:	2301      	movs	r3, #1
 8002020:	f8cd 8000 	str.w	r8, [sp]
 8002024:	aa07      	add	r2, sp, #28
 8002026:	f10d 010f 	add.w	r1, sp, #15
 800202a:	f006 fa17 	bl	800845c <HAL_SPI_TransmitReceive>
 800202e:	2314      	movs	r3, #20
    for(int i = 0; i < 20; i++) __NOP();
 8002030:	bf00      	nop
 8002032:	3b01      	subs	r3, #1
 8002034:	d1fc      	bne.n	8002030 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0xe4>
    for(int i = 0; i < amt_write; ++i) {
 8002036:	3701      	adds	r7, #1
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_SET);
 8002038:	2201      	movs	r2, #1
 800203a:	88a1      	ldrh	r1, [r4, #4]
 800203c:	68a0      	ldr	r0, [r4, #8]
 800203e:	f003 fe29 	bl	8005c94 <HAL_GPIO_WritePin>
    for(int i = 0; i < amt_write; ++i) {
 8002042:	42af      	cmp	r7, r5
 8002044:	9e04      	ldr	r6, [sp, #16]
 8002046:	d1ce      	bne.n	8001fe6 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0x9a>
    _send = true;
 8002048:	2301      	movs	r3, #1
 800204a:	f884 30ec 	strb.w	r3, [r4, #236]	; 0xec
    if (fl_clear) {
 800204e:	f1b9 0f00 	cmp.w	r9, #0
 8002052:	d08f      	beq.n	8001f74 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0x28>
 8002054:	2270      	movs	r2, #112	; 0x70
 8002056:	2100      	movs	r1, #0
 8002058:	f104 000c 	add.w	r0, r4, #12
 800205c:	f009 fd40 	bl	800bae0 <memset>
 8002060:	2270      	movs	r2, #112	; 0x70
 8002062:	2100      	movs	r1, #0
 8002064:	f104 007c 	add.w	r0, r4, #124	; 0x7c
 8002068:	f009 fd3a 	bl	800bae0 <memset>
    _send = false;
 800206c:	2300      	movs	r3, #0
 800206e:	f884 30ec 	strb.w	r3, [r4, #236]	; 0xec
 8002072:	e77f      	b.n	8001f74 <_ZN13LoRa_register14register_writeEP13Address_fieldhbb+0x28>

08002074 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51>:
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 8002074:	2300      	movs	r3, #0
std::vector<uint8_t> LoRa_register::check_missing_register(Address_field* fields, uint8_t amt_fields) {
 8002076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800207a:	4605      	mov	r5, r0
 800207c:	b0a0      	sub	sp, #128	; 0x80
 800207e:	e9c0 3300 	strd	r3, r3, [r0]
 8002082:	6083      	str	r3, [r0, #8]
    if((fields == nullptr) || (amt_fields == 0))
 8002084:	b3a2      	cbz	r2, 80020f0 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0x7c>
 8002086:	460e      	mov	r6, r1
 8002088:	4617      	mov	r7, r2
 800208a:	4619      	mov	r1, r3
 800208c:	2270      	movs	r2, #112	; 0x70
 800208e:	a804      	add	r0, sp, #16
 8002090:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8002094:	9303      	str	r3, [sp, #12]
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 8002096:	461c      	mov	r4, r3
                reg_add[adr] = true;
 8002098:	f04f 0801 	mov.w	r8, #1
 800209c:	f009 fd20 	bl	800bae0 <memset>
 80020a0:	e000      	b.n	80020a4 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0x30>
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 80020a2:	3401      	adds	r4, #1
 80020a4:	4638      	mov	r0, r7
 80020a6:	f7fe fff9 	bl	800109c <_ZN13Address_field13get_reg_countEv>
 80020aa:	4284      	cmp	r4, r0
 80020ac:	da24      	bge.n	80020f8 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0x84>
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 80020ae:	4638      	mov	r0, r7
 80020b0:	f7fe fff2 	bl	8001098 <_ZN13Address_field13get_registersEv>
 80020b4:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 80020b8:	f7fe fef8 	bl	8000eac <_ZN8Register7addressEv>
            if(reg_add[adr] == false) {
 80020bc:	aa20      	add	r2, sp, #128	; 0x80
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 80020be:	b2c0      	uxtb	r0, r0
            if(reg_add[adr] == false) {
 80020c0:	4402      	add	r2, r0
 80020c2:	f812 2c70 	ldrb.w	r2, [r2, #-112]
 80020c6:	4603      	mov	r3, r0
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 80020c8:	f88d 0003 	strb.w	r0, [sp, #3]
            if(reg_add[adr] == false) {
 80020cc:	2a00      	cmp	r2, #0
 80020ce:	d1e8      	bne.n	80020a2 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0x2e>
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 80020d0:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80020d4:	4291      	cmp	r1, r2
 80020d6:	d03f      	beq.n	8002158 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0xe4>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80020d8:	b119      	cbz	r1, 80020e2 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0x6e>
 80020da:	7008      	strb	r0, [r1, #0]
 80020dc:	9902      	ldr	r1, [sp, #8]
 80020de:	f89d 3003 	ldrb.w	r3, [sp, #3]
	    ++this->_M_impl._M_finish;
 80020e2:	3101      	adds	r1, #1
 80020e4:	9102      	str	r1, [sp, #8]
                reg_add[adr] = true;
 80020e6:	aa20      	add	r2, sp, #128	; 0x80
 80020e8:	4413      	add	r3, r2
 80020ea:	f803 8c70 	strb.w	r8, [r3, #-112]
 80020ee:	e7d8      	b.n	80020a2 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0x2e>
}
 80020f0:	4628      	mov	r0, r5
 80020f2:	b020      	add	sp, #128	; 0x80
 80020f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __b = _GLIBCXX_MOVE(__tmp);
 80020f8:	2100      	movs	r1, #0
      __a = _GLIBCXX_MOVE(__b);
 80020fa:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
 80020fe:	9a01      	ldr	r2, [sp, #4]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8002100:	6828      	ldr	r0, [r5, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8002102:	9101      	str	r1, [sp, #4]
      __a = _GLIBCXX_MOVE(__b);
 8002104:	602a      	str	r2, [r5, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8002106:	9102      	str	r1, [sp, #8]
      __a = _GLIBCXX_MOVE(__b);
 8002108:	606b      	str	r3, [r5, #4]
      __b = _GLIBCXX_MOVE(__tmp);
 800210a:	9103      	str	r1, [sp, #12]
      __a = _GLIBCXX_MOVE(__b);
 800210c:	60ac      	str	r4, [r5, #8]
	if (__p)
 800210e:	b138      	cbz	r0, 8002120 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0xac>
	::operator delete(__p);
 8002110:	f008 fc52 	bl	800a9b8 <_ZdlPv>
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002114:	9801      	ldr	r0, [sp, #4]
	if (__p)
 8002116:	b108      	cbz	r0, 800211c <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0xa8>
 8002118:	f008 fc4e 	bl	800a9b8 <_ZdlPv>
 800211c:	e9d5 2300 	ldrd	r2, r3, [r5]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8002120:	1a9b      	subs	r3, r3, r2
    for(int i = registers.size() - 1; i >= 0; --i) {
 8002122:	1e5c      	subs	r4, r3, #1
 8002124:	d503      	bpl.n	800212e <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0xba>
 8002126:	e7e3      	b.n	80020f0 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0x7c>
 8002128:	1c63      	adds	r3, r4, #1
 800212a:	d0e1      	beq.n	80020f0 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0x7c>
 800212c:	682a      	ldr	r2, [r5, #0]
        if(_registers_state[registers[i]] != false) {
 800212e:	5d13      	ldrb	r3, [r2, r4]
	return *(this->_M_impl._M_start + __n);
 8002130:	1910      	adds	r0, r2, r4
 8002132:	4433      	add	r3, r6
 8002134:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
    for(int i = registers.size() - 1; i >= 0; --i) {
 8002138:	3c01      	subs	r4, #1
        if(_registers_state[registers[i]] != false) {
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0f4      	beq.n	8002128 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0xb4>
      : _M_current(__i) { }
 800213e:	686b      	ldr	r3, [r5, #4]
      { return __normal_iterator(_M_current + __n); }
 8002140:	1c41      	adds	r1, r0, #1
      if (__position + 1 != end())
 8002142:	4299      	cmp	r1, r3
 8002144:	d001      	beq.n	800214a <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0xd6>
	  if (_Num)
 8002146:	1a5a      	subs	r2, r3, r1
 8002148:	d102      	bne.n	8002150 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0xdc>
      --this->_M_impl._M_finish;
 800214a:	3b01      	subs	r3, #1
 800214c:	606b      	str	r3, [r5, #4]
 800214e:	e7eb      	b.n	8002128 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0xb4>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8002150:	f009 fcad 	bl	800baae <memmove>
 8002154:	686b      	ldr	r3, [r5, #4]
 8002156:	e7f8      	b.n	800214a <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0xd6>
	  _M_realloc_insert(end(), __x);
 8002158:	f10d 0203 	add.w	r2, sp, #3
 800215c:	a801      	add	r0, sp, #4
 800215e:	f7ff fd3d 	bl	8001bdc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
 8002162:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002166:	e7be      	b.n	80020e6 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51+0x72>

08002168 <_ZN13LoRa_register14register_writeE13Address_fieldbb>:
uint8_t LoRa_register::register_write(Address_field field, bool fl_clear, bool error_clear) {
 8002168:	b084      	sub	sp, #16
 800216a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800216e:	4604      	mov	r4, r0
 8002170:	b0a6      	sub	sp, #152	; 0x98
 8002172:	ad2d      	add	r5, sp, #180	; 0xb4
 8002174:	e885 000e 	stmia.w	r5, {r1, r2, r3}
    std::vector<uint8_t> write_adr = check_missing_register(fields, amt_fields);
 8002178:	a804      	add	r0, sp, #16
 800217a:	462a      	mov	r2, r5
 800217c:	4621      	mov	r1, r4
uint8_t LoRa_register::register_write(Address_field field, bool fl_clear, bool error_clear) {
 800217e:	f89d 70d0 	ldrb.w	r7, [sp, #208]	; 0xd0
 8002182:	f89d 80d4 	ldrb.w	r8, [sp, #212]	; 0xd4
    std::vector<uint8_t> write_adr = check_missing_register(fields, amt_fields);
 8002186:	f7ff ff75 	bl	8002074 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51>
    if(write_adr.size() != 0) {
 800218a:	e9dd 6304 	ldrd	r6, r3, [sp, #16]
 800218e:	42b3      	cmp	r3, r6
 8002190:	d01d      	beq.n	80021ce <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x66>
        if(error_clear)
 8002192:	f1b8 0f00 	cmp.w	r8, #0
 8002196:	d018      	beq.n	80021ca <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x62>
    _send = false;
 8002198:	2500      	movs	r5, #0
 800219a:	2270      	movs	r2, #112	; 0x70
 800219c:	2100      	movs	r1, #0
 800219e:	f104 000c 	add.w	r0, r4, #12
 80021a2:	f009 fc9d 	bl	800bae0 <memset>
 80021a6:	2270      	movs	r2, #112	; 0x70
 80021a8:	2100      	movs	r1, #0
 80021aa:	f104 007c 	add.w	r0, r4, #124	; 0x7c
 80021ae:	f009 fc97 	bl	800bae0 <memset>
 80021b2:	f884 50ec 	strb.w	r5, [r4, #236]	; 0xec
	if (__p)
 80021b6:	b116      	cbz	r6, 80021be <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x56>
 80021b8:	4630      	mov	r0, r6
 80021ba:	f008 fbfd 	bl	800a9b8 <_ZdlPv>
}
 80021be:	4628      	mov	r0, r5
 80021c0:	b026      	add	sp, #152	; 0x98
 80021c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80021c6:	b004      	add	sp, #16
 80021c8:	4770      	bx	lr
        return 0;
 80021ca:	4645      	mov	r5, r8
 80021cc:	e7f3      	b.n	80021b6 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x4e>
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 80021ce:	2100      	movs	r1, #0
 80021d0:	a80a      	add	r0, sp, #40	; 0x28
 80021d2:	2270      	movs	r2, #112	; 0x70
 80021d4:	e9cd 1107 	strd	r1, r1, [sp, #28]
 80021d8:	9109      	str	r1, [sp, #36]	; 0x24
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 80021da:	460e      	mov	r6, r1
                reg_add[adr] = true;
 80021dc:	f04f 0801 	mov.w	r8, #1
 80021e0:	f009 fc7e 	bl	800bae0 <memset>
 80021e4:	e000      	b.n	80021e8 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x80>
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 80021e6:	3601      	adds	r6, #1
 80021e8:	4628      	mov	r0, r5
 80021ea:	f7fe ff57 	bl	800109c <_ZN13Address_field13get_reg_countEv>
 80021ee:	4286      	cmp	r6, r0
 80021f0:	da20      	bge.n	8002234 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0xcc>
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 80021f2:	4628      	mov	r0, r5
 80021f4:	f7fe ff50 	bl	8001098 <_ZN13Address_field13get_registersEv>
 80021f8:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 80021fc:	f7fe fe56 	bl	8000eac <_ZN8Register7addressEv>
            if(reg_add[adr] == false) {
 8002200:	aa26      	add	r2, sp, #152	; 0x98
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 8002202:	b2c0      	uxtb	r0, r0
            if(reg_add[adr] == false) {
 8002204:	4402      	add	r2, r0
 8002206:	f812 2c70 	ldrb.w	r2, [r2, #-112]
 800220a:	4603      	mov	r3, r0
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 800220c:	f88d 000f 	strb.w	r0, [sp, #15]
            if(reg_add[adr] == false) {
 8002210:	2a00      	cmp	r2, #0
 8002212:	d1e8      	bne.n	80021e6 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x7e>
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8002214:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8002218:	4291      	cmp	r1, r2
 800221a:	d06f      	beq.n	80022fc <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x194>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800221c:	b119      	cbz	r1, 8002226 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0xbe>
 800221e:	7008      	strb	r0, [r1, #0]
 8002220:	9908      	ldr	r1, [sp, #32]
 8002222:	f89d 300f 	ldrb.w	r3, [sp, #15]
	    ++this->_M_impl._M_finish;
 8002226:	3101      	adds	r1, #1
 8002228:	9108      	str	r1, [sp, #32]
                reg_add[adr] = true;
 800222a:	aa26      	add	r2, sp, #152	; 0x98
 800222c:	4413      	add	r3, r2
 800222e:	f803 8c70 	strb.w	r8, [r3, #-112]
 8002232:	e7d8      	b.n	80021e6 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x7e>
      __b = _GLIBCXX_MOVE(__tmp);
 8002234:	2100      	movs	r1, #0
      __a = _GLIBCXX_MOVE(__b);
 8002236:	e9dd 2508 	ldrd	r2, r5, [sp, #32]
 800223a:	9b07      	ldr	r3, [sp, #28]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 800223c:	9804      	ldr	r0, [sp, #16]
      __b = _GLIBCXX_MOVE(__tmp);
 800223e:	9107      	str	r1, [sp, #28]
      __a = _GLIBCXX_MOVE(__b);
 8002240:	9304      	str	r3, [sp, #16]
      __b = _GLIBCXX_MOVE(__tmp);
 8002242:	9108      	str	r1, [sp, #32]
      __a = _GLIBCXX_MOVE(__b);
 8002244:	9205      	str	r2, [sp, #20]
      __b = _GLIBCXX_MOVE(__tmp);
 8002246:	9109      	str	r1, [sp, #36]	; 0x24
      __a = _GLIBCXX_MOVE(__b);
 8002248:	9506      	str	r5, [sp, #24]
	if (__p)
 800224a:	b138      	cbz	r0, 800225c <_ZN13LoRa_register14register_writeE13Address_fieldbb+0xf4>
	::operator delete(__p);
 800224c:	f008 fbb4 	bl	800a9b8 <_ZdlPv>
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002250:	9807      	ldr	r0, [sp, #28]
	if (__p)
 8002252:	b108      	cbz	r0, 8002258 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0xf0>
 8002254:	f008 fbb0 	bl	800a9b8 <_ZdlPv>
 8002258:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 800225c:	1ad2      	subs	r2, r2, r3
    for(int i = 0; i < amt_write; ++i) {
 800225e:	f012 05ff 	ands.w	r5, r2, #255	; 0xff
 8002262:	d034      	beq.n	80022ce <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x166>
 8002264:	2600      	movs	r6, #0
    HAL_SPI_TransmitReceive(_spi, &address, &response, 1, 1000);
 8002266:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
        _write_register(write_adr[i], _registers_data[write_adr[i]]);
 800226a:	5d9b      	ldrb	r3, [r3, r6]
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_RESET);
 800226c:	2200      	movs	r2, #0
        _write_register(write_adr[i], _registers_data[write_adr[i]]);
 800226e:	18e1      	adds	r1, r4, r3
 8002270:	f891 c00c 	ldrb.w	ip, [r1, #12]
    _single_transfer(address | 0x80, value);
 8002274:	f063 037f 	orn	r3, r3, #127	; 0x7f
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_RESET);
 8002278:	88a1      	ldrh	r1, [r4, #4]
 800227a:	68a0      	ldr	r0, [r4, #8]
 800227c:	f88d c01c 	strb.w	ip, [sp, #28]
 8002280:	f88d 300f 	strb.w	r3, [sp, #15]
 8002284:	f003 fd06 	bl	8005c94 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(_spi, &address, &response, 1, 1000);
 8002288:	6820      	ldr	r0, [r4, #0]
 800228a:	2301      	movs	r3, #1
 800228c:	f8cd 8000 	str.w	r8, [sp]
 8002290:	aa0a      	add	r2, sp, #40	; 0x28
 8002292:	f10d 010f 	add.w	r1, sp, #15
 8002296:	f006 f8e1 	bl	800845c <HAL_SPI_TransmitReceive>
 800229a:	2332      	movs	r3, #50	; 0x32
    for(int i = 0; i < 50; i++) __NOP();
 800229c:	bf00      	nop
 800229e:	3b01      	subs	r3, #1
 80022a0:	d1fc      	bne.n	800229c <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x134>
    HAL_SPI_TransmitReceive(_spi, &value, &response, 1, 1000);
 80022a2:	6820      	ldr	r0, [r4, #0]
 80022a4:	2301      	movs	r3, #1
 80022a6:	f8cd 8000 	str.w	r8, [sp]
 80022aa:	aa0a      	add	r2, sp, #40	; 0x28
 80022ac:	a907      	add	r1, sp, #28
 80022ae:	f006 f8d5 	bl	800845c <HAL_SPI_TransmitReceive>
 80022b2:	2314      	movs	r3, #20
    for(int i = 0; i < 20; i++) __NOP();
 80022b4:	bf00      	nop
 80022b6:	3b01      	subs	r3, #1
 80022b8:	d1fc      	bne.n	80022b4 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x14c>
    for(int i = 0; i < amt_write; ++i) {
 80022ba:	3601      	adds	r6, #1
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_SET);
 80022bc:	2201      	movs	r2, #1
 80022be:	88a1      	ldrh	r1, [r4, #4]
 80022c0:	68a0      	ldr	r0, [r4, #8]
 80022c2:	f003 fce7 	bl	8005c94 <HAL_GPIO_WritePin>
    for(int i = 0; i < amt_write; ++i) {
 80022c6:	42ae      	cmp	r6, r5
 80022c8:	d001      	beq.n	80022ce <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x166>
 80022ca:	9b04      	ldr	r3, [sp, #16]
 80022cc:	e7cd      	b.n	800226a <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x102>
    _send = true;
 80022ce:	2301      	movs	r3, #1
 80022d0:	f884 30ec 	strb.w	r3, [r4, #236]	; 0xec
    if (fl_clear) {
 80022d4:	b187      	cbz	r7, 80022f8 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x190>
 80022d6:	2270      	movs	r2, #112	; 0x70
 80022d8:	2100      	movs	r1, #0
 80022da:	f104 000c 	add.w	r0, r4, #12
 80022de:	f009 fbff 	bl	800bae0 <memset>
 80022e2:	2270      	movs	r2, #112	; 0x70
 80022e4:	2100      	movs	r1, #0
 80022e6:	f104 007c 	add.w	r0, r4, #124	; 0x7c
 80022ea:	f009 fbf9 	bl	800bae0 <memset>
    _send = false;
 80022ee:	2300      	movs	r3, #0
 80022f0:	9e04      	ldr	r6, [sp, #16]
 80022f2:	f884 30ec 	strb.w	r3, [r4, #236]	; 0xec
 80022f6:	e75e      	b.n	80021b6 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x4e>
 80022f8:	9e04      	ldr	r6, [sp, #16]
 80022fa:	e75c      	b.n	80021b6 <_ZN13LoRa_register14register_writeE13Address_fieldbb+0x4e>
	  _M_realloc_insert(end(), __x);
 80022fc:	f10d 020f 	add.w	r2, sp, #15
 8002300:	a807      	add	r0, sp, #28
 8002302:	f7ff fc6b 	bl	8001bdc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
 8002306:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800230a:	e78e      	b.n	800222a <_ZN13LoRa_register14register_writeE13Address_fieldbb+0xc2>

0800230c <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49>:
uint8_t LoRa_register::register_read(Address_field* fields, uint8_t amt_fields, bool update) {
 800230c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (_send)
 8002310:	f890 30ec 	ldrb.w	r3, [r0, #236]	; 0xec
uint8_t LoRa_register::register_read(Address_field* fields, uint8_t amt_fields, bool update) {
 8002314:	b0a5      	sub	sp, #148	; 0x94
 8002316:	4604      	mov	r4, r0
 8002318:	460e      	mov	r6, r1
 800231a:	4615      	mov	r5, r2
    if (_send)
 800231c:	b16b      	cbz	r3, 800233a <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x2e>
 800231e:	2270      	movs	r2, #112	; 0x70
 8002320:	2100      	movs	r1, #0
 8002322:	300c      	adds	r0, #12
 8002324:	f009 fbdc 	bl	800bae0 <memset>
 8002328:	2270      	movs	r2, #112	; 0x70
 800232a:	2100      	movs	r1, #0
 800232c:	f104 007c 	add.w	r0, r4, #124	; 0x7c
 8002330:	f009 fbd6 	bl	800bae0 <memset>
    _send = false;
 8002334:	2300      	movs	r3, #0
 8002336:	f884 30ec 	strb.w	r3, [r4, #236]	; 0xec
    if (update) {
 800233a:	2d00      	cmp	r5, #0
 800233c:	d036      	beq.n	80023ac <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0xa0>
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 800233e:	2500      	movs	r5, #0
 8002340:	e9cd 5505 	strd	r5, r5, [sp, #20]
 8002344:	9507      	str	r5, [sp, #28]
    if((fields == nullptr) || (amt_fields == 0))
 8002346:	2e00      	cmp	r6, #0
 8002348:	f000 808f 	beq.w	800246a <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x15e>
 800234c:	af08      	add	r7, sp, #32
 800234e:	4638      	mov	r0, r7
 8002350:	2270      	movs	r2, #112	; 0x70
 8002352:	4629      	mov	r1, r5
 8002354:	f009 fbc4 	bl	800bae0 <memset>
                reg_add[adr] = true;
 8002358:	f04f 0801 	mov.w	r8, #1
 800235c:	e000      	b.n	8002360 <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x54>
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 800235e:	3501      	adds	r5, #1
 8002360:	4630      	mov	r0, r6
 8002362:	f7fe fe9b 	bl	800109c <_ZN13Address_field13get_reg_countEv>
 8002366:	4285      	cmp	r5, r0
 8002368:	da77      	bge.n	800245a <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x14e>
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 800236a:	4630      	mov	r0, r6
 800236c:	f7fe fe94 	bl	8001098 <_ZN13Address_field13get_registersEv>
 8002370:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
 8002374:	f7fe fd9a 	bl	8000eac <_ZN8Register7addressEv>
            if(reg_add[adr] == false) {
 8002378:	aa24      	add	r2, sp, #144	; 0x90
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 800237a:	b2c0      	uxtb	r0, r0
            if(reg_add[adr] == false) {
 800237c:	4402      	add	r2, r0
 800237e:	f812 2c70 	ldrb.w	r2, [r2, #-112]
 8002382:	4603      	mov	r3, r0
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 8002384:	f88d 0013 	strb.w	r0, [sp, #19]
            if(reg_add[adr] == false) {
 8002388:	2a00      	cmp	r2, #0
 800238a:	d1e8      	bne.n	800235e <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x52>
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 800238c:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8002390:	4291      	cmp	r1, r2
 8002392:	d06f      	beq.n	8002474 <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x168>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002394:	b119      	cbz	r1, 800239e <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x92>
 8002396:	7008      	strb	r0, [r1, #0]
 8002398:	9906      	ldr	r1, [sp, #24]
 800239a:	f89d 3013 	ldrb.w	r3, [sp, #19]
	    ++this->_M_impl._M_finish;
 800239e:	3101      	adds	r1, #1
 80023a0:	9106      	str	r1, [sp, #24]
                reg_add[adr] = true;
 80023a2:	aa24      	add	r2, sp, #144	; 0x90
 80023a4:	4413      	add	r3, r2
 80023a6:	f803 8c70 	strb.w	r8, [r3, #-112]
 80023aa:	e7d8      	b.n	800235e <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x52>
        registers = check_missing_register(fields, amt_fields);
 80023ac:	af08      	add	r7, sp, #32
 80023ae:	4632      	mov	r2, r6
 80023b0:	4638      	mov	r0, r7
 80023b2:	4621      	mov	r1, r4
 80023b4:	f7ff fe5e 	bl	8002074 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51>
 80023b8:	9b08      	ldr	r3, [sp, #32]
 80023ba:	461a      	mov	r2, r3
 80023bc:	9303      	str	r3, [sp, #12]
 80023be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023c0:	1a9b      	subs	r3, r3, r2
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	9302      	str	r3, [sp, #8]
    for(int i = 0; i < amt_read; ++i) {
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d03e      	beq.n	8002448 <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x13c>
 80023ca:	f04f 0b00 	mov.w	fp, #0
    HAL_SPI_TransmitReceive(_spi, &address, &response, 1, 1000);
 80023ce:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 80023d2:	f04f 0a01 	mov.w	sl, #1
 80023d6:	9a03      	ldr	r2, [sp, #12]
 80023d8:	eb02 0903 	add.w	r9, r2, r3
 80023dc:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80023e0:	1e56      	subs	r6, r2, #1
        adr = registers[i];
 80023e2:	f816 5f01 	ldrb.w	r5, [r6, #1]!
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_RESET);
 80023e6:	2200      	movs	r2, #0
    return _single_transfer(address & 0x7f, 0x00);
 80023e8:	f005 037f 	and.w	r3, r5, #127	; 0x7f
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_RESET);
 80023ec:	88a1      	ldrh	r1, [r4, #4]
 80023ee:	68a0      	ldr	r0, [r4, #8]
 80023f0:	f88d 3013 	strb.w	r3, [sp, #19]
 80023f4:	f88d b014 	strb.w	fp, [sp, #20]
 80023f8:	f003 fc4c 	bl	8005c94 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(_spi, &address, &response, 1, 1000);
 80023fc:	6820      	ldr	r0, [r4, #0]
 80023fe:	2301      	movs	r3, #1
 8002400:	f8cd 8000 	str.w	r8, [sp]
 8002404:	463a      	mov	r2, r7
 8002406:	f10d 0113 	add.w	r1, sp, #19
 800240a:	f006 f827 	bl	800845c <HAL_SPI_TransmitReceive>
 800240e:	2332      	movs	r3, #50	; 0x32
    for(int i = 0; i < 50; i++) __NOP();
 8002410:	bf00      	nop
 8002412:	3b01      	subs	r3, #1
 8002414:	d1fc      	bne.n	8002410 <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x104>
    HAL_SPI_TransmitReceive(_spi, &value, &response, 1, 1000);
 8002416:	6820      	ldr	r0, [r4, #0]
 8002418:	2301      	movs	r3, #1
 800241a:	f8cd 8000 	str.w	r8, [sp]
 800241e:	463a      	mov	r2, r7
 8002420:	a905      	add	r1, sp, #20
 8002422:	f006 f81b 	bl	800845c <HAL_SPI_TransmitReceive>
 8002426:	2314      	movs	r3, #20
    for(int i = 0; i < 20; i++) __NOP();
 8002428:	bf00      	nop
 800242a:	3b01      	subs	r3, #1
 800242c:	d1fc      	bne.n	8002428 <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x11c>
    HAL_GPIO_WritePin(_nss_port, _nss_pin, GPIO_PIN_SET);
 800242e:	2201      	movs	r2, #1
 8002430:	88a1      	ldrh	r1, [r4, #4]
 8002432:	68a0      	ldr	r0, [r4, #8]
 8002434:	f003 fc2e 	bl	8005c94 <HAL_GPIO_WritePin>
    return response;
 8002438:	f89d 3020 	ldrb.w	r3, [sp, #32]
        _registers_data[adr] = _read_register(adr);
 800243c:	4425      	add	r5, r4
    for(int i = 0; i < amt_read; ++i) {
 800243e:	45b1      	cmp	r9, r6
        _registers_state[adr] = true;
 8002440:	f885 a07c 	strb.w	sl, [r5, #124]	; 0x7c
        _registers_data[adr] = _read_register(adr);
 8002444:	732b      	strb	r3, [r5, #12]
    for(int i = 0; i < amt_read; ++i) {
 8002446:	d1cc      	bne.n	80023e2 <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0xd6>
	if (__p)
 8002448:	9b03      	ldr	r3, [sp, #12]
 800244a:	b113      	cbz	r3, 8002452 <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x146>
	::operator delete(__p);
 800244c:	4618      	mov	r0, r3
 800244e:	f008 fab3 	bl	800a9b8 <_ZdlPv>
}
 8002452:	9802      	ldr	r0, [sp, #8]
 8002454:	b025      	add	sp, #148	; 0x94
 8002456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800245a:	9b05      	ldr	r3, [sp, #20]
 800245c:	461a      	mov	r2, r3
 800245e:	9303      	str	r3, [sp, #12]
 8002460:	9b06      	ldr	r3, [sp, #24]
 8002462:	1a9b      	subs	r3, r3, r2
 8002464:	b2db      	uxtb	r3, r3
 8002466:	9302      	str	r3, [sp, #8]
 8002468:	e7ad      	b.n	80023c6 <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0xba>
        registers = field_registers(fields, amt_fields);
 800246a:	9602      	str	r6, [sp, #8]
}
 800246c:	9802      	ldr	r0, [sp, #8]
 800246e:	b025      	add	sp, #148	; 0x94
 8002470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	  _M_realloc_insert(end(), __x);
 8002474:	f10d 0213 	add.w	r2, sp, #19
 8002478:	a805      	add	r0, sp, #20
 800247a:	f7ff fbaf 	bl	8001bdc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
 800247e:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8002482:	e78e      	b.n	80023a2 <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49+0x96>

08002484 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47>:
uint8_t LoRa_register::set_field_value(Address_field* fields, uint32_t* values, uint8_t amt) {
 8002484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002488:	468b      	mov	fp, r1
 800248a:	b0a9      	sub	sp, #164	; 0xa4
 800248c:	9202      	str	r2, [sp, #8]
    std::vector<uint8_t> missing_register = check_missing_register(fields, amt);
 800248e:	4601      	mov	r1, r0
 8002490:	465a      	mov	r2, fp
uint8_t LoRa_register::set_field_value(Address_field* fields, uint32_t* values, uint8_t amt) {
 8002492:	4682      	mov	sl, r0
    std::vector<uint8_t> missing_register = check_missing_register(fields, amt);
 8002494:	a806      	add	r0, sp, #24
 8002496:	f7ff fded 	bl	8002074 <_ZN13LoRa_register22check_missing_registerEP13Address_fieldh.constprop.51>
    if(missing_register.size() > 0) {
 800249a:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d113      	bne.n	80024ca <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x46>
        result = fields[i].set_value(values[i], _registers_data, LORA_DATA_SIZE);
 80024a2:	9b02      	ldr	r3, [sp, #8]
 80024a4:	f10a 020c 	add.w	r2, sl, #12
 80024a8:	6819      	ldr	r1, [r3, #0]
 80024aa:	4658      	mov	r0, fp
 80024ac:	2370      	movs	r3, #112	; 0x70
 80024ae:	f7fe fd89 	bl	8000fc4 <_ZN13Address_field9set_valueEmPhi>
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80024b2:	9b06      	ldr	r3, [sp, #24]
        if(result)
 80024b4:	f080 0001 	eor.w	r0, r0, #1
        ++amt_set_value;
 80024b8:	b2c4      	uxtb	r4, r0
	if (__p)
 80024ba:	b113      	cbz	r3, 80024c2 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x3e>
 80024bc:	4618      	mov	r0, r3
 80024be:	f008 fa7b 	bl	800a9b8 <_ZdlPv>
}
 80024c2:	4620      	mov	r0, r4
 80024c4:	b029      	add	sp, #164	; 0xa4
 80024c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 80024ca:	2100      	movs	r1, #0
 80024cc:	2270      	movs	r2, #112	; 0x70
 80024ce:	a80c      	add	r0, sp, #48	; 0x30
 80024d0:	e9cd 1109 	strd	r1, r1, [sp, #36]	; 0x24
 80024d4:	910b      	str	r1, [sp, #44]	; 0x2c
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 80024d6:	460d      	mov	r5, r1
 80024d8:	f009 fb02 	bl	800bae0 <memset>
 80024dc:	e016      	b.n	800250c <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x88>
            adr = fields[i].get_registers()[j].address();
 80024de:	4658      	mov	r0, fp
 80024e0:	f7fe fdda 	bl	8001098 <_ZN13Address_field13get_registersEv>
 80024e4:	00ee      	lsls	r6, r5, #3
 80024e6:	4430      	add	r0, r6
 80024e8:	f7fe fce0 	bl	8000eac <_ZN8Register7addressEv>
 80024ec:	4604      	mov	r4, r0
            reg_bit[adr] |= fields[i].get_registers()[j].mask();
 80024ee:	4658      	mov	r0, fp
 80024f0:	f7fe fdd2 	bl	8001098 <_ZN13Address_field13get_registersEv>
 80024f4:	4430      	add	r0, r6
 80024f6:	f7fe fcdb 	bl	8000eb0 <_ZN8Register4maskEv>
 80024fa:	aa28      	add	r2, sp, #160	; 0xa0
 80024fc:	b2e3      	uxtb	r3, r4
 80024fe:	4413      	add	r3, r2
 8002500:	f813 2c70 	ldrb.w	r2, [r3, #-112]
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 8002504:	3501      	adds	r5, #1
            reg_bit[adr] |= fields[i].get_registers()[j].mask();
 8002506:	4310      	orrs	r0, r2
 8002508:	f803 0c70 	strb.w	r0, [r3, #-112]
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 800250c:	4658      	mov	r0, fp
 800250e:	f7fe fdc5 	bl	800109c <_ZN13Address_field13get_reg_countEv>
 8002512:	4285      	cmp	r5, r0
 8002514:	dbe3      	blt.n	80024de <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x5a>
 8002516:	f04f 0900 	mov.w	r9, #0
 800251a:	464e      	mov	r6, r9
      { emplace_back(std::move(__x)); }
 800251c:	f8cd b00c 	str.w	fp, [sp, #12]
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 8002520:	464f      	mov	r7, r9
    for(int i = 0; i < LORA_DATA_SIZE; ++i) {
 8002522:	464c      	mov	r4, r9
 8002524:	f10d 052f 	add.w	r5, sp, #47	; 0x2f
      { emplace_back(std::move(__x)); }
 8002528:	46b3      	mov	fp, r6
 800252a:	e010      	b.n	800254e <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0xca>
            if ((reg_bit[i] == 0xFF) || (_registers_state[i] == true)) {
 800252c:	eb0a 0304 	add.w	r3, sl, r4
 8002530:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8002534:	b99b      	cbnz	r3, 800255e <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0xda>
 8002536:	f10d 0117 	add.w	r1, sp, #23
 800253a:	a809      	add	r0, sp, #36	; 0x24
                    reg_read->push_back(i);
 800253c:	f88d 2017 	strb.w	r2, [sp, #23]
                check_reg_read = true;
 8002540:	f04f 0b01 	mov.w	fp, #1
 8002544:	f7ff fa3a 	bl	80019bc <_ZNSt6vectorIhSaIhEE12emplace_backIJhEEEvDpOT_>
    for(int i = 0; i < LORA_DATA_SIZE; ++i) {
 8002548:	3401      	adds	r4, #1
 800254a:	2c70      	cmp	r4, #112	; 0x70
 800254c:	d010      	beq.n	8002570 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0xec>
        if (reg_bit[i] != 0x00) {
 800254e:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8002552:	46b8      	mov	r8, r7
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0f7      	beq.n	8002548 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0xc4>
            if ((reg_bit[i] == 0xFF) || (_registers_state[i] == true)) {
 8002558:	2bff      	cmp	r3, #255	; 0xff
 800255a:	b2e2      	uxtb	r2, r4
 800255c:	d1e6      	bne.n	800252c <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0xa8>
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 800255e:	45b1      	cmp	r9, r6
 8002560:	d023      	beq.n	80025aa <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x126>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002562:	b106      	cbz	r6, 8002566 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0xe2>
 8002564:	7032      	strb	r2, [r6, #0]
    for(int i = 0; i < LORA_DATA_SIZE; ++i) {
 8002566:	3401      	adds	r4, #1
 8002568:	2c70      	cmp	r4, #112	; 0x70
	    ++this->_M_impl._M_finish;
 800256a:	f106 0601 	add.w	r6, r6, #1
 800256e:	d1ee      	bne.n	800254e <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0xca>
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8002570:	eba6 0308 	sub.w	r3, r6, r8
        for(int i = 0; i < (int)reg_not_read.size(); ++i) {
 8002574:	2b00      	cmp	r3, #0
 8002576:	465c      	mov	r4, fp
 8002578:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800257c:	dd09      	ble.n	8002592 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x10e>
            _registers_state[reg_not_read[i]] = true;
 800257e:	2001      	movs	r0, #1
 8002580:	1e79      	subs	r1, r7, #1
 8002582:	440b      	add	r3, r1
 8002584:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8002588:	4452      	add	r2, sl
        for(int i = 0; i < (int)reg_not_read.size(); ++i) {
 800258a:	4299      	cmp	r1, r3
            _registers_state[reg_not_read[i]] = true;
 800258c:	f882 007c 	strb.w	r0, [r2, #124]	; 0x7c
        for(int i = 0; i < (int)reg_not_read.size(); ++i) {
 8002590:	d1f8      	bne.n	8002584 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x100>
        if(read_fields) {
 8002592:	bbbc      	cbnz	r4, 8002604 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x180>
	if (__p)
 8002594:	b117      	cbz	r7, 800259c <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x118>
	::operator delete(__p);
 8002596:	4638      	mov	r0, r7
 8002598:	f008 fa0e 	bl	800a9b8 <_ZdlPv>
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800259c:	9809      	ldr	r0, [sp, #36]	; 0x24
	if (__p)
 800259e:	2800      	cmp	r0, #0
 80025a0:	f43f af7f 	beq.w	80024a2 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x1e>
 80025a4:	f008 fa08 	bl	800a9b8 <_ZdlPv>
 80025a8:	e77b      	b.n	80024a2 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x1e>
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80025aa:	eba9 0607 	sub.w	r6, r9, r7
	if (max_size() - size() < __n)
 80025ae:	1c73      	adds	r3, r6, #1
 80025b0:	d02e      	beq.n	8002610 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x18c>
      if (__a < __b)
 80025b2:	b326      	cbz	r6, 80025fe <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x17a>
	const size_type __len = size() + std::max(size(), __n);
 80025b4:	ea4f 0946 	mov.w	r9, r6, lsl #1
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 80025b8:	454e      	cmp	r6, r9
 80025ba:	bf88      	it	hi
 80025bc:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80025c0:	4648      	mov	r0, r9
 80025c2:	9201      	str	r2, [sp, #4]
 80025c4:	f008 f9de 	bl	800a984 <_Znwj>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80025c8:	42f0      	cmn	r0, r6
 80025ca:	bf18      	it	ne
 80025cc:	9a01      	ldrne	r2, [sp, #4]
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80025ce:	4603      	mov	r3, r0
 80025d0:	4481      	add	r9, r0
 80025d2:	4680      	mov	r8, r0
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80025d4:	bf18      	it	ne
 80025d6:	5582      	strbne	r2, [r0, r6]
	  if (_Num)
 80025d8:	b91e      	cbnz	r6, 80025e2 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x15e>
	  ++__new_finish;
 80025da:	1c46      	adds	r6, r0, #1
	if (__p)
 80025dc:	b947      	cbnz	r7, 80025f0 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x16c>
                check_reg_read = true;
 80025de:	461f      	mov	r7, r3
 80025e0:	e7b2      	b.n	8002548 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0xc4>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80025e2:	4632      	mov	r2, r6
 80025e4:	4639      	mov	r1, r7
 80025e6:	f009 fa62 	bl	800baae <memmove>
 80025ea:	4603      	mov	r3, r0
 80025ec:	3601      	adds	r6, #1
 80025ee:	4406      	add	r6, r0
	::operator delete(__p);
 80025f0:	4638      	mov	r0, r7
 80025f2:	9301      	str	r3, [sp, #4]
 80025f4:	f008 f9e0 	bl	800a9b8 <_ZdlPv>
 80025f8:	9b01      	ldr	r3, [sp, #4]
 80025fa:	461f      	mov	r7, r3
 80025fc:	e7a4      	b.n	8002548 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0xc4>
	const size_type __len = size() + std::max(size(), __n);
 80025fe:	f04f 0901 	mov.w	r9, #1
 8002602:	e7dd      	b.n	80025c0 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x13c>
            register_read(fields, amt, false);
 8002604:	2200      	movs	r2, #0
 8002606:	4659      	mov	r1, fp
 8002608:	4650      	mov	r0, sl
 800260a:	f7ff fe7f 	bl	800230c <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49>
 800260e:	e7c1      	b.n	8002594 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x110>
	  __throw_length_error(__N(__s));
 8002610:	4801      	ldr	r0, [pc, #4]	; (8002618 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47+0x194>)
 8002612:	f008 f9d3 	bl	800a9bc <_ZSt20__throw_length_errorPKc>
 8002616:	bf00      	nop
 8002618:	0800bd20 	.word	0x0800bd20

0800261c <_ZN13LoRa_register15set_field_valueE13Address_fieldm>:
uint8_t LoRa_register::set_field_value(Address_field field, uint32_t value) {
 800261c:	b084      	sub	sp, #16
 800261e:	b510      	push	{r4, lr}
 8002620:	ac03      	add	r4, sp, #12
 8002622:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    return set_field_value(&field, &value, 1);
 8002626:	4621      	mov	r1, r4
 8002628:	aa0a      	add	r2, sp, #40	; 0x28
 800262a:	f7ff ff2b 	bl	8002484 <_ZN13LoRa_register15set_field_valueEP13Address_fieldPmh.constprop.47>
}
 800262e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002632:	b004      	add	sp, #16
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop

08002638 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb>:
uint8_t LoRa_register::get_field_value(Address_field field, uint32_t* value, bool read) {
 8002638:	b084      	sub	sp, #16
 800263a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 800263e:	2400      	movs	r4, #0
 8002640:	b0a1      	sub	sp, #132	; 0x84
 8002642:	ae29      	add	r6, sp, #164	; 0xa4
 8002644:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 8002648:	4607      	mov	r7, r0
 800264a:	4621      	mov	r1, r4
 800264c:	a804      	add	r0, sp, #16
 800264e:	2270      	movs	r2, #112	; 0x70
 8002650:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8002654:	9403      	str	r4, [sp, #12]
 8002656:	f89d 80c4 	ldrb.w	r8, [sp, #196]	; 0xc4
                reg_add[adr] = true;
 800265a:	f04f 0901 	mov.w	r9, #1
 800265e:	f009 fa3f 	bl	800bae0 <memset>
 8002662:	e000      	b.n	8002666 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0x2e>
        for(int j = 0; j < fields[i].get_reg_count(); ++j) {
 8002664:	3401      	adds	r4, #1
 8002666:	4630      	mov	r0, r6
 8002668:	f7fe fd18 	bl	800109c <_ZN13Address_field13get_reg_countEv>
 800266c:	4284      	cmp	r4, r0
 800266e:	da20      	bge.n	80026b2 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0x7a>
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 8002670:	4630      	mov	r0, r6
 8002672:	f7fe fd11 	bl	8001098 <_ZN13Address_field13get_registersEv>
 8002676:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800267a:	f7fe fc17 	bl	8000eac <_ZN8Register7addressEv>
            if(reg_add[adr] == false) {
 800267e:	aa20      	add	r2, sp, #128	; 0x80
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 8002680:	b2c0      	uxtb	r0, r0
            if(reg_add[adr] == false) {
 8002682:	4402      	add	r2, r0
 8002684:	f812 2c70 	ldrb.w	r2, [r2, #-112]
 8002688:	4603      	mov	r3, r0
            adr = (uint8_t)(fields[i].get_registers()[j].address() & 0xFF);
 800268a:	f88d 0003 	strb.w	r0, [sp, #3]
            if(reg_add[adr] == false) {
 800268e:	2a00      	cmp	r2, #0
 8002690:	d1e8      	bne.n	8002664 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0x2c>
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8002692:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8002696:	4291      	cmp	r1, r2
 8002698:	d04a      	beq.n	8002730 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xf8>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800269a:	b119      	cbz	r1, 80026a4 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0x6c>
 800269c:	7008      	strb	r0, [r1, #0]
 800269e:	9902      	ldr	r1, [sp, #8]
 80026a0:	f89d 3003 	ldrb.w	r3, [sp, #3]
	    ++this->_M_impl._M_finish;
 80026a4:	3101      	adds	r1, #1
 80026a6:	9102      	str	r1, [sp, #8]
                reg_add[adr] = true;
 80026a8:	aa20      	add	r2, sp, #128	; 0x80
 80026aa:	4413      	add	r3, r2
 80026ac:	f803 9c70 	strb.w	r9, [r3, #-112]
 80026b0:	e7d8      	b.n	8002664 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0x2c>
 80026b2:	e9dd 5901 	ldrd	r5, r9, [sp, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80026b6:	eba9 0305 	sub.w	r3, r9, r5
    for(int i = registers.size() - 1; i >= 0; --i) {
 80026ba:	3b01      	subs	r3, #1
 80026bc:	d418      	bmi.n	80026f0 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xb8>
 80026be:	18e8      	adds	r0, r5, r3
 80026c0:	e003      	b.n	80026ca <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0x92>
 80026c2:	1b63      	subs	r3, r4, r5
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	4620      	mov	r0, r4
 80026c8:	db12      	blt.n	80026f0 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xb8>
        if(_registers_state[registers[i]] != false) {
 80026ca:	7803      	ldrb	r3, [r0, #0]
 80026cc:	1e44      	subs	r4, r0, #1
 80026ce:	443b      	add	r3, r7
 80026d0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0f4      	beq.n	80026c2 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0x8a>
 80026d8:	1c41      	adds	r1, r0, #1
      if (__position + 1 != end())
 80026da:	4589      	cmp	r9, r1
 80026dc:	d002      	beq.n	80026e4 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xac>
	  if (_Num)
 80026de:	ebb9 0201 	subs.w	r2, r9, r1
 80026e2:	d122      	bne.n	800272a <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xf2>
    for(int i = registers.size() - 1; i >= 0; --i) {
 80026e4:	1b63      	subs	r3, r4, r5
 80026e6:	2b00      	cmp	r3, #0
      --this->_M_impl._M_finish;
 80026e8:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80026ec:	4620      	mov	r0, r4
 80026ee:	daec      	bge.n	80026ca <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0x92>
    if((check.size() != 0) || read) {
 80026f0:	454d      	cmp	r5, r9
 80026f2:	d114      	bne.n	800271e <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xe6>
 80026f4:	f1b8 0f00 	cmp.w	r8, #0
 80026f8:	d111      	bne.n	800271e <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xe6>
        values[i] = fields[i].get_value(_registers_data, LORA_DATA_SIZE);
 80026fa:	f107 010c 	add.w	r1, r7, #12
 80026fe:	4630      	mov	r0, r6
 8002700:	2270      	movs	r2, #112	; 0x70
 8002702:	f7fe fc21 	bl	8000f48 <_ZN13Address_field9get_valueEPhi>
 8002706:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8002708:	6018      	str	r0, [r3, #0]
	if (__p)
 800270a:	b115      	cbz	r5, 8002712 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xda>
	::operator delete(__p);
 800270c:	4628      	mov	r0, r5
 800270e:	f008 f953 	bl	800a9b8 <_ZdlPv>
}
 8002712:	2001      	movs	r0, #1
 8002714:	b021      	add	sp, #132	; 0x84
 8002716:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800271a:	b004      	add	sp, #16
 800271c:	4770      	bx	lr
        register_read(fields, amt, read);
 800271e:	4642      	mov	r2, r8
 8002720:	4631      	mov	r1, r6
 8002722:	4638      	mov	r0, r7
 8002724:	f7ff fdf2 	bl	800230c <_ZN13LoRa_register13register_readEP13Address_fieldhb.constprop.49>
 8002728:	e7e7      	b.n	80026fa <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xc2>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800272a:	f009 f9c0 	bl	800baae <memmove>
 800272e:	e7d9      	b.n	80026e4 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0xac>
	  _M_realloc_insert(end(), __x);
 8002730:	f10d 0203 	add.w	r2, sp, #3
 8002734:	a801      	add	r0, sp, #4
 8002736:	f7ff fa51 	bl	8001bdc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
 800273a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800273e:	e7b3      	b.n	80026a8 <_ZN13LoRa_register15get_field_valueE13Address_fieldPmb+0x70>

08002740 <_GLOBAL__sub_I_REG_FIFO>:
// ----- ----- -----  ----- ----- -----
//   ----- ----- ----- - - - - - - ----- ----- -----
Register
// --- --- ---   --- --- ---
// - REG_FIFO -
reg_fifo[1] = {Register(REG_FIFO, 8, 0)},
 8002740:	2300      	movs	r3, #0
    FifoRxByteAddrPtr, LowDataRateOptimize, AgcAutoOn, PpmCorrection, FreqError,
    RssiWideband, DetectionOptimize, InvertIQ, DetectionThreshold, SyncWord,
    Dio0Mapping, Dio1Mapping, Dio2Mapping, Dio3Mapping, Dio4Mapping, Dio5Mapping,
    Version, FastHopOn, TcxoInputOn, PaDac, FormerTemp, BitRateFrac, AgcReferenceLevel,
    AgcStep1, AgcStep2, AgcStep3, AgcStep4, AgcStep5, PllBandwidth
};
 8002742:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
reg_fifo[1] = {Register(REG_FIFO, 8, 0)},
 8002746:	f8df b494 	ldr.w	fp, [pc, #1172]	; 8002bdc <_GLOBAL__sub_I_REG_FIFO+0x49c>
};
 800274a:	b087      	sub	sp, #28
reg_fifo[1] = {Register(REG_FIFO, 8, 0)},
 800274c:	4619      	mov	r1, r3
 800274e:	4658      	mov	r0, fp
 8002750:	2208      	movs	r2, #8
 8002752:	f7fe fb5b 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_long_range_mode[1] = {Register(REG_OP_MODE, 1, 7)},
 8002756:	2201      	movs	r2, #1
 8002758:	f8df 9484 	ldr.w	r9, [pc, #1156]	; 8002be0 <_GLOBAL__sub_I_REG_FIFO+0x4a0>
 800275c:	4611      	mov	r1, r2
 800275e:	4648      	mov	r0, r9
 8002760:	2307      	movs	r3, #7
 8002762:	f7fe fb53 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_access_shared_reg[1] = {Register(REG_OP_MODE, 1, 6)},
 8002766:	2201      	movs	r2, #1
 8002768:	2306      	movs	r3, #6
 800276a:	4611      	mov	r1, r2
 800276c:	48dd      	ldr	r0, [pc, #884]	; (8002ae4 <_GLOBAL__sub_I_REG_FIFO+0x3a4>)
 800276e:	f7fe fb4d 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_low_frequency_mode_on[1] = {Register(REG_OP_MODE, 1, 3)},
 8002772:	2201      	movs	r2, #1
 8002774:	2303      	movs	r3, #3
 8002776:	4611      	mov	r1, r2
 8002778:	48db      	ldr	r0, [pc, #876]	; (8002ae8 <_GLOBAL__sub_I_REG_FIFO+0x3a8>)
 800277a:	f7fe fb47 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_mode[1] = {Register(REG_OP_MODE, 3, 0)},
 800277e:	2300      	movs	r3, #0
 8002780:	2203      	movs	r2, #3
 8002782:	2101      	movs	r1, #1
 8002784:	48d9      	ldr	r0, [pc, #868]	; (8002aec <_GLOBAL__sub_I_REG_FIFO+0x3ac>)
 8002786:	f7fe fb41 	bl	8000e0c <_ZN8RegisterC1Ethh>
              Register(REG_FRF_MSB, 8, 0)},
 800278a:	2208      	movs	r2, #8
 800278c:	4fd8      	ldr	r7, [pc, #864]	; (8002af0 <_GLOBAL__sub_I_REG_FIFO+0x3b0>)
 800278e:	4611      	mov	r1, r2
 8002790:	4638      	mov	r0, r7
 8002792:	2300      	movs	r3, #0
 8002794:	f7fe fb3a 	bl	8000e0c <_ZN8RegisterC1Ethh>
 8002798:	f107 0008 	add.w	r0, r7, #8
 800279c:	2300      	movs	r3, #0
 800279e:	2208      	movs	r2, #8
 80027a0:	2107      	movs	r1, #7
 80027a2:	f7fe fb33 	bl	8000e0c <_ZN8RegisterC1Ethh>
 80027a6:	f107 0010 	add.w	r0, r7, #16
 80027aa:	2300      	movs	r3, #0
 80027ac:	2208      	movs	r2, #8
 80027ae:	2106      	movs	r1, #6
 80027b0:	f7fe fb2c 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_pa_select[1] = {Register(REG_PA_CONFIG, 1, 7)},
 80027b4:	2307      	movs	r3, #7
 80027b6:	2201      	movs	r2, #1
 80027b8:	2109      	movs	r1, #9
 80027ba:	48ce      	ldr	r0, [pc, #824]	; (8002af4 <_GLOBAL__sub_I_REG_FIFO+0x3b4>)
 80027bc:	f7fe fb26 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_max_power[1] = {Register(REG_PA_CONFIG, 3, 4)},
 80027c0:	2304      	movs	r3, #4
 80027c2:	2203      	movs	r2, #3
 80027c4:	2109      	movs	r1, #9
 80027c6:	48cc      	ldr	r0, [pc, #816]	; (8002af8 <_GLOBAL__sub_I_REG_FIFO+0x3b8>)
 80027c8:	f7fe fb20 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_output_power[1] = {Register(REG_PA_CONFIG, 4, 0)},
 80027cc:	2300      	movs	r3, #0
 80027ce:	2204      	movs	r2, #4
 80027d0:	2109      	movs	r1, #9
 80027d2:	48ca      	ldr	r0, [pc, #808]	; (8002afc <_GLOBAL__sub_I_REG_FIFO+0x3bc>)
 80027d4:	f7fe fb1a 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_pa_ramp[1] = {Register(REG_PA_RAMP, 4, 0)},
 80027d8:	2300      	movs	r3, #0
 80027da:	2204      	movs	r2, #4
 80027dc:	210a      	movs	r1, #10
 80027de:	48c8      	ldr	r0, [pc, #800]	; (8002b00 <_GLOBAL__sub_I_REG_FIFO+0x3c0>)
 80027e0:	f7fe fb14 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_ocp_on[1] = {Register(REG_LR_OCP, 1, 5)},
 80027e4:	2305      	movs	r3, #5
 80027e6:	2201      	movs	r2, #1
 80027e8:	210b      	movs	r1, #11
 80027ea:	48c6      	ldr	r0, [pc, #792]	; (8002b04 <_GLOBAL__sub_I_REG_FIFO+0x3c4>)
 80027ec:	f7fe fb0e 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_lna_boost_lf[1] = {Register(REG_LNA, 2, 3)},
 80027f0:	f8df 83f0 	ldr.w	r8, [pc, #1008]	; 8002be4 <_GLOBAL__sub_I_REG_FIFO+0x4a4>
reg_ocp_trim[1] = {Register(REG_LR_OCP, 5, 0)},
 80027f4:	2300      	movs	r3, #0
 80027f6:	2205      	movs	r2, #5
 80027f8:	210b      	movs	r1, #11
 80027fa:	48c3      	ldr	r0, [pc, #780]	; (8002b08 <_GLOBAL__sub_I_REG_FIFO+0x3c8>)
 80027fc:	f7fe fb06 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_lna_gain[1] = {Register(REG_LNA, 3, 5)},
 8002800:	2305      	movs	r3, #5
 8002802:	2203      	movs	r2, #3
 8002804:	210c      	movs	r1, #12
 8002806:	48c1      	ldr	r0, [pc, #772]	; (8002b0c <_GLOBAL__sub_I_REG_FIFO+0x3cc>)
 8002808:	f7fe fb00 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_lna_boost_lf[1] = {Register(REG_LNA, 2, 3)},
 800280c:	4640      	mov	r0, r8
 800280e:	2303      	movs	r3, #3
 8002810:	2202      	movs	r2, #2
 8002812:	210c      	movs	r1, #12
 8002814:	f7fe fafa 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_lna_boost_hf[1] = {Register(REG_LNA, 2, 0)},
 8002818:	2300      	movs	r3, #0
 800281a:	2202      	movs	r2, #2
 800281c:	210c      	movs	r1, #12
 800281e:	48bc      	ldr	r0, [pc, #752]	; (8002b10 <_GLOBAL__sub_I_REG_FIFO+0x3d0>)
 8002820:	f7fe faf4 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fifo_addr_ptr[1] = {Register(REG_FIFO_ADDR_PTR, 8, 0)},
 8002824:	2300      	movs	r3, #0
 8002826:	2208      	movs	r2, #8
 8002828:	210d      	movs	r1, #13
 800282a:	48ba      	ldr	r0, [pc, #744]	; (8002b14 <_GLOBAL__sub_I_REG_FIFO+0x3d4>)
 800282c:	f7fe faee 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fifo_tx_base_addr[1] = {Register(REG_FIFO_TX_BASE_ADDR, 8, 0)},
 8002830:	2300      	movs	r3, #0
 8002832:	2208      	movs	r2, #8
 8002834:	210e      	movs	r1, #14
 8002836:	48b8      	ldr	r0, [pc, #736]	; (8002b18 <_GLOBAL__sub_I_REG_FIFO+0x3d8>)
 8002838:	f7fe fae8 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fifo_rx_base_addr[1] = {Register(REG_FIFO_RX_BASE_ADDR, 8, 0)},
 800283c:	2300      	movs	r3, #0
 800283e:	2208      	movs	r2, #8
 8002840:	210f      	movs	r1, #15
 8002842:	48b6      	ldr	r0, [pc, #728]	; (8002b1c <_GLOBAL__sub_I_REG_FIFO+0x3dc>)
 8002844:	f7fe fae2 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fifo_rx_current_addr[1] = {Register(REG_FIFO_RX_CURRENT_ADDR, 8, 0)},
 8002848:	2300      	movs	r3, #0
 800284a:	2208      	movs	r2, #8
 800284c:	2110      	movs	r1, #16
 800284e:	48b4      	ldr	r0, [pc, #720]	; (8002b20 <_GLOBAL__sub_I_REG_FIFO+0x3e0>)
 8002850:	f7fe fadc 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_rx_timeout_mask[1] = {Register(REG_IRQ_FLAGS_MASK, 1, 7)},
 8002854:	2307      	movs	r3, #7
 8002856:	2201      	movs	r2, #1
 8002858:	2111      	movs	r1, #17
 800285a:	48b2      	ldr	r0, [pc, #712]	; (8002b24 <_GLOBAL__sub_I_REG_FIFO+0x3e4>)
 800285c:	f7fe fad6 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_rx_done_mask[1] = {Register(REG_IRQ_FLAGS_MASK, 1, 6)},
 8002860:	2306      	movs	r3, #6
 8002862:	2201      	movs	r2, #1
 8002864:	2111      	movs	r1, #17
 8002866:	48b0      	ldr	r0, [pc, #704]	; (8002b28 <_GLOBAL__sub_I_REG_FIFO+0x3e8>)
 8002868:	f7fe fad0 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_payload_crc_error_mask[1] = {Register(REG_IRQ_FLAGS_MASK, 1, 5)},
 800286c:	2305      	movs	r3, #5
 800286e:	2201      	movs	r2, #1
 8002870:	2111      	movs	r1, #17
 8002872:	48ae      	ldr	r0, [pc, #696]	; (8002b2c <_GLOBAL__sub_I_REG_FIFO+0x3ec>)
 8002874:	f7fe faca 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_valid_header_mask[1] = {Register(REG_IRQ_FLAGS_MASK, 1, 4)},
 8002878:	2304      	movs	r3, #4
 800287a:	2201      	movs	r2, #1
 800287c:	2111      	movs	r1, #17
 800287e:	48ac      	ldr	r0, [pc, #688]	; (8002b30 <_GLOBAL__sub_I_REG_FIFO+0x3f0>)
 8002880:	f7fe fac4 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_tx_done_mask[1] = {Register(REG_IRQ_FLAGS_MASK, 1, 3)},
 8002884:	2303      	movs	r3, #3
 8002886:	2201      	movs	r2, #1
 8002888:	2111      	movs	r1, #17
 800288a:	48aa      	ldr	r0, [pc, #680]	; (8002b34 <_GLOBAL__sub_I_REG_FIFO+0x3f4>)
 800288c:	f7fe fabe 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_cad_done_mask[1] = {Register(REG_IRQ_FLAGS_MASK, 1, 2)},
 8002890:	2302      	movs	r3, #2
 8002892:	2201      	movs	r2, #1
 8002894:	2111      	movs	r1, #17
 8002896:	48a8      	ldr	r0, [pc, #672]	; (8002b38 <_GLOBAL__sub_I_REG_FIFO+0x3f8>)
 8002898:	f7fe fab8 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fhss_change_channel_mask[1] = {Register(REG_IRQ_FLAGS_MASK, 1, 1)},
 800289c:	2301      	movs	r3, #1
 800289e:	2111      	movs	r1, #17
 80028a0:	461a      	mov	r2, r3
 80028a2:	48a6      	ldr	r0, [pc, #664]	; (8002b3c <_GLOBAL__sub_I_REG_FIFO+0x3fc>)
 80028a4:	f7fe fab2 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_cad_detected_mask[1] = {Register(REG_IRQ_FLAGS_MASK, 1, 0)},
 80028a8:	2300      	movs	r3, #0
 80028aa:	2201      	movs	r2, #1
 80028ac:	2111      	movs	r1, #17
 80028ae:	48a4      	ldr	r0, [pc, #656]	; (8002b40 <_GLOBAL__sub_I_REG_FIFO+0x400>)
 80028b0:	f7fe faac 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_rx_timeout[1] = {Register(REG_IRQ_FLAGS, 1, 7)},
 80028b4:	2307      	movs	r3, #7
 80028b6:	2201      	movs	r2, #1
 80028b8:	2112      	movs	r1, #18
 80028ba:	48a2      	ldr	r0, [pc, #648]	; (8002b44 <_GLOBAL__sub_I_REG_FIFO+0x404>)
 80028bc:	f7fe faa6 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_rx_done[1] = {Register(REG_IRQ_FLAGS, 1, 6)},
 80028c0:	2306      	movs	r3, #6
 80028c2:	2201      	movs	r2, #1
 80028c4:	2112      	movs	r1, #18
 80028c6:	48a0      	ldr	r0, [pc, #640]	; (8002b48 <_GLOBAL__sub_I_REG_FIFO+0x408>)
 80028c8:	f7fe faa0 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_payload_crc_error[1] = {Register(REG_IRQ_FLAGS, 1, 5)},
 80028cc:	2305      	movs	r3, #5
 80028ce:	2201      	movs	r2, #1
 80028d0:	2112      	movs	r1, #18
 80028d2:	489e      	ldr	r0, [pc, #632]	; (8002b4c <_GLOBAL__sub_I_REG_FIFO+0x40c>)
 80028d4:	f7fe fa9a 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_valid_header[1] = {Register(REG_IRQ_FLAGS, 1, 4)},
 80028d8:	2304      	movs	r3, #4
 80028da:	2201      	movs	r2, #1
 80028dc:	2112      	movs	r1, #18
 80028de:	489c      	ldr	r0, [pc, #624]	; (8002b50 <_GLOBAL__sub_I_REG_FIFO+0x410>)
 80028e0:	f7fe fa94 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_tx_done[1] = {Register(REG_IRQ_FLAGS, 1, 3)},
 80028e4:	2303      	movs	r3, #3
 80028e6:	2201      	movs	r2, #1
 80028e8:	2112      	movs	r1, #18
 80028ea:	489a      	ldr	r0, [pc, #616]	; (8002b54 <_GLOBAL__sub_I_REG_FIFO+0x414>)
 80028ec:	f7fe fa8e 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_cad_done[1] = {Register(REG_IRQ_FLAGS, 1, 2)},
 80028f0:	2302      	movs	r3, #2
 80028f2:	2201      	movs	r2, #1
 80028f4:	2112      	movs	r1, #18
 80028f6:	4898      	ldr	r0, [pc, #608]	; (8002b58 <_GLOBAL__sub_I_REG_FIFO+0x418>)
 80028f8:	f7fe fa88 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fhss_change_channel[1] = {Register(REG_IRQ_FLAGS, 1, 1)},
 80028fc:	2301      	movs	r3, #1
 80028fe:	2112      	movs	r1, #18
 8002900:	461a      	mov	r2, r3
 8002902:	4896      	ldr	r0, [pc, #600]	; (8002b5c <_GLOBAL__sub_I_REG_FIFO+0x41c>)
 8002904:	f7fe fa82 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_cad_detected[1] = {Register(REG_IRQ_FLAGS, 1, 0)},
 8002908:	2300      	movs	r3, #0
 800290a:	2201      	movs	r2, #1
 800290c:	2112      	movs	r1, #18
 800290e:	4894      	ldr	r0, [pc, #592]	; (8002b60 <_GLOBAL__sub_I_REG_FIFO+0x420>)
 8002910:	f7fe fa7c 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fifo_rx_bytes_nb[1] = {Register(REG_RX_NB_BYTES, 8, 0)},
 8002914:	2300      	movs	r3, #0
 8002916:	2208      	movs	r2, #8
 8002918:	2113      	movs	r1, #19
 800291a:	4892      	ldr	r0, [pc, #584]	; (8002b64 <_GLOBAL__sub_I_REG_FIFO+0x424>)
 800291c:	f7fe fa76 	bl	8000e0c <_ZN8RegisterC1Ethh>
                           Register(REG_RX_HEADER_CNT_VALUE_MSB, 8, 0)},
 8002920:	2300      	movs	r3, #0
 8002922:	2208      	movs	r2, #8
 8002924:	2115      	movs	r1, #21
 8002926:	4890      	ldr	r0, [pc, #576]	; (8002b68 <_GLOBAL__sub_I_REG_FIFO+0x428>)
 8002928:	f7fe fa70 	bl	8000e0c <_ZN8RegisterC1Ethh>
 800292c:	4b8e      	ldr	r3, [pc, #568]	; (8002b68 <_GLOBAL__sub_I_REG_FIFO+0x428>)
                           Register(REG_RX_PACKET_CNT_VALUE_MSB, 8, 0)},
 800292e:	4c8f      	ldr	r4, [pc, #572]	; (8002b6c <_GLOBAL__sub_I_REG_FIFO+0x42c>)
                           Register(REG_RX_HEADER_CNT_VALUE_MSB, 8, 0)},
 8002930:	f103 0008 	add.w	r0, r3, #8
 8002934:	2208      	movs	r2, #8
 8002936:	2300      	movs	r3, #0
 8002938:	2114      	movs	r1, #20
 800293a:	f7fe fa67 	bl	8000e0c <_ZN8RegisterC1Ethh>
                           Register(REG_RX_PACKET_CNT_VALUE_MSB, 8, 0)},
 800293e:	4620      	mov	r0, r4
 8002940:	2300      	movs	r3, #0
 8002942:	2208      	movs	r2, #8
 8002944:	2117      	movs	r1, #23
 8002946:	f7fe fa61 	bl	8000e0c <_ZN8RegisterC1Ethh>
 800294a:	f104 0008 	add.w	r0, r4, #8
 800294e:	2300      	movs	r3, #0
 8002950:	2208      	movs	r2, #8
 8002952:	2116      	movs	r1, #22
 8002954:	f7fe fa5a 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_rx_coding_rate[1] = {Register(REG_MODEM_STAT, 3, 5)},
 8002958:	2305      	movs	r3, #5
 800295a:	2203      	movs	r2, #3
 800295c:	2118      	movs	r1, #24
 800295e:	4884      	ldr	r0, [pc, #528]	; (8002b70 <_GLOBAL__sub_I_REG_FIFO+0x430>)
 8002960:	f7fe fa54 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_modem_status[1] = {Register(REG_MODEM_STAT, 5, 0)},
 8002964:	2300      	movs	r3, #0
 8002966:	2205      	movs	r2, #5
 8002968:	2118      	movs	r1, #24
 800296a:	4882      	ldr	r0, [pc, #520]	; (8002b74 <_GLOBAL__sub_I_REG_FIFO+0x434>)
 800296c:	f7fe fa4e 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_packet_snr[1] = {Register(REG_PKT_SNR_VALUE, 8, 0)},
 8002970:	2300      	movs	r3, #0
 8002972:	2208      	movs	r2, #8
 8002974:	2119      	movs	r1, #25
 8002976:	4880      	ldr	r0, [pc, #512]	; (8002b78 <_GLOBAL__sub_I_REG_FIFO+0x438>)
 8002978:	f7fe fa48 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_packet_rssi[1] = {Register(REG_PKT_RSSI_VALUE, 8, 0)},
 800297c:	2300      	movs	r3, #0
 800297e:	2208      	movs	r2, #8
 8002980:	211a      	movs	r1, #26
 8002982:	487e      	ldr	r0, [pc, #504]	; (8002b7c <_GLOBAL__sub_I_REG_FIFO+0x43c>)
 8002984:	f7fe fa42 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_rssi[1] = {Register(REG_RSSI_VALUE, 8, 0)},
 8002988:	2300      	movs	r3, #0
 800298a:	2208      	movs	r2, #8
 800298c:	211b      	movs	r1, #27
 800298e:	487c      	ldr	r0, [pc, #496]	; (8002b80 <_GLOBAL__sub_I_REG_FIFO+0x440>)
 8002990:	f7fe fa3c 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_pll_timeout[1] = {Register(REG_HOP_CHANNEL, 1, 7)},
 8002994:	2307      	movs	r3, #7
 8002996:	2201      	movs	r2, #1
 8002998:	211c      	movs	r1, #28
 800299a:	487a      	ldr	r0, [pc, #488]	; (8002b84 <_GLOBAL__sub_I_REG_FIFO+0x444>)
 800299c:	f7fe fa36 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_crc_on_payload[1] = {Register(REG_HOP_CHANNEL, 1, 6)},
 80029a0:	2306      	movs	r3, #6
 80029a2:	2201      	movs	r2, #1
 80029a4:	211c      	movs	r1, #28
 80029a6:	4878      	ldr	r0, [pc, #480]	; (8002b88 <_GLOBAL__sub_I_REG_FIFO+0x448>)
 80029a8:	f7fe fa30 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fhss_present_channel[1] = {Register(REG_HOP_CHANNEL, 6, 0)},
 80029ac:	2300      	movs	r3, #0
 80029ae:	2206      	movs	r2, #6
 80029b0:	211c      	movs	r1, #28
 80029b2:	4876      	ldr	r0, [pc, #472]	; (8002b8c <_GLOBAL__sub_I_REG_FIFO+0x44c>)
 80029b4:	f7fe fa2a 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_bw[1] = {Register(REG_MODEM_CONFIG_1, 4, 4)},
 80029b8:	2304      	movs	r3, #4
 80029ba:	211d      	movs	r1, #29
 80029bc:	461a      	mov	r2, r3
 80029be:	4874      	ldr	r0, [pc, #464]	; (8002b90 <_GLOBAL__sub_I_REG_FIFO+0x450>)
 80029c0:	f7fe fa24 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_coding_rate[1] = {Register(REG_MODEM_CONFIG_1, 3, 1)},
 80029c4:	2301      	movs	r3, #1
 80029c6:	2203      	movs	r2, #3
 80029c8:	211d      	movs	r1, #29
 80029ca:	4872      	ldr	r0, [pc, #456]	; (8002b94 <_GLOBAL__sub_I_REG_FIFO+0x454>)
 80029cc:	f7fe fa1e 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_implicit_header_mode_on[1] = {Register(REG_MODEM_CONFIG_1, 1, 0)},
 80029d0:	2300      	movs	r3, #0
 80029d2:	2201      	movs	r2, #1
 80029d4:	211d      	movs	r1, #29
 80029d6:	4870      	ldr	r0, [pc, #448]	; (8002b98 <_GLOBAL__sub_I_REG_FIFO+0x458>)
 80029d8:	f7fe fa18 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_spreading_factor[1] = {Register(REG_MODEM_CONFIG_2, 4, 4)},
 80029dc:	2304      	movs	r3, #4
 80029de:	211e      	movs	r1, #30
 80029e0:	461a      	mov	r2, r3
 80029e2:	486e      	ldr	r0, [pc, #440]	; (8002b9c <_GLOBAL__sub_I_REG_FIFO+0x45c>)
 80029e4:	f7fe fa12 	bl	8000e0c <_ZN8RegisterC1Ethh>
                       Register(REG_MODEM_CONFIG_2, 2, 0)},
 80029e8:	4d6d      	ldr	r5, [pc, #436]	; (8002ba0 <_GLOBAL__sub_I_REG_FIFO+0x460>)
reg_tx_continuous_mode[1] = {Register(REG_MODEM_CONFIG_2, 1, 3)},
 80029ea:	2303      	movs	r3, #3
 80029ec:	2201      	movs	r2, #1
 80029ee:	211e      	movs	r1, #30
 80029f0:	486c      	ldr	r0, [pc, #432]	; (8002ba4 <_GLOBAL__sub_I_REG_FIFO+0x464>)
 80029f2:	f7fe fa0b 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_rx_payload_crc_on[1] = {Register(REG_MODEM_CONFIG_2, 1, 2)},
 80029f6:	2302      	movs	r3, #2
 80029f8:	2201      	movs	r2, #1
 80029fa:	211e      	movs	r1, #30
 80029fc:	486a      	ldr	r0, [pc, #424]	; (8002ba8 <_GLOBAL__sub_I_REG_FIFO+0x468>)
 80029fe:	f7fe fa05 	bl	8000e0c <_ZN8RegisterC1Ethh>
                          Register(REG_PREAMBLE_MSB, 8, 0)},
 8002a02:	4c6a      	ldr	r4, [pc, #424]	; (8002bac <_GLOBAL__sub_I_REG_FIFO+0x46c>)
                       Register(REG_MODEM_CONFIG_2, 2, 0)},
 8002a04:	4628      	mov	r0, r5
 8002a06:	2300      	movs	r3, #0
 8002a08:	2208      	movs	r2, #8
 8002a0a:	211f      	movs	r1, #31
 8002a0c:	f7fe f9fe 	bl	8000e0c <_ZN8RegisterC1Ethh>
 8002a10:	f105 0008 	add.w	r0, r5, #8
 8002a14:	2300      	movs	r3, #0
 8002a16:	2202      	movs	r2, #2
 8002a18:	211e      	movs	r1, #30
 8002a1a:	f7fe f9f7 	bl	8000e0c <_ZN8RegisterC1Ethh>
                          Register(REG_PREAMBLE_MSB, 8, 0)},
 8002a1e:	4620      	mov	r0, r4
 8002a20:	2300      	movs	r3, #0
 8002a22:	2208      	movs	r2, #8
 8002a24:	2121      	movs	r1, #33	; 0x21
 8002a26:	f7fe f9f1 	bl	8000e0c <_ZN8RegisterC1Ethh>
 8002a2a:	f104 0008 	add.w	r0, r4, #8
 8002a2e:	2300      	movs	r3, #0
 8002a30:	2208      	movs	r2, #8
 8002a32:	2120      	movs	r1, #32
 8002a34:	f7fe f9ea 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_payload_length[1] = {Register(REG_PAYLOAD_LENGTH, 8, 0)},
 8002a38:	2300      	movs	r3, #0
 8002a3a:	2208      	movs	r2, #8
 8002a3c:	2122      	movs	r1, #34	; 0x22
 8002a3e:	485c      	ldr	r0, [pc, #368]	; (8002bb0 <_GLOBAL__sub_I_REG_FIFO+0x470>)
 8002a40:	f7fe f9e4 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_payload_max_length[1] = {Register(REG_MAX_PAYLOAD_LENGTH, 8, 0)},
 8002a44:	2300      	movs	r3, #0
 8002a46:	2208      	movs	r2, #8
 8002a48:	2123      	movs	r1, #35	; 0x23
 8002a4a:	485a      	ldr	r0, [pc, #360]	; (8002bb4 <_GLOBAL__sub_I_REG_FIFO+0x474>)
 8002a4c:	f7fe f9de 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_freq_hopping_period[1] = {Register(REG_HOP_PERIOD, 8, 0)},
 8002a50:	2300      	movs	r3, #0
 8002a52:	2208      	movs	r2, #8
 8002a54:	2124      	movs	r1, #36	; 0x24
 8002a56:	4858      	ldr	r0, [pc, #352]	; (8002bb8 <_GLOBAL__sub_I_REG_FIFO+0x478>)
 8002a58:	f7fe f9d8 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fifo_rx_byte_addr_ptr[1] = {Register(REG_FIFI_RX_BYTE_ADDR, 8, 0)},
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	2208      	movs	r2, #8
 8002a60:	2125      	movs	r1, #37	; 0x25
 8002a62:	4856      	ldr	r0, [pc, #344]	; (8002bbc <_GLOBAL__sub_I_REG_FIFO+0x47c>)
 8002a64:	f7fe f9d2 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_low_data_rate_optimize[1] = {Register(REG_MODEM_CONFIG_3, 1, 3)},
 8002a68:	2303      	movs	r3, #3
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	2126      	movs	r1, #38	; 0x26
 8002a6e:	4854      	ldr	r0, [pc, #336]	; (8002bc0 <_GLOBAL__sub_I_REG_FIFO+0x480>)
 8002a70:	f7fe f9cc 	bl	8000e0c <_ZN8RegisterC1Ethh>
                     Register(REG_FEI_MSB, 4, 0)},
 8002a74:	4c53      	ldr	r4, [pc, #332]	; (8002bc4 <_GLOBAL__sub_I_REG_FIFO+0x484>)
reg_agc_auto_on[1] = {Register(REG_MODEM_CONFIG_3, 1, 2)},
 8002a76:	2302      	movs	r3, #2
 8002a78:	2201      	movs	r2, #1
 8002a7a:	2126      	movs	r1, #38	; 0x26
 8002a7c:	4852      	ldr	r0, [pc, #328]	; (8002bc8 <_GLOBAL__sub_I_REG_FIFO+0x488>)
 8002a7e:	f7fe f9c5 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_ppm_correction[1] = {Register(REG_PPM_CORRECTION, 8, 0)},
 8002a82:	2300      	movs	r3, #0
 8002a84:	2208      	movs	r2, #8
 8002a86:	2127      	movs	r1, #39	; 0x27
 8002a88:	4850      	ldr	r0, [pc, #320]	; (8002bcc <_GLOBAL__sub_I_REG_FIFO+0x48c>)
 8002a8a:	f7fe f9bf 	bl	8000e0c <_ZN8RegisterC1Ethh>
                     Register(REG_FEI_MSB, 4, 0)},
 8002a8e:	4620      	mov	r0, r4
 8002a90:	2300      	movs	r3, #0
 8002a92:	2208      	movs	r2, #8
 8002a94:	212a      	movs	r1, #42	; 0x2a
 8002a96:	f7fe f9b9 	bl	8000e0c <_ZN8RegisterC1Ethh>
 8002a9a:	f104 0008 	add.w	r0, r4, #8
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	2208      	movs	r2, #8
 8002aa2:	2129      	movs	r1, #41	; 0x29
 8002aa4:	f7fe f9b2 	bl	8000e0c <_ZN8RegisterC1Ethh>
 8002aa8:	f104 0010 	add.w	r0, r4, #16
 8002aac:	2300      	movs	r3, #0
 8002aae:	2204      	movs	r2, #4
 8002ab0:	2128      	movs	r1, #40	; 0x28
 8002ab2:	f7fe f9ab 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_rssi_wideband[1] = {Register(REG_RSSI_WIDEBAND, 8, 0)},
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	2208      	movs	r2, #8
 8002aba:	212c      	movs	r1, #44	; 0x2c
 8002abc:	4844      	ldr	r0, [pc, #272]	; (8002bd0 <_GLOBAL__sub_I_REG_FIFO+0x490>)
 8002abe:	f7fe f9a5 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_detection_optimize[1] = {Register(REG_DETECTION_OPTIMIZE, 3, 0)},
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	2203      	movs	r2, #3
 8002ac6:	2131      	movs	r1, #49	; 0x31
 8002ac8:	4842      	ldr	r0, [pc, #264]	; (8002bd4 <_GLOBAL__sub_I_REG_FIFO+0x494>)
 8002aca:	f7fe f99f 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_invert_iq[1] = {Register(REG_INVERT_IQ, 1, 6)},
 8002ace:	2306      	movs	r3, #6
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	2133      	movs	r1, #51	; 0x33
 8002ad4:	4840      	ldr	r0, [pc, #256]	; (8002bd8 <_GLOBAL__sub_I_REG_FIFO+0x498>)
 8002ad6:	f7fe f999 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_detection_threshold[1] = {Register(REG_DETECTION_THRESHOLD, 8, 0)},
 8002ada:	2300      	movs	r3, #0
 8002adc:	2208      	movs	r2, #8
 8002ade:	2137      	movs	r1, #55	; 0x37
 8002ae0:	e082      	b.n	8002be8 <_GLOBAL__sub_I_REG_FIFO+0x4a8>
 8002ae2:	bf00      	nop
 8002ae4:	20001604 	.word	0x20001604
 8002ae8:	20001794 	.word	0x20001794
 8002aec:	200017ac 	.word	0x200017ac
 8002af0:	20001744 	.word	0x20001744
 8002af4:	200017e4 	.word	0x200017e4
 8002af8:	200017a4 	.word	0x200017a4
 8002afc:	200017cc 	.word	0x200017cc
 8002b00:	200017dc 	.word	0x200017dc
 8002b04:	200017bc 	.word	0x200017bc
 8002b08:	200017c4 	.word	0x200017c4
 8002b0c:	2000177c 	.word	0x2000177c
 8002b10:	2000176c 	.word	0x2000176c
 8002b14:	200016ec 	.word	0x200016ec
 8002b18:	20001714 	.word	0x20001714
 8002b1c:	200016f4 	.word	0x200016f4
 8002b20:	2000170c 	.word	0x2000170c
 8002b24:	2000187c 	.word	0x2000187c
 8002b28:	20001864 	.word	0x20001864
 8002b2c:	20001804 	.word	0x20001804
 8002b30:	200018dc 	.word	0x200018dc
 8002b34:	200018bc 	.word	0x200018bc
 8002b38:	2000166c 	.word	0x2000166c
 8002b3c:	200016d4 	.word	0x200016d4
 8002b40:	2000165c 	.word	0x2000165c
 8002b44:	20001874 	.word	0x20001874
 8002b48:	2000185c 	.word	0x2000185c
 8002b4c:	200017fc 	.word	0x200017fc
 8002b50:	200018c4 	.word	0x200018c4
 8002b54:	200018b4 	.word	0x200018b4
 8002b58:	20001664 	.word	0x20001664
 8002b5c:	200016cc 	.word	0x200016cc
 8002b60:	20001654 	.word	0x20001654
 8002b64:	20001704 	.word	0x20001704
 8002b68:	200018cc 	.word	0x200018cc
 8002b6c:	200018e4 	.word	0x200018e4
 8002b70:	20001854 	.word	0x20001854
 8002b74:	200017b4 	.word	0x200017b4
 8002b78:	200017f4 	.word	0x200017f4
 8002b7c:	200017ec 	.word	0x200017ec
 8002b80:	20001844 	.word	0x20001844
 8002b84:	20001824 	.word	0x20001824
 8002b88:	2000167c 	.word	0x2000167c
 8002b8c:	200016dc 	.word	0x200016dc
 8002b90:	2000164c 	.word	0x2000164c
 8002b94:	20001674 	.word	0x20001674
 8002b98:	2000175c 	.word	0x2000175c
 8002b9c:	20001884 	.word	0x20001884
 8002ba0:	2000188c 	.word	0x2000188c
 8002ba4:	200018ac 	.word	0x200018ac
 8002ba8:	2000186c 	.word	0x2000186c
 8002bac:	20001834 	.word	0x20001834
 8002bb0:	2000180c 	.word	0x2000180c
 8002bb4:	20001814 	.word	0x20001814
 8002bb8:	2000173c 	.word	0x2000173c
 8002bbc:	200016fc 	.word	0x200016fc
 8002bc0:	2000178c 	.word	0x2000178c
 8002bc4:	20001724 	.word	0x20001724
 8002bc8:	2000160c 	.word	0x2000160c
 8002bcc:	2000182c 	.word	0x2000182c
 8002bd0:	2000184c 	.word	0x2000184c
 8002bd4:	20001684 	.word	0x20001684
 8002bd8:	20001764 	.word	0x20001764
 8002bdc:	200016e4 	.word	0x200016e4
 8002be0:	20001784 	.word	0x20001784
 8002be4:	20001774 	.word	0x20001774
 8002be8:	48cd      	ldr	r0, [pc, #820]	; (8002f20 <_GLOBAL__sub_I_REG_FIFO+0x7e0>)
 8002bea:	f7fe f90f 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_sync_word[1] = {Register(REG_SYNC_WORD, 8, 0)},  // , reserved_value=[0x34])
 8002bee:	2300      	movs	r3, #0
 8002bf0:	2208      	movs	r2, #8
 8002bf2:	2139      	movs	r1, #57	; 0x39
 8002bf4:	48cb      	ldr	r0, [pc, #812]	; (8002f24 <_GLOBAL__sub_I_REG_FIFO+0x7e4>)
 8002bf6:	f7fe f909 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_dio0_mapping[1] = {Register(REG_DIO_MAPPING_1, 2, 6)},
 8002bfa:	2306      	movs	r3, #6
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	2140      	movs	r1, #64	; 0x40
 8002c00:	48c9      	ldr	r0, [pc, #804]	; (8002f28 <_GLOBAL__sub_I_REG_FIFO+0x7e8>)
 8002c02:	f7fe f903 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_dio1_mapping[1] = {Register(REG_DIO_MAPPING_1, 2, 4)},
 8002c06:	2304      	movs	r3, #4
 8002c08:	2202      	movs	r2, #2
 8002c0a:	2140      	movs	r1, #64	; 0x40
 8002c0c:	48c7      	ldr	r0, [pc, #796]	; (8002f2c <_GLOBAL__sub_I_REG_FIFO+0x7ec>)
 8002c0e:	f7fe f8fd 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_dio2_mapping[1] = {Register(REG_DIO_MAPPING_1, 2, 2)},
 8002c12:	2302      	movs	r3, #2
 8002c14:	2140      	movs	r1, #64	; 0x40
 8002c16:	461a      	mov	r2, r3
 8002c18:	48c5      	ldr	r0, [pc, #788]	; (8002f30 <_GLOBAL__sub_I_REG_FIFO+0x7f0>)
 8002c1a:	f7fe f8f7 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_dio3_mapping[1] = {Register(REG_DIO_MAPPING_1, 2, 0)},
 8002c1e:	2300      	movs	r3, #0
 8002c20:	2202      	movs	r2, #2
 8002c22:	2140      	movs	r1, #64	; 0x40
 8002c24:	48c3      	ldr	r0, [pc, #780]	; (8002f34 <_GLOBAL__sub_I_REG_FIFO+0x7f4>)
 8002c26:	f7fe f8f1 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_dio4_mapping[1] = {Register(REG_DIO_MAPPING_2, 2, 6)},
 8002c2a:	2306      	movs	r3, #6
 8002c2c:	2202      	movs	r2, #2
 8002c2e:	2141      	movs	r1, #65	; 0x41
 8002c30:	48c1      	ldr	r0, [pc, #772]	; (8002f38 <_GLOBAL__sub_I_REG_FIFO+0x7f8>)
 8002c32:	f7fe f8eb 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_dio5_mapping[1] = {Register(REG_DIO_MAPPING_2, 2, 4)},
 8002c36:	2304      	movs	r3, #4
 8002c38:	2202      	movs	r2, #2
 8002c3a:	2141      	movs	r1, #65	; 0x41
 8002c3c:	48bf      	ldr	r0, [pc, #764]	; (8002f3c <_GLOBAL__sub_I_REG_FIFO+0x7fc>)
 8002c3e:	f7fe f8e5 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_map_preamble_detect[1] = {Register(REG_DIO_MAPPING_2, 1, 0)},
 8002c42:	2300      	movs	r3, #0
 8002c44:	2201      	movs	r2, #1
 8002c46:	2141      	movs	r1, #65	; 0x41
 8002c48:	48bd      	ldr	r0, [pc, #756]	; (8002f40 <_GLOBAL__sub_I_REG_FIFO+0x800>)
 8002c4a:	f7fe f8df 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_version[1] = {Register(REG_VERSION, 8, 0)},
 8002c4e:	2300      	movs	r3, #0
 8002c50:	2208      	movs	r2, #8
 8002c52:	2142      	movs	r1, #66	; 0x42
 8002c54:	48bb      	ldr	r0, [pc, #748]	; (8002f44 <_GLOBAL__sub_I_REG_FIFO+0x804>)
 8002c56:	f7fe f8d9 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_fast_hop_on[1] = {Register(REG_PLL_HOP, 1, 7)},
 8002c5a:	2307      	movs	r3, #7
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	2144      	movs	r1, #68	; 0x44
 8002c60:	48b9      	ldr	r0, [pc, #740]	; (8002f48 <_GLOBAL__sub_I_REG_FIFO+0x808>)
 8002c62:	f7fe f8d3 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_tcxo_input_on[1] = {Register(REG_TCXO, 1, 4)},
 8002c66:	2304      	movs	r3, #4
 8002c68:	2201      	movs	r2, #1
 8002c6a:	214b      	movs	r1, #75	; 0x4b
 8002c6c:	48b7      	ldr	r0, [pc, #732]	; (8002f4c <_GLOBAL__sub_I_REG_FIFO+0x80c>)
 8002c6e:	f7fe f8cd 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_pa_dac[1] = {Register(REG_PA_DAC, 3, 0)},
 8002c72:	2300      	movs	r3, #0
 8002c74:	2203      	movs	r2, #3
 8002c76:	214d      	movs	r1, #77	; 0x4d
 8002c78:	48b5      	ldr	r0, [pc, #724]	; (8002f50 <_GLOBAL__sub_I_REG_FIFO+0x810>)
 8002c7a:	f7fe f8c7 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_former_temp[1] = {Register(REG_FORMER_TEMP, 8, 0)},
 8002c7e:	2300      	movs	r3, #0
 8002c80:	2208      	movs	r2, #8
 8002c82:	215b      	movs	r1, #91	; 0x5b
 8002c84:	48b3      	ldr	r0, [pc, #716]	; (8002f54 <_GLOBAL__sub_I_REG_FIFO+0x814>)
 8002c86:	f7fe f8c1 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_bit_rate_frac[1] = {Register(REG_BITRATE_FRAC, 4, 0)},
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	2204      	movs	r2, #4
 8002c8e:	215d      	movs	r1, #93	; 0x5d
 8002c90:	48b1      	ldr	r0, [pc, #708]	; (8002f58 <_GLOBAL__sub_I_REG_FIFO+0x818>)
 8002c92:	f7fe f8bb 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_agc_reference_level[1] = {Register(REG_AGC_REF, 6, 0)},
 8002c96:	2300      	movs	r3, #0
 8002c98:	2206      	movs	r2, #6
 8002c9a:	2161      	movs	r1, #97	; 0x61
 8002c9c:	48af      	ldr	r0, [pc, #700]	; (8002f5c <_GLOBAL__sub_I_REG_FIFO+0x81c>)
 8002c9e:	f7fe f8b5 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_agc_step1[1] = {Register(REG_AGC_THRESH_1, 5, 0)},
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	2205      	movs	r2, #5
 8002ca6:	2162      	movs	r1, #98	; 0x62
 8002ca8:	48ad      	ldr	r0, [pc, #692]	; (8002f60 <_GLOBAL__sub_I_REG_FIFO+0x820>)
 8002caa:	f7fe f8af 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_agc_step2[1] = {Register(REG_AGC_THRESH_2, 4, 4)},
 8002cae:	2304      	movs	r3, #4
 8002cb0:	2163      	movs	r1, #99	; 0x63
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	48ab      	ldr	r0, [pc, #684]	; (8002f64 <_GLOBAL__sub_I_REG_FIFO+0x824>)
 8002cb6:	f7fe f8a9 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_agc_step3[1] = {Register(REG_AGC_THRESH_2, 4, 0)},
 8002cba:	2300      	movs	r3, #0
 8002cbc:	2204      	movs	r2, #4
 8002cbe:	2163      	movs	r1, #99	; 0x63
 8002cc0:	48a9      	ldr	r0, [pc, #676]	; (8002f68 <_GLOBAL__sub_I_REG_FIFO+0x828>)
 8002cc2:	f7fe f8a3 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_agc_step4[1] = {Register(REG_AGC_THRESH_3, 4, 4)},
 8002cc6:	2304      	movs	r3, #4
Fifo(reg_fifo, 1, false, 'w', 0x00, 0xFF),
 8002cc8:	2400      	movs	r4, #0
LongRangeMode(reg_long_range_mode, 1, false, 'w', 0x00, 0x01),
 8002cca:	2501      	movs	r5, #1
Fifo(reg_fifo, 1, false, 'w', 0x00, 0xFF),
 8002ccc:	2677      	movs	r6, #119	; 0x77
 8002cce:	f04f 0aff 	mov.w	sl, #255	; 0xff
reg_agc_step4[1] = {Register(REG_AGC_THRESH_3, 4, 4)},
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	2164      	movs	r1, #100	; 0x64
 8002cd6:	48a5      	ldr	r0, [pc, #660]	; (8002f6c <_GLOBAL__sub_I_REG_FIFO+0x82c>)
 8002cd8:	f7fe f898 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_agc_step5[1] = {Register(REG_AGC_THRESH_3, 4, 0)},
 8002cdc:	4623      	mov	r3, r4
 8002cde:	2204      	movs	r2, #4
 8002ce0:	2164      	movs	r1, #100	; 0x64
 8002ce2:	48a3      	ldr	r0, [pc, #652]	; (8002f70 <_GLOBAL__sub_I_REG_FIFO+0x830>)
 8002ce4:	f7fe f892 	bl	8000e0c <_ZN8RegisterC1Ethh>
reg_pll_bandwidth[1] = {Register(REG_PLL_HF, 2, 6)};
 8002ce8:	2306      	movs	r3, #6
 8002cea:	2202      	movs	r2, #2
 8002cec:	2170      	movs	r1, #112	; 0x70
 8002cee:	48a1      	ldr	r0, [pc, #644]	; (8002f74 <_GLOBAL__sub_I_REG_FIFO+0x834>)
 8002cf0:	f7fe f88c 	bl	8000e0c <_ZN8RegisterC1Ethh>
Fifo(reg_fifo, 1, false, 'w', 0x00, 0xFF),
 8002cf4:	4659      	mov	r1, fp
 8002cf6:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002cfa:	9401      	str	r4, [sp, #4]
 8002cfc:	4623      	mov	r3, r4
 8002cfe:	f8cd a008 	str.w	sl, [sp, #8]
 8002d02:	9600      	str	r6, [sp, #0]
 8002d04:	462a      	mov	r2, r5
 8002d06:	489c      	ldr	r0, [pc, #624]	; (8002f78 <_GLOBAL__sub_I_REG_FIFO+0x838>)
 8002d08:	f7fe f8d4 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
LongRangeMode(reg_long_range_mode, 1, false, 'w', 0x00, 0x01),
 8002d0c:	e9cd 6400 	strd	r6, r4, [sp]
 8002d10:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002d14:	4649      	mov	r1, r9
 8002d16:	4623      	mov	r3, r4
 8002d18:	9502      	str	r5, [sp, #8]
 8002d1a:	462a      	mov	r2, r5
 8002d1c:	4897      	ldr	r0, [pc, #604]	; (8002f7c <_GLOBAL__sub_I_REG_FIFO+0x83c>)
 8002d1e:	f7fe f8c9 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
AccessSharedReg(reg_access_shared_reg, 1, false, 'w', 0x00, 0x01),
 8002d22:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8002d26:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002d2a:	9600      	str	r6, [sp, #0]
 8002d2c:	4623      	mov	r3, r4
 8002d2e:	462a      	mov	r2, r5
 8002d30:	4993      	ldr	r1, [pc, #588]	; (8002f80 <_GLOBAL__sub_I_REG_FIFO+0x840>)
 8002d32:	4894      	ldr	r0, [pc, #592]	; (8002f84 <_GLOBAL__sub_I_REG_FIFO+0x844>)
 8002d34:	f7fe f8be 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
LowFrequencyModeOn(reg_low_frequency_mode_on, 1, false, 'w', 0x00, 0x01),
 8002d38:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8002d3c:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002d40:	9600      	str	r6, [sp, #0]
 8002d42:	4623      	mov	r3, r4
 8002d44:	462a      	mov	r2, r5
 8002d46:	4990      	ldr	r1, [pc, #576]	; (8002f88 <_GLOBAL__sub_I_REG_FIFO+0x848>)
 8002d48:	4890      	ldr	r0, [pc, #576]	; (8002f8c <_GLOBAL__sub_I_REG_FIFO+0x84c>)
 8002d4a:	f7fe f8b3 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Mode(reg_mode, 1, false, 'w', 0x00, 0x07),
 8002d4e:	2007      	movs	r0, #7
 8002d50:	e9cd 6400 	strd	r6, r4, [sp]
 8002d54:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002d58:	4623      	mov	r3, r4
 8002d5a:	462a      	mov	r2, r5
 8002d5c:	9002      	str	r0, [sp, #8]
 8002d5e:	498c      	ldr	r1, [pc, #560]	; (8002f90 <_GLOBAL__sub_I_REG_FIFO+0x850>)
 8002d60:	488c      	ldr	r0, [pc, #560]	; (8002f94 <_GLOBAL__sub_I_REG_FIFO+0x854>)
 8002d62:	f7fe f8a7 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Frf(reg_frf, 3, false, 'w', 0x000000, 0xFFFFFF),
 8002d66:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8002d6a:	e9cd 6400 	strd	r6, r4, [sp]
 8002d6e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002d72:	4639      	mov	r1, r7
 8002d74:	4623      	mov	r3, r4
 8002d76:	9202      	str	r2, [sp, #8]
 8002d78:	4887      	ldr	r0, [pc, #540]	; (8002f98 <_GLOBAL__sub_I_REG_FIFO+0x858>)
 8002d7a:	2203      	movs	r2, #3
 8002d7c:	f7fe f89a 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PaSelect(reg_pa_select, 1, false, 'w', 0x00, 0x01),
 8002d80:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8002d84:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002d88:	9600      	str	r6, [sp, #0]
 8002d8a:	4623      	mov	r3, r4
 8002d8c:	462a      	mov	r2, r5
 8002d8e:	4983      	ldr	r1, [pc, #524]	; (8002f9c <_GLOBAL__sub_I_REG_FIFO+0x85c>)
 8002d90:	4883      	ldr	r0, [pc, #524]	; (8002fa0 <_GLOBAL__sub_I_REG_FIFO+0x860>)
 8002d92:	f7fe f88f 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
MaxPower(reg_max_power, 1, false, 'w', 0x00, 0x07),
 8002d96:	2307      	movs	r3, #7
OutputPower(reg_output_power, 1, false, 'w', 0x00, 0x0F),
 8002d98:	f04f 090f 	mov.w	r9, #15
MaxPower(reg_max_power, 1, false, 'w', 0x00, 0x07),
 8002d9c:	e9cd 4301 	strd	r4, r3, [sp, #4]
 8002da0:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002da4:	9600      	str	r6, [sp, #0]
 8002da6:	4623      	mov	r3, r4
 8002da8:	462a      	mov	r2, r5
 8002daa:	497e      	ldr	r1, [pc, #504]	; (8002fa4 <_GLOBAL__sub_I_REG_FIFO+0x864>)
 8002dac:	487e      	ldr	r0, [pc, #504]	; (8002fa8 <_GLOBAL__sub_I_REG_FIFO+0x868>)
 8002dae:	f7fe f881 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
OutputPower(reg_output_power, 1, false, 'w', 0x00, 0x0F),
 8002db2:	e9cd 6400 	strd	r6, r4, [sp]
 8002db6:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002dba:	4623      	mov	r3, r4
 8002dbc:	462a      	mov	r2, r5
 8002dbe:	f8cd 9008 	str.w	r9, [sp, #8]
 8002dc2:	497a      	ldr	r1, [pc, #488]	; (8002fac <_GLOBAL__sub_I_REG_FIFO+0x86c>)
 8002dc4:	487a      	ldr	r0, [pc, #488]	; (8002fb0 <_GLOBAL__sub_I_REG_FIFO+0x870>)
 8002dc6:	f7fe f875 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PaRamp(reg_pa_ramp, 1, false, 'w', 0x00, 0x0F),
 8002dca:	e9cd 4901 	strd	r4, r9, [sp, #4]
 8002dce:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002dd2:	9600      	str	r6, [sp, #0]
 8002dd4:	4623      	mov	r3, r4
 8002dd6:	462a      	mov	r2, r5
 8002dd8:	4976      	ldr	r1, [pc, #472]	; (8002fb4 <_GLOBAL__sub_I_REG_FIFO+0x874>)
 8002dda:	4877      	ldr	r0, [pc, #476]	; (8002fb8 <_GLOBAL__sub_I_REG_FIFO+0x878>)
 8002ddc:	f7fe f86a 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
OcpOn(reg_ocp_on, 1, false, 'w', 0x00, 0x01),
 8002de0:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8002de4:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002de8:	9600      	str	r6, [sp, #0]
 8002dea:	4623      	mov	r3, r4
 8002dec:	462a      	mov	r2, r5
 8002dee:	4973      	ldr	r1, [pc, #460]	; (8002fbc <_GLOBAL__sub_I_REG_FIFO+0x87c>)
 8002df0:	4873      	ldr	r0, [pc, #460]	; (8002fc0 <_GLOBAL__sub_I_REG_FIFO+0x880>)
 8002df2:	f7fe f85f 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
OcpTrim(reg_ocp_trim, 1, false, 'w', 0x00, 0x1F),
 8002df6:	201f      	movs	r0, #31
 8002df8:	e9cd 6400 	strd	r6, r4, [sp]
 8002dfc:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002e00:	4623      	mov	r3, r4
 8002e02:	462a      	mov	r2, r5
 8002e04:	9002      	str	r0, [sp, #8]
 8002e06:	496f      	ldr	r1, [pc, #444]	; (8002fc4 <_GLOBAL__sub_I_REG_FIFO+0x884>)
 8002e08:	486f      	ldr	r0, [pc, #444]	; (8002fc8 <_GLOBAL__sub_I_REG_FIFO+0x888>)
 8002e0a:	f7fe f853 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
LnaGain(reg_lna_gain, 1, false, 'w', 0x01, 0x06),
 8002e0e:	2006      	movs	r0, #6
 8002e10:	e9cd 6500 	strd	r6, r5, [sp]
 8002e14:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002e18:	4623      	mov	r3, r4
 8002e1a:	462a      	mov	r2, r5
 8002e1c:	9002      	str	r0, [sp, #8]
 8002e1e:	496b      	ldr	r1, [pc, #428]	; (8002fcc <_GLOBAL__sub_I_REG_FIFO+0x88c>)
 8002e20:	486b      	ldr	r0, [pc, #428]	; (8002fd0 <_GLOBAL__sub_I_REG_FIFO+0x890>)
 8002e22:	f7fe f847 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
LnaBoostLf(reg_lna_boost_lf, 1, false, 'w', 0x00, 0x00),
 8002e26:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002e2a:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8002e2e:	9600      	str	r6, [sp, #0]
 8002e30:	4641      	mov	r1, r8
 8002e32:	4623      	mov	r3, r4
 8002e34:	462a      	mov	r2, r5
 8002e36:	4867      	ldr	r0, [pc, #412]	; (8002fd4 <_GLOBAL__sub_I_REG_FIFO+0x894>)
 8002e38:	f7fe f83c 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
LnaBoostHf(reg_lna_boost_hf, 1, false, 'w', 0x00, 0x03, reserv_lna_boost_hf, 2),
 8002e3c:	f04f 0e02 	mov.w	lr, #2
 8002e40:	f04f 0c03 	mov.w	ip, #3
FifoRxCurrentAddr(reg_fifo_rx_current_addr, 1, false, 'r', 0x00, 0xFF),
 8002e44:	f04f 0b72 	mov.w	fp, #114	; 0x72
RxTimeout(reg_rx_timeout, 1, false, 'c', 0x00, 0x01),
 8002e48:	f04f 0863 	mov.w	r8, #99	; 0x63
ValidHeaderCnt(reg_valid_header_cnt, 2, false, 'r', 0x0000, 0xFFFF),
 8002e4c:	f64f 77ff 	movw	r7, #65535	; 0xffff
LnaBoostHf(reg_lna_boost_hf, 1, false, 'w', 0x00, 0x03, reserv_lna_boost_hf, 2),
 8002e50:	4861      	ldr	r0, [pc, #388]	; (8002fd8 <_GLOBAL__sub_I_REG_FIFO+0x898>)
 8002e52:	f8cd e010 	str.w	lr, [sp, #16]
 8002e56:	e9cd c002 	strd	ip, r0, [sp, #8]
 8002e5a:	e9cd 6400 	strd	r6, r4, [sp]
 8002e5e:	4623      	mov	r3, r4
 8002e60:	462a      	mov	r2, r5
 8002e62:	495e      	ldr	r1, [pc, #376]	; (8002fdc <_GLOBAL__sub_I_REG_FIFO+0x89c>)
 8002e64:	485e      	ldr	r0, [pc, #376]	; (8002fe0 <_GLOBAL__sub_I_REG_FIFO+0x8a0>)
 8002e66:	f7fe f825 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FifoAddrPtr(reg_fifo_addr_ptr, 1, false, 'w', 0x00, 0xFF),
 8002e6a:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8002e6e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002e72:	9600      	str	r6, [sp, #0]
 8002e74:	4623      	mov	r3, r4
 8002e76:	462a      	mov	r2, r5
 8002e78:	495a      	ldr	r1, [pc, #360]	; (8002fe4 <_GLOBAL__sub_I_REG_FIFO+0x8a4>)
 8002e7a:	485b      	ldr	r0, [pc, #364]	; (8002fe8 <_GLOBAL__sub_I_REG_FIFO+0x8a8>)
 8002e7c:	f7fe f81a 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FifoTxBaseAddr(reg_fifo_tx_base_addr, 1, false, 'w', 0x00, 0xFF),
 8002e80:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8002e84:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002e88:	9600      	str	r6, [sp, #0]
 8002e8a:	4623      	mov	r3, r4
 8002e8c:	462a      	mov	r2, r5
 8002e8e:	4957      	ldr	r1, [pc, #348]	; (8002fec <_GLOBAL__sub_I_REG_FIFO+0x8ac>)
 8002e90:	4857      	ldr	r0, [pc, #348]	; (8002ff0 <_GLOBAL__sub_I_REG_FIFO+0x8b0>)
 8002e92:	f7fe f80f 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FifoRxBaseAddr(reg_fifo_rx_base_addr, 1, false, 'w', 0x00, 0xFF),
 8002e96:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8002e9a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002e9e:	9600      	str	r6, [sp, #0]
 8002ea0:	4623      	mov	r3, r4
 8002ea2:	462a      	mov	r2, r5
 8002ea4:	4953      	ldr	r1, [pc, #332]	; (8002ff4 <_GLOBAL__sub_I_REG_FIFO+0x8b4>)
 8002ea6:	4854      	ldr	r0, [pc, #336]	; (8002ff8 <_GLOBAL__sub_I_REG_FIFO+0x8b8>)
 8002ea8:	f7fe f804 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FifoRxCurrentAddr(reg_fifo_rx_current_addr, 1, false, 'r', 0x00, 0xFF),
 8002eac:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8002eb0:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002eb4:	4623      	mov	r3, r4
 8002eb6:	462a      	mov	r2, r5
 8002eb8:	f8cd b000 	str.w	fp, [sp]
 8002ebc:	494f      	ldr	r1, [pc, #316]	; (8002ffc <_GLOBAL__sub_I_REG_FIFO+0x8bc>)
 8002ebe:	4850      	ldr	r0, [pc, #320]	; (8003000 <_GLOBAL__sub_I_REG_FIFO+0x8c0>)
 8002ec0:	f7fd fff8 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
RxTimeoutMask(reg_rx_timeout_mask, 1, false, 'w', 0x00, 0x01),
 8002ec4:	9502      	str	r5, [sp, #8]
 8002ec6:	9404      	str	r4, [sp, #16]
 8002ec8:	9600      	str	r6, [sp, #0]
 8002eca:	9403      	str	r4, [sp, #12]
 8002ecc:	9401      	str	r4, [sp, #4]
 8002ece:	4623      	mov	r3, r4
 8002ed0:	462a      	mov	r2, r5
 8002ed2:	494c      	ldr	r1, [pc, #304]	; (8003004 <_GLOBAL__sub_I_REG_FIFO+0x8c4>)
 8002ed4:	484c      	ldr	r0, [pc, #304]	; (8003008 <_GLOBAL__sub_I_REG_FIFO+0x8c8>)
 8002ed6:	f7fd ffed 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
RxDoneMask(reg_rx_done_mask, 1, false, 'w', 0x00, 0x01),
 8002eda:	9502      	str	r5, [sp, #8]
 8002edc:	9600      	str	r6, [sp, #0]
 8002ede:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002ee2:	9401      	str	r4, [sp, #4]
 8002ee4:	4623      	mov	r3, r4
 8002ee6:	462a      	mov	r2, r5
 8002ee8:	4948      	ldr	r1, [pc, #288]	; (800300c <_GLOBAL__sub_I_REG_FIFO+0x8cc>)
 8002eea:	4849      	ldr	r0, [pc, #292]	; (8003010 <_GLOBAL__sub_I_REG_FIFO+0x8d0>)
 8002eec:	f7fd ffe2 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PayloadCrcErrorMask(reg_payload_crc_error_mask, 1, false, 'w', 0x00, 0x01),
 8002ef0:	9502      	str	r5, [sp, #8]
 8002ef2:	9600      	str	r6, [sp, #0]
 8002ef4:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002ef8:	9401      	str	r4, [sp, #4]
 8002efa:	4623      	mov	r3, r4
 8002efc:	462a      	mov	r2, r5
 8002efe:	4945      	ldr	r1, [pc, #276]	; (8003014 <_GLOBAL__sub_I_REG_FIFO+0x8d4>)
 8002f00:	4845      	ldr	r0, [pc, #276]	; (8003018 <_GLOBAL__sub_I_REG_FIFO+0x8d8>)
 8002f02:	f7fd ffd7 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
ValidHeaderMask(reg_valid_header_mask, 1, false, 'w', 0x00, 0x01),
 8002f06:	9502      	str	r5, [sp, #8]
 8002f08:	9600      	str	r6, [sp, #0]
 8002f0a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002f0e:	9401      	str	r4, [sp, #4]
 8002f10:	4623      	mov	r3, r4
 8002f12:	462a      	mov	r2, r5
 8002f14:	4941      	ldr	r1, [pc, #260]	; (800301c <_GLOBAL__sub_I_REG_FIFO+0x8dc>)
 8002f16:	4842      	ldr	r0, [pc, #264]	; (8003020 <_GLOBAL__sub_I_REG_FIFO+0x8e0>)
 8002f18:	f7fd ffcc 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
TxDoneMask(reg_tx_done_mask, 1, false, 'w', 0x00, 0x01),
 8002f1c:	9502      	str	r5, [sp, #8]
 8002f1e:	e081      	b.n	8003024 <_GLOBAL__sub_I_REG_FIFO+0x8e4>
 8002f20:	2000168c 	.word	0x2000168c
 8002f24:	2000189c 	.word	0x2000189c
 8002f28:	20001694 	.word	0x20001694
 8002f2c:	2000169c 	.word	0x2000169c
 8002f30:	200016a4 	.word	0x200016a4
 8002f34:	200016ac 	.word	0x200016ac
 8002f38:	200016b4 	.word	0x200016b4
 8002f3c:	200016bc 	.word	0x200016bc
 8002f40:	2000179c 	.word	0x2000179c
 8002f44:	200018f4 	.word	0x200018f4
 8002f48:	200016c4 	.word	0x200016c4
 8002f4c:	200018a4 	.word	0x200018a4
 8002f50:	200017d4 	.word	0x200017d4
 8002f54:	2000171c 	.word	0x2000171c
 8002f58:	20001644 	.word	0x20001644
 8002f5c:	20001614 	.word	0x20001614
 8002f60:	2000161c 	.word	0x2000161c
 8002f64:	20001624 	.word	0x20001624
 8002f68:	2000162c 	.word	0x2000162c
 8002f6c:	20001634 	.word	0x20001634
 8002f70:	2000163c 	.word	0x2000163c
 8002f74:	2000181c 	.word	0x2000181c
 8002f78:	20000f90 	.word	0x20000f90
 8002f7c:	20001150 	.word	0x20001150
 8002f80:	20001604 	.word	0x20001604
 8002f84:	20000c80 	.word	0x20000c80
 8002f88:	20001794 	.word	0x20001794
 8002f8c:	20001188 	.word	0x20001188
 8002f90:	200017ac 	.word	0x200017ac
 8002f94:	200011dc 	.word	0x200011dc
 8002f98:	200010a8 	.word	0x200010a8
 8002f9c:	200017e4 	.word	0x200017e4
 8002fa0:	200012a0 	.word	0x200012a0
 8002fa4:	200017a4 	.word	0x200017a4
 8002fa8:	200011c0 	.word	0x200011c0
 8002fac:	200017cc 	.word	0x200017cc
 8002fb0:	2000124c 	.word	0x2000124c
 8002fb4:	200017dc 	.word	0x200017dc
 8002fb8:	20001284 	.word	0x20001284
 8002fbc:	200017bc 	.word	0x200017bc
 8002fc0:	20001214 	.word	0x20001214
 8002fc4:	200017c4 	.word	0x200017c4
 8002fc8:	20001230 	.word	0x20001230
 8002fcc:	2000177c 	.word	0x2000177c
 8002fd0:	20001134 	.word	0x20001134
 8002fd4:	20001118 	.word	0x20001118
 8002fd8:	20000008 	.word	0x20000008
 8002fdc:	2000176c 	.word	0x2000176c
 8002fe0:	200010fc 	.word	0x200010fc
 8002fe4:	200016ec 	.word	0x200016ec
 8002fe8:	20000fac 	.word	0x20000fac
 8002fec:	20001714 	.word	0x20001714
 8002ff0:	20001038 	.word	0x20001038
 8002ff4:	200016f4 	.word	0x200016f4
 8002ff8:	20000fc8 	.word	0x20000fc8
 8002ffc:	2000170c 	.word	0x2000170c
 8003000:	2000101c 	.word	0x2000101c
 8003004:	2000187c 	.word	0x2000187c
 8003008:	20001498 	.word	0x20001498
 800300c:	20001864 	.word	0x20001864
 8003010:	20001444 	.word	0x20001444
 8003014:	20001804 	.word	0x20001804
 8003018:	20001310 	.word	0x20001310
 800301c:	200018dc 	.word	0x200018dc
 8003020:	200015b0 	.word	0x200015b0
 8003024:	9600      	str	r6, [sp, #0]
 8003026:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800302a:	9401      	str	r4, [sp, #4]
 800302c:	4623      	mov	r3, r4
 800302e:	462a      	mov	r2, r5
 8003030:	49c2      	ldr	r1, [pc, #776]	; (800333c <_GLOBAL__sub_I_REG_FIFO+0xbfc>)
 8003032:	48c3      	ldr	r0, [pc, #780]	; (8003340 <_GLOBAL__sub_I_REG_FIFO+0xc00>)
 8003034:	f7fd ff3e 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
CadDoneMask(reg_cad_done_mask, 1, false, 'w', 0x00, 0x01),
 8003038:	9502      	str	r5, [sp, #8]
 800303a:	9600      	str	r6, [sp, #0]
 800303c:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003040:	9401      	str	r4, [sp, #4]
 8003042:	4623      	mov	r3, r4
 8003044:	462a      	mov	r2, r5
 8003046:	49bf      	ldr	r1, [pc, #764]	; (8003344 <_GLOBAL__sub_I_REG_FIFO+0xc04>)
 8003048:	48bf      	ldr	r0, [pc, #764]	; (8003348 <_GLOBAL__sub_I_REG_FIFO+0xc08>)
 800304a:	f7fd ff33 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FhssChangeChannelMask(reg_fhss_change_channel_mask, 1, false, 'w', 0x00, 0x01),
 800304e:	9502      	str	r5, [sp, #8]
 8003050:	9600      	str	r6, [sp, #0]
 8003052:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003056:	9401      	str	r4, [sp, #4]
 8003058:	4623      	mov	r3, r4
 800305a:	462a      	mov	r2, r5
 800305c:	49bb      	ldr	r1, [pc, #748]	; (800334c <_GLOBAL__sub_I_REG_FIFO+0xc0c>)
 800305e:	48bc      	ldr	r0, [pc, #752]	; (8003350 <_GLOBAL__sub_I_REG_FIFO+0xc10>)
 8003060:	f7fd ff28 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
CadDetectedMask(reg_cad_detected_mask, 1, false, 'w', 0x00, 0x01),
 8003064:	9502      	str	r5, [sp, #8]
 8003066:	9600      	str	r6, [sp, #0]
 8003068:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800306c:	9401      	str	r4, [sp, #4]
 800306e:	4623      	mov	r3, r4
 8003070:	462a      	mov	r2, r5
 8003072:	49b8      	ldr	r1, [pc, #736]	; (8003354 <_GLOBAL__sub_I_REG_FIFO+0xc14>)
 8003074:	48b8      	ldr	r0, [pc, #736]	; (8003358 <_GLOBAL__sub_I_REG_FIFO+0xc18>)
 8003076:	f7fd ff1d 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
RxTimeout(reg_rx_timeout, 1, false, 'c', 0x00, 0x01),
 800307a:	9502      	str	r5, [sp, #8]
 800307c:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003080:	9401      	str	r4, [sp, #4]
 8003082:	4623      	mov	r3, r4
 8003084:	462a      	mov	r2, r5
 8003086:	f8cd 8000 	str.w	r8, [sp]
 800308a:	49b4      	ldr	r1, [pc, #720]	; (800335c <_GLOBAL__sub_I_REG_FIFO+0xc1c>)
 800308c:	48b4      	ldr	r0, [pc, #720]	; (8003360 <_GLOBAL__sub_I_REG_FIFO+0xc20>)
 800308e:	f7fd ff11 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
RxDone(reg_rx_done, 1, false, 'c', 0x00, 0x01),
 8003092:	f8cd 8000 	str.w	r8, [sp]
 8003096:	9502      	str	r5, [sp, #8]
 8003098:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800309c:	9401      	str	r4, [sp, #4]
 800309e:	4623      	mov	r3, r4
 80030a0:	462a      	mov	r2, r5
 80030a2:	49b0      	ldr	r1, [pc, #704]	; (8003364 <_GLOBAL__sub_I_REG_FIFO+0xc24>)
 80030a4:	48b0      	ldr	r0, [pc, #704]	; (8003368 <_GLOBAL__sub_I_REG_FIFO+0xc28>)
 80030a6:	f7fd ff05 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PayloadCrcError(reg_payload_crc_error, 1, false, 'c', 0x00, 0x01),
 80030aa:	f8cd 8000 	str.w	r8, [sp]
 80030ae:	9502      	str	r5, [sp, #8]
 80030b0:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80030b4:	9401      	str	r4, [sp, #4]
 80030b6:	4623      	mov	r3, r4
 80030b8:	462a      	mov	r2, r5
 80030ba:	49ac      	ldr	r1, [pc, #688]	; (800336c <_GLOBAL__sub_I_REG_FIFO+0xc2c>)
 80030bc:	48ac      	ldr	r0, [pc, #688]	; (8003370 <_GLOBAL__sub_I_REG_FIFO+0xc30>)
 80030be:	f7fd fef9 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
ValidHeader(reg_valid_header, 1, false, 'c', 0x00, 0x01),
 80030c2:	f8cd 8000 	str.w	r8, [sp]
 80030c6:	9502      	str	r5, [sp, #8]
 80030c8:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80030cc:	9401      	str	r4, [sp, #4]
 80030ce:	4623      	mov	r3, r4
 80030d0:	462a      	mov	r2, r5
 80030d2:	49a8      	ldr	r1, [pc, #672]	; (8003374 <_GLOBAL__sub_I_REG_FIFO+0xc34>)
 80030d4:	48a8      	ldr	r0, [pc, #672]	; (8003378 <_GLOBAL__sub_I_REG_FIFO+0xc38>)
 80030d6:	f7fd feed 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
TxDone(reg_tx_done, 1, false, 'c', 0x00, 0x01),
 80030da:	f8cd 8000 	str.w	r8, [sp]
 80030de:	9502      	str	r5, [sp, #8]
 80030e0:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80030e4:	9401      	str	r4, [sp, #4]
 80030e6:	4623      	mov	r3, r4
 80030e8:	462a      	mov	r2, r5
 80030ea:	49a4      	ldr	r1, [pc, #656]	; (800337c <_GLOBAL__sub_I_REG_FIFO+0xc3c>)
 80030ec:	48a4      	ldr	r0, [pc, #656]	; (8003380 <_GLOBAL__sub_I_REG_FIFO+0xc40>)
 80030ee:	f7fd fee1 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
CadDone(reg_cad_done, 1, false, 'c', 0x00, 0x01),
 80030f2:	f8cd 8000 	str.w	r8, [sp]
 80030f6:	9502      	str	r5, [sp, #8]
 80030f8:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80030fc:	9401      	str	r4, [sp, #4]
 80030fe:	4623      	mov	r3, r4
 8003100:	462a      	mov	r2, r5
 8003102:	49a0      	ldr	r1, [pc, #640]	; (8003384 <_GLOBAL__sub_I_REG_FIFO+0xc44>)
 8003104:	48a0      	ldr	r0, [pc, #640]	; (8003388 <_GLOBAL__sub_I_REG_FIFO+0xc48>)
 8003106:	f7fd fed5 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FhssChangeChannel(reg_fhss_change_channel, 1, false, 'c', 0x00, 0x01),
 800310a:	f8cd 8000 	str.w	r8, [sp]
 800310e:	9502      	str	r5, [sp, #8]
 8003110:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003114:	9401      	str	r4, [sp, #4]
 8003116:	4623      	mov	r3, r4
 8003118:	462a      	mov	r2, r5
 800311a:	499c      	ldr	r1, [pc, #624]	; (800338c <_GLOBAL__sub_I_REG_FIFO+0xc4c>)
 800311c:	489c      	ldr	r0, [pc, #624]	; (8003390 <_GLOBAL__sub_I_REG_FIFO+0xc50>)
 800311e:	f7fd fec9 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
CadDetected(reg_cad_detected, 1, false, 'c', 0x00, 0x01),
 8003122:	f8cd 8000 	str.w	r8, [sp]
 8003126:	9502      	str	r5, [sp, #8]
 8003128:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800312c:	9401      	str	r4, [sp, #4]
 800312e:	4623      	mov	r3, r4
 8003130:	462a      	mov	r2, r5
 8003132:	4998      	ldr	r1, [pc, #608]	; (8003394 <_GLOBAL__sub_I_REG_FIFO+0xc54>)
 8003134:	4898      	ldr	r0, [pc, #608]	; (8003398 <_GLOBAL__sub_I_REG_FIFO+0xc58>)
 8003136:	f7fd febd 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FifoRxBytesNb(reg_fifo_rx_bytes_nb, 1, false, 'r', 0x00, 0xFF),
 800313a:	f8cd b000 	str.w	fp, [sp]
 800313e:	f8cd a008 	str.w	sl, [sp, #8]
 8003142:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003146:	9401      	str	r4, [sp, #4]
 8003148:	4623      	mov	r3, r4
 800314a:	462a      	mov	r2, r5
 800314c:	4993      	ldr	r1, [pc, #588]	; (800339c <_GLOBAL__sub_I_REG_FIFO+0xc5c>)
 800314e:	4894      	ldr	r0, [pc, #592]	; (80033a0 <_GLOBAL__sub_I_REG_FIFO+0xc60>)
 8003150:	f7fd feb0 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
ValidHeaderCnt(reg_valid_header_cnt, 2, false, 'r', 0x0000, 0xFFFF),
 8003154:	f8cd b000 	str.w	fp, [sp]
 8003158:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800315c:	9401      	str	r4, [sp, #4]
 800315e:	4623      	mov	r3, r4
 8003160:	9702      	str	r7, [sp, #8]
 8003162:	4990      	ldr	r1, [pc, #576]	; (80033a4 <_GLOBAL__sub_I_REG_FIFO+0xc64>)
 8003164:	2202      	movs	r2, #2
 8003166:	4890      	ldr	r0, [pc, #576]	; (80033a8 <_GLOBAL__sub_I_REG_FIFO+0xc68>)
 8003168:	f7fd fea4 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
ValidPacketCnt(reg_valid_packet_cnt, 2, false, 'c', 0x0000, 0xFFFF),
 800316c:	9702      	str	r7, [sp, #8]
 800316e:	f8cd 8000 	str.w	r8, [sp]
 8003172:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003176:	9401      	str	r4, [sp, #4]
 8003178:	4623      	mov	r3, r4
 800317a:	2202      	movs	r2, #2
 800317c:	498b      	ldr	r1, [pc, #556]	; (80033ac <_GLOBAL__sub_I_REG_FIFO+0xc6c>)
 800317e:	488c      	ldr	r0, [pc, #560]	; (80033b0 <_GLOBAL__sub_I_REG_FIFO+0xc70>)
 8003180:	f7fd fe98 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
RxCodingRate(reg_rx_coding_rate, 1, false, 'r', 0x00, 0x07),
 8003184:	2107      	movs	r1, #7
 8003186:	f8cd b000 	str.w	fp, [sp]
 800318a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800318e:	9401      	str	r4, [sp, #4]
 8003190:	4623      	mov	r3, r4
 8003192:	462a      	mov	r2, r5
 8003194:	9102      	str	r1, [sp, #8]
 8003196:	4887      	ldr	r0, [pc, #540]	; (80033b4 <_GLOBAL__sub_I_REG_FIFO+0xc74>)
 8003198:	4987      	ldr	r1, [pc, #540]	; (80033b8 <_GLOBAL__sub_I_REG_FIFO+0xc78>)
 800319a:	f7fd fe8b 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
ModemStatus(reg_modem_status, 1, false, 'r', 0x00, 0x1F),
 800319e:	211f      	movs	r1, #31
 80031a0:	f8cd b000 	str.w	fp, [sp]
 80031a4:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80031a8:	9401      	str	r4, [sp, #4]
 80031aa:	4623      	mov	r3, r4
 80031ac:	462a      	mov	r2, r5
 80031ae:	9102      	str	r1, [sp, #8]
 80031b0:	4882      	ldr	r0, [pc, #520]	; (80033bc <_GLOBAL__sub_I_REG_FIFO+0xc7c>)
 80031b2:	4983      	ldr	r1, [pc, #524]	; (80033c0 <_GLOBAL__sub_I_REG_FIFO+0xc80>)
 80031b4:	f7fd fe7e 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PacketSnr(reg_packet_snr, 1, false, 'r', 0x00, 0xFF),
 80031b8:	f8cd a008 	str.w	sl, [sp, #8]
 80031bc:	f8cd b000 	str.w	fp, [sp]
 80031c0:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80031c4:	9401      	str	r4, [sp, #4]
 80031c6:	4623      	mov	r3, r4
 80031c8:	462a      	mov	r2, r5
 80031ca:	497e      	ldr	r1, [pc, #504]	; (80033c4 <_GLOBAL__sub_I_REG_FIFO+0xc84>)
 80031cc:	487e      	ldr	r0, [pc, #504]	; (80033c8 <_GLOBAL__sub_I_REG_FIFO+0xc88>)
 80031ce:	f7fd fe71 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PacketRssi(reg_packet_rssi, 1, false, 'r', 0x00, 0xFF),
 80031d2:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 80031d6:	f8cd b000 	str.w	fp, [sp]
 80031da:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80031de:	4623      	mov	r3, r4
 80031e0:	462a      	mov	r2, r5
 80031e2:	497a      	ldr	r1, [pc, #488]	; (80033cc <_GLOBAL__sub_I_REG_FIFO+0xc8c>)
 80031e4:	487a      	ldr	r0, [pc, #488]	; (80033d0 <_GLOBAL__sub_I_REG_FIFO+0xc90>)
 80031e6:	f7fd fe65 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Rssi(reg_rssi, 1, false, 'r', 0x00, 0xFF),
 80031ea:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 80031ee:	f8cd b000 	str.w	fp, [sp]
 80031f2:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80031f6:	4623      	mov	r3, r4
 80031f8:	462a      	mov	r2, r5
 80031fa:	4976      	ldr	r1, [pc, #472]	; (80033d4 <_GLOBAL__sub_I_REG_FIFO+0xc94>)
 80031fc:	4876      	ldr	r0, [pc, #472]	; (80033d8 <_GLOBAL__sub_I_REG_FIFO+0xc98>)
 80031fe:	f7fd fe59 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PllTimeout(reg_pll_timeout, 1, false, 'r', 0x00, 0x01),
 8003202:	9502      	str	r5, [sp, #8]
 8003204:	f8cd b000 	str.w	fp, [sp]
 8003208:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800320c:	9401      	str	r4, [sp, #4]
 800320e:	4623      	mov	r3, r4
 8003210:	462a      	mov	r2, r5
 8003212:	4972      	ldr	r1, [pc, #456]	; (80033dc <_GLOBAL__sub_I_REG_FIFO+0xc9c>)
 8003214:	4872      	ldr	r0, [pc, #456]	; (80033e0 <_GLOBAL__sub_I_REG_FIFO+0xca0>)
 8003216:	f7fd fe4d 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
CrcOnPayload(reg_crc_on_payload, 1, false, 'r', 0x00, 0x01),
 800321a:	9502      	str	r5, [sp, #8]
 800321c:	f8cd b000 	str.w	fp, [sp]
 8003220:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003224:	9401      	str	r4, [sp, #4]
 8003226:	4623      	mov	r3, r4
 8003228:	462a      	mov	r2, r5
 800322a:	496e      	ldr	r1, [pc, #440]	; (80033e4 <_GLOBAL__sub_I_REG_FIFO+0xca4>)
 800322c:	486e      	ldr	r0, [pc, #440]	; (80033e8 <_GLOBAL__sub_I_REG_FIFO+0xca8>)
 800322e:	f7fd fe41 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FhssPresentChannel(reg_fhss_present_channel, 1, false, 'r', 0x00, 0x3F),
 8003232:	213f      	movs	r1, #63	; 0x3f
 8003234:	f8cd b000 	str.w	fp, [sp]
 8003238:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800323c:	9401      	str	r4, [sp, #4]
 800323e:	4623      	mov	r3, r4
 8003240:	462a      	mov	r2, r5
 8003242:	9102      	str	r1, [sp, #8]
 8003244:	4869      	ldr	r0, [pc, #420]	; (80033ec <_GLOBAL__sub_I_REG_FIFO+0xcac>)
 8003246:	496a      	ldr	r1, [pc, #424]	; (80033f0 <_GLOBAL__sub_I_REG_FIFO+0xcb0>)
 8003248:	f7fd fe34 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Bw(reg_bw, 1, false, 'w', 0x00, 0x09),
 800324c:	2109      	movs	r1, #9
 800324e:	9600      	str	r6, [sp, #0]
 8003250:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003254:	9401      	str	r4, [sp, #4]
 8003256:	4623      	mov	r3, r4
 8003258:	462a      	mov	r2, r5
 800325a:	9102      	str	r1, [sp, #8]
 800325c:	4865      	ldr	r0, [pc, #404]	; (80033f4 <_GLOBAL__sub_I_REG_FIFO+0xcb4>)
 800325e:	4966      	ldr	r1, [pc, #408]	; (80033f8 <_GLOBAL__sub_I_REG_FIFO+0xcb8>)
 8003260:	f7fd fe28 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
CodingRate(reg_coding_rate, 1, false, 'w', 0x01, 0x04),
 8003264:	2104      	movs	r1, #4
 8003266:	e9cd 6500 	strd	r6, r5, [sp]
 800326a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800326e:	4623      	mov	r3, r4
 8003270:	462a      	mov	r2, r5
 8003272:	9102      	str	r1, [sp, #8]
 8003274:	4861      	ldr	r0, [pc, #388]	; (80033fc <_GLOBAL__sub_I_REG_FIFO+0xcbc>)
 8003276:	4962      	ldr	r1, [pc, #392]	; (8003400 <_GLOBAL__sub_I_REG_FIFO+0xcc0>)
 8003278:	f7fd fe1c 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
ImplicitHeaderModeOn(reg_implicit_header_mode_on, 1, false, 'w', 0x00, 0x01),
 800327c:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8003280:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003284:	9600      	str	r6, [sp, #0]
 8003286:	4623      	mov	r3, r4
 8003288:	462a      	mov	r2, r5
 800328a:	495e      	ldr	r1, [pc, #376]	; (8003404 <_GLOBAL__sub_I_REG_FIFO+0xcc4>)
 800328c:	485e      	ldr	r0, [pc, #376]	; (8003408 <_GLOBAL__sub_I_REG_FIFO+0xcc8>)
 800328e:	f7fd fe11 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
SpreadingFactor(reg_spreading_factor, 1, false, 'w', 0x06, 0x0C),
 8003292:	f04f 080c 	mov.w	r8, #12
 8003296:	2106      	movs	r1, #6
 8003298:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800329c:	e9cd 1801 	strd	r1, r8, [sp, #4]
 80032a0:	9600      	str	r6, [sp, #0]
 80032a2:	4623      	mov	r3, r4
 80032a4:	462a      	mov	r2, r5
 80032a6:	4959      	ldr	r1, [pc, #356]	; (800340c <_GLOBAL__sub_I_REG_FIFO+0xccc>)
 80032a8:	4859      	ldr	r0, [pc, #356]	; (8003410 <_GLOBAL__sub_I_REG_FIFO+0xcd0>)
 80032aa:	f7fd fe03 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
TxContinuousMode(reg_tx_continuous_mode, 1, false, 'w', 0x00, 0x01),
 80032ae:	e9cd 4501 	strd	r4, r5, [sp, #4]
 80032b2:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80032b6:	9600      	str	r6, [sp, #0]
 80032b8:	4623      	mov	r3, r4
 80032ba:	462a      	mov	r2, r5
 80032bc:	4955      	ldr	r1, [pc, #340]	; (8003414 <_GLOBAL__sub_I_REG_FIFO+0xcd4>)
 80032be:	4856      	ldr	r0, [pc, #344]	; (8003418 <_GLOBAL__sub_I_REG_FIFO+0xcd8>)
 80032c0:	f7fd fdf8 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
RxPayloadCrcOn(reg_rx_payload_crc_on, 1, false, 'w', 0x00, 0x01),
 80032c4:	e9cd 4501 	strd	r4, r5, [sp, #4]
 80032c8:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80032cc:	9600      	str	r6, [sp, #0]
 80032ce:	4623      	mov	r3, r4
 80032d0:	462a      	mov	r2, r5
 80032d2:	4952      	ldr	r1, [pc, #328]	; (800341c <_GLOBAL__sub_I_REG_FIFO+0xcdc>)
 80032d4:	4852      	ldr	r0, [pc, #328]	; (8003420 <_GLOBAL__sub_I_REG_FIFO+0xce0>)
 80032d6:	f7fd fded 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
SymbTimeout(reg_symb_timeout, 2, false, 'w', 0x0000, 0x03FF),
 80032da:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80032de:	e9cd 6400 	strd	r6, r4, [sp]
 80032e2:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80032e6:	4623      	mov	r3, r4
 80032e8:	9202      	str	r2, [sp, #8]
 80032ea:	494e      	ldr	r1, [pc, #312]	; (8003424 <_GLOBAL__sub_I_REG_FIFO+0xce4>)
 80032ec:	2202      	movs	r2, #2
 80032ee:	484e      	ldr	r0, [pc, #312]	; (8003428 <_GLOBAL__sub_I_REG_FIFO+0xce8>)
 80032f0:	f7fd fde0 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PreambleLength(reg_preamble_length, 2, false, 'w', 0x0000, 0xFFFF),
 80032f4:	e9cd 6400 	strd	r6, r4, [sp]
 80032f8:	9702      	str	r7, [sp, #8]
 80032fa:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80032fe:	4623      	mov	r3, r4
 8003300:	2202      	movs	r2, #2
 8003302:	494a      	ldr	r1, [pc, #296]	; (800342c <_GLOBAL__sub_I_REG_FIFO+0xcec>)
 8003304:	484a      	ldr	r0, [pc, #296]	; (8003430 <_GLOBAL__sub_I_REG_FIFO+0xcf0>)
 8003306:	f7fd fdd5 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PayloadLength(reg_payload_length, 1, false, 'w', 0x01, 0xFF),
 800330a:	e9cd 5a01 	strd	r5, sl, [sp, #4]
 800330e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003312:	9600      	str	r6, [sp, #0]
 8003314:	4623      	mov	r3, r4
 8003316:	462a      	mov	r2, r5
 8003318:	4946      	ldr	r1, [pc, #280]	; (8003434 <_GLOBAL__sub_I_REG_FIFO+0xcf4>)
 800331a:	4847      	ldr	r0, [pc, #284]	; (8003438 <_GLOBAL__sub_I_REG_FIFO+0xcf8>)
 800331c:	f7fd fdca 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PayloadMaxLength(reg_payload_max_length, 1, false, 'w', 0x00, 0xFF),
 8003320:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8003324:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003328:	9600      	str	r6, [sp, #0]
 800332a:	4623      	mov	r3, r4
 800332c:	462a      	mov	r2, r5
 800332e:	4943      	ldr	r1, [pc, #268]	; (800343c <_GLOBAL__sub_I_REG_FIFO+0xcfc>)
 8003330:	4843      	ldr	r0, [pc, #268]	; (8003440 <_GLOBAL__sub_I_REG_FIFO+0xd00>)
 8003332:	f7fd fdbf 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FreqHoppingPeriod(reg_freq_hopping_period, 1, false, 'w', 0x00, 0xFF),
 8003336:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 800333a:	e083      	b.n	8003444 <_GLOBAL__sub_I_REG_FIFO+0xd04>
 800333c:	200018bc 	.word	0x200018bc
 8003340:	2000155c 	.word	0x2000155c
 8003344:	2000166c 	.word	0x2000166c
 8003348:	20000dec 	.word	0x20000dec
 800334c:	200016d4 	.word	0x200016d4
 8003350:	20000f58 	.word	0x20000f58
 8003354:	2000165c 	.word	0x2000165c
 8003358:	20000db4 	.word	0x20000db4
 800335c:	20001874 	.word	0x20001874
 8003360:	2000147c 	.word	0x2000147c
 8003364:	2000185c 	.word	0x2000185c
 8003368:	20001428 	.word	0x20001428
 800336c:	200017fc 	.word	0x200017fc
 8003370:	200012f4 	.word	0x200012f4
 8003374:	200018c4 	.word	0x200018c4
 8003378:	20001578 	.word	0x20001578
 800337c:	200018b4 	.word	0x200018b4
 8003380:	20001540 	.word	0x20001540
 8003384:	20001664 	.word	0x20001664
 8003388:	20000dd0 	.word	0x20000dd0
 800338c:	200016cc 	.word	0x200016cc
 8003390:	20000f3c 	.word	0x20000f3c
 8003394:	20001654 	.word	0x20001654
 8003398:	20000d98 	.word	0x20000d98
 800339c:	20001704 	.word	0x20001704
 80033a0:	20001000 	.word	0x20001000
 80033a4:	200018cc 	.word	0x200018cc
 80033a8:	20001594 	.word	0x20001594
 80033ac:	200018e4 	.word	0x200018e4
 80033b0:	200015cc 	.word	0x200015cc
 80033b4:	2000140c 	.word	0x2000140c
 80033b8:	20001854 	.word	0x20001854
 80033bc:	200011f8 	.word	0x200011f8
 80033c0:	200017b4 	.word	0x200017b4
 80033c4:	200017f4 	.word	0x200017f4
 80033c8:	200012d8 	.word	0x200012d8
 80033cc:	200017ec 	.word	0x200017ec
 80033d0:	200012bc 	.word	0x200012bc
 80033d4:	20001844 	.word	0x20001844
 80033d8:	200013d4 	.word	0x200013d4
 80033dc:	20001824 	.word	0x20001824
 80033e0:	20001380 	.word	0x20001380
 80033e4:	2000167c 	.word	0x2000167c
 80033e8:	20000e24 	.word	0x20000e24
 80033ec:	20000f74 	.word	0x20000f74
 80033f0:	200016dc 	.word	0x200016dc
 80033f4:	20000d7c 	.word	0x20000d7c
 80033f8:	2000164c 	.word	0x2000164c
 80033fc:	20000e08 	.word	0x20000e08
 8003400:	20001674 	.word	0x20001674
 8003404:	2000175c 	.word	0x2000175c
 8003408:	200010c4 	.word	0x200010c4
 800340c:	20001884 	.word	0x20001884
 8003410:	200014b4 	.word	0x200014b4
 8003414:	200018ac 	.word	0x200018ac
 8003418:	20001524 	.word	0x20001524
 800341c:	2000186c 	.word	0x2000186c
 8003420:	20001460 	.word	0x20001460
 8003424:	2000188c 	.word	0x2000188c
 8003428:	200014d0 	.word	0x200014d0
 800342c:	20001834 	.word	0x20001834
 8003430:	200013b8 	.word	0x200013b8
 8003434:	2000180c 	.word	0x2000180c
 8003438:	2000132c 	.word	0x2000132c
 800343c:	20001814 	.word	0x20001814
 8003440:	20001348 	.word	0x20001348
 8003444:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003448:	9600      	str	r6, [sp, #0]
 800344a:	4623      	mov	r3, r4
 800344c:	462a      	mov	r2, r5
 800344e:	49c6      	ldr	r1, [pc, #792]	; (8003768 <_GLOBAL__sub_I_REG_FIFO+0x1028>)
 8003450:	48c6      	ldr	r0, [pc, #792]	; (800376c <_GLOBAL__sub_I_REG_FIFO+0x102c>)
 8003452:	f7fd fd2f 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FifoRxByteAddrPtr(reg_fifo_rx_byte_addr_ptr, 1, false, 'r', 0x00, 0xFF),
 8003456:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 800345a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800345e:	f8cd b000 	str.w	fp, [sp]
 8003462:	4623      	mov	r3, r4
 8003464:	462a      	mov	r2, r5
 8003466:	49c2      	ldr	r1, [pc, #776]	; (8003770 <_GLOBAL__sub_I_REG_FIFO+0x1030>)
 8003468:	48c2      	ldr	r0, [pc, #776]	; (8003774 <_GLOBAL__sub_I_REG_FIFO+0x1034>)
 800346a:	f7fd fd23 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
LowDataRateOptimize(reg_low_data_rate_optimize, 1, false, 'w', 0x00, 0x01),
 800346e:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8003472:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003476:	9600      	str	r6, [sp, #0]
 8003478:	4623      	mov	r3, r4
 800347a:	462a      	mov	r2, r5
 800347c:	49be      	ldr	r1, [pc, #760]	; (8003778 <_GLOBAL__sub_I_REG_FIFO+0x1038>)
 800347e:	48bf      	ldr	r0, [pc, #764]	; (800377c <_GLOBAL__sub_I_REG_FIFO+0x103c>)
 8003480:	f7fd fd18 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
AgcAutoOn(reg_agc_auto_on, 1, false, 'w', 0x00, 0x01),
 8003484:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8003488:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800348c:	9600      	str	r6, [sp, #0]
 800348e:	4623      	mov	r3, r4
 8003490:	462a      	mov	r2, r5
 8003492:	49bb      	ldr	r1, [pc, #748]	; (8003780 <_GLOBAL__sub_I_REG_FIFO+0x1040>)
 8003494:	48bb      	ldr	r0, [pc, #748]	; (8003784 <_GLOBAL__sub_I_REG_FIFO+0x1044>)
 8003496:	f7fd fd0d 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PpmCorrection(reg_ppm_correction, 1, false, 'w', 0x00, 0xFF),
 800349a:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 800349e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80034a2:	9600      	str	r6, [sp, #0]
 80034a4:	4623      	mov	r3, r4
 80034a6:	462a      	mov	r2, r5
 80034a8:	49b7      	ldr	r1, [pc, #732]	; (8003788 <_GLOBAL__sub_I_REG_FIFO+0x1048>)
 80034aa:	48b8      	ldr	r0, [pc, #736]	; (800378c <_GLOBAL__sub_I_REG_FIFO+0x104c>)
 80034ac:	f7fd fd02 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FreqError(reg_freq_error, 3, false, 'r', 0x000000, 0x0FFFFF),
 80034b0:	4ab7      	ldr	r2, [pc, #732]	; (8003790 <_GLOBAL__sub_I_REG_FIFO+0x1050>)
 80034b2:	e9cd b400 	strd	fp, r4, [sp]
 80034b6:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80034ba:	4623      	mov	r3, r4
 80034bc:	9202      	str	r2, [sp, #8]
 80034be:	49b5      	ldr	r1, [pc, #724]	; (8003794 <_GLOBAL__sub_I_REG_FIFO+0x1054>)
 80034c0:	2203      	movs	r2, #3
 80034c2:	48b5      	ldr	r0, [pc, #724]	; (8003798 <_GLOBAL__sub_I_REG_FIFO+0x1058>)
 80034c4:	f7fd fcf6 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
RssiWideband(reg_rssi_wideband, 1, false, 'r', 0x00, 0xFF),
 80034c8:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 80034cc:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80034d0:	f8cd b000 	str.w	fp, [sp]
 80034d4:	4623      	mov	r3, r4
 80034d6:	462a      	mov	r2, r5
 80034d8:	49b0      	ldr	r1, [pc, #704]	; (800379c <_GLOBAL__sub_I_REG_FIFO+0x105c>)
 80034da:	48b1      	ldr	r0, [pc, #708]	; (80037a0 <_GLOBAL__sub_I_REG_FIFO+0x1060>)
 80034dc:	f7fd fcea 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
DetectionOptimize(reg_detection_optimize, 1, false, 'w', 0x03, 0x05, reserv_detection_optimize, 1),
 80034e0:	2703      	movs	r7, #3
 80034e2:	2005      	movs	r0, #5
 80034e4:	49af      	ldr	r1, [pc, #700]	; (80037a4 <_GLOBAL__sub_I_REG_FIFO+0x1064>)
 80034e6:	e9cd 7001 	strd	r7, r0, [sp, #4]
 80034ea:	9504      	str	r5, [sp, #16]
 80034ec:	9600      	str	r6, [sp, #0]
 80034ee:	4623      	mov	r3, r4
 80034f0:	462a      	mov	r2, r5
 80034f2:	9103      	str	r1, [sp, #12]
 80034f4:	48ac      	ldr	r0, [pc, #688]	; (80037a8 <_GLOBAL__sub_I_REG_FIFO+0x1068>)
 80034f6:	49ad      	ldr	r1, [pc, #692]	; (80037ac <_GLOBAL__sub_I_REG_FIFO+0x106c>)
 80034f8:	f7fd fcdc 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
InvertIQ(reg_invert_iq, 1, false, 'w', 0x00, 0x01),
 80034fc:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8003500:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003504:	9600      	str	r6, [sp, #0]
 8003506:	4623      	mov	r3, r4
 8003508:	462a      	mov	r2, r5
 800350a:	49a9      	ldr	r1, [pc, #676]	; (80037b0 <_GLOBAL__sub_I_REG_FIFO+0x1070>)
 800350c:	48a9      	ldr	r0, [pc, #676]	; (80037b4 <_GLOBAL__sub_I_REG_FIFO+0x1074>)
 800350e:	f7fd fcd1 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
DetectionThreshold(reg_detection_threshold, 1, false, 'w', 0x0A, 0x0C, reserv_detection_threshold, 1),
 8003512:	200a      	movs	r0, #10
 8003514:	49a8      	ldr	r1, [pc, #672]	; (80037b8 <_GLOBAL__sub_I_REG_FIFO+0x1078>)
 8003516:	f8cd 8008 	str.w	r8, [sp, #8]
 800351a:	9504      	str	r5, [sp, #16]
 800351c:	9600      	str	r6, [sp, #0]
 800351e:	4623      	mov	r3, r4
 8003520:	462a      	mov	r2, r5
 8003522:	9001      	str	r0, [sp, #4]
 8003524:	9103      	str	r1, [sp, #12]
 8003526:	48a5      	ldr	r0, [pc, #660]	; (80037bc <_GLOBAL__sub_I_REG_FIFO+0x107c>)
 8003528:	49a5      	ldr	r1, [pc, #660]	; (80037c0 <_GLOBAL__sub_I_REG_FIFO+0x1080>)
 800352a:	f7fd fcc3 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
SyncWord(reg_sync_word, 1, false, 'w', 0x00, 0xFF),  // , reserv_sync_word, 1),
 800352e:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8003532:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003536:	9600      	str	r6, [sp, #0]
 8003538:	4623      	mov	r3, r4
 800353a:	462a      	mov	r2, r5
 800353c:	49a1      	ldr	r1, [pc, #644]	; (80037c4 <_GLOBAL__sub_I_REG_FIFO+0x1084>)
 800353e:	48a2      	ldr	r0, [pc, #648]	; (80037c8 <_GLOBAL__sub_I_REG_FIFO+0x1088>)
 8003540:	f7fd fcb8 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Dio0Mapping(reg_dio0_mapping, 1, false, 'w', 0x00, 0x03),
 8003544:	e9cd 6400 	strd	r6, r4, [sp]
 8003548:	9702      	str	r7, [sp, #8]
 800354a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800354e:	4623      	mov	r3, r4
 8003550:	462a      	mov	r2, r5
 8003552:	499e      	ldr	r1, [pc, #632]	; (80037cc <_GLOBAL__sub_I_REG_FIFO+0x108c>)
 8003554:	489e      	ldr	r0, [pc, #632]	; (80037d0 <_GLOBAL__sub_I_REG_FIFO+0x1090>)
 8003556:	f7fd fcad 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Dio1Mapping(reg_dio1_mapping, 1, false, 'w', 0x00, 0x03),
 800355a:	e9cd 6400 	strd	r6, r4, [sp]
 800355e:	9702      	str	r7, [sp, #8]
 8003560:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003564:	4623      	mov	r3, r4
 8003566:	462a      	mov	r2, r5
 8003568:	499a      	ldr	r1, [pc, #616]	; (80037d4 <_GLOBAL__sub_I_REG_FIFO+0x1094>)
 800356a:	489b      	ldr	r0, [pc, #620]	; (80037d8 <_GLOBAL__sub_I_REG_FIFO+0x1098>)
 800356c:	f7fd fca2 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Dio2Mapping(reg_dio2_mapping, 1, false, 'w', 0x00, 0x03),
 8003570:	e9cd 6400 	strd	r6, r4, [sp]
 8003574:	9702      	str	r7, [sp, #8]
 8003576:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800357a:	4623      	mov	r3, r4
 800357c:	462a      	mov	r2, r5
 800357e:	4997      	ldr	r1, [pc, #604]	; (80037dc <_GLOBAL__sub_I_REG_FIFO+0x109c>)
 8003580:	4897      	ldr	r0, [pc, #604]	; (80037e0 <_GLOBAL__sub_I_REG_FIFO+0x10a0>)
 8003582:	f7fd fc97 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Dio3Mapping(reg_dio3_mapping, 1, false, 'w', 0x00, 0x03),
 8003586:	e9cd 6400 	strd	r6, r4, [sp]
 800358a:	9702      	str	r7, [sp, #8]
 800358c:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003590:	4623      	mov	r3, r4
 8003592:	462a      	mov	r2, r5
 8003594:	4993      	ldr	r1, [pc, #588]	; (80037e4 <_GLOBAL__sub_I_REG_FIFO+0x10a4>)
 8003596:	4894      	ldr	r0, [pc, #592]	; (80037e8 <_GLOBAL__sub_I_REG_FIFO+0x10a8>)
 8003598:	f7fd fc8c 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Dio4Mapping(reg_dio4_mapping, 1, false, 'w', 0x00, 0x03),
 800359c:	e9cd 6400 	strd	r6, r4, [sp]
 80035a0:	9702      	str	r7, [sp, #8]
 80035a2:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80035a6:	4623      	mov	r3, r4
 80035a8:	462a      	mov	r2, r5
 80035aa:	4990      	ldr	r1, [pc, #576]	; (80037ec <_GLOBAL__sub_I_REG_FIFO+0x10ac>)
 80035ac:	4890      	ldr	r0, [pc, #576]	; (80037f0 <_GLOBAL__sub_I_REG_FIFO+0x10b0>)
 80035ae:	f7fd fc81 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Dio5Mapping(reg_dio5_mapping, 1, false, 'w', 0x00, 0x03),
 80035b2:	e9cd 6400 	strd	r6, r4, [sp]
 80035b6:	9702      	str	r7, [sp, #8]
 80035b8:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80035bc:	4623      	mov	r3, r4
 80035be:	462a      	mov	r2, r5
 80035c0:	498c      	ldr	r1, [pc, #560]	; (80037f4 <_GLOBAL__sub_I_REG_FIFO+0x10b4>)
 80035c2:	488d      	ldr	r0, [pc, #564]	; (80037f8 <_GLOBAL__sub_I_REG_FIFO+0x10b8>)
 80035c4:	f7fd fc76 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
MapPreambleDetect(reg_map_preamble_detect, 1, false, 'w', 0x00, 0x01),
 80035c8:	e9cd 4501 	strd	r4, r5, [sp, #4]
 80035cc:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80035d0:	9600      	str	r6, [sp, #0]
 80035d2:	4623      	mov	r3, r4
 80035d4:	462a      	mov	r2, r5
 80035d6:	4989      	ldr	r1, [pc, #548]	; (80037fc <_GLOBAL__sub_I_REG_FIFO+0x10bc>)
 80035d8:	4889      	ldr	r0, [pc, #548]	; (8003800 <_GLOBAL__sub_I_REG_FIFO+0x10c0>)
 80035da:	f7fd fc6b 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
Version(reg_version, 1, false, 'r', 0x00, 0xFF),
 80035de:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 80035e2:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80035e6:	f8cd b000 	str.w	fp, [sp]
 80035ea:	4623      	mov	r3, r4
 80035ec:	462a      	mov	r2, r5
 80035ee:	4985      	ldr	r1, [pc, #532]	; (8003804 <_GLOBAL__sub_I_REG_FIFO+0x10c4>)
 80035f0:	4885      	ldr	r0, [pc, #532]	; (8003808 <_GLOBAL__sub_I_REG_FIFO+0x10c8>)
 80035f2:	f7fd fc5f 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FastHopOn(reg_fast_hop_on, 1, false, 'w', 0x00, 0x01),
 80035f6:	e9cd 4501 	strd	r4, r5, [sp, #4]
 80035fa:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80035fe:	9600      	str	r6, [sp, #0]
 8003600:	4623      	mov	r3, r4
 8003602:	462a      	mov	r2, r5
 8003604:	4981      	ldr	r1, [pc, #516]	; (800380c <_GLOBAL__sub_I_REG_FIFO+0x10cc>)
 8003606:	4882      	ldr	r0, [pc, #520]	; (8003810 <_GLOBAL__sub_I_REG_FIFO+0x10d0>)
 8003608:	f7fd fc54 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
TcxoInputOn(reg_tcxo_input_on, 1, false, 'w', 0x00, 0x01),
 800360c:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8003610:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003614:	9600      	str	r6, [sp, #0]
 8003616:	4623      	mov	r3, r4
 8003618:	462a      	mov	r2, r5
 800361a:	497e      	ldr	r1, [pc, #504]	; (8003814 <_GLOBAL__sub_I_REG_FIFO+0x10d4>)
 800361c:	487e      	ldr	r0, [pc, #504]	; (8003818 <_GLOBAL__sub_I_REG_FIFO+0x10d8>)
 800361e:	f7fd fc49 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PaDac(reg_pa_dac, 1, false, 'w', 0x04, 0x07, reserv_pa_dac, 2),
 8003622:	2002      	movs	r0, #2
 8003624:	2304      	movs	r3, #4
 8003626:	2207      	movs	r2, #7
BitRateFrac(reg_bit_rate_frac, 1, false, 'w', 0x00, 0x0F),
 8003628:	46c8      	mov	r8, r9
PaDac(reg_pa_dac, 1, false, 'w', 0x04, 0x07, reserv_pa_dac, 2),
 800362a:	497c      	ldr	r1, [pc, #496]	; (800381c <_GLOBAL__sub_I_REG_FIFO+0x10dc>)
 800362c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003630:	e9cd 1003 	strd	r1, r0, [sp, #12]
 8003634:	9600      	str	r6, [sp, #0]
 8003636:	4623      	mov	r3, r4
 8003638:	462a      	mov	r2, r5
 800363a:	4979      	ldr	r1, [pc, #484]	; (8003820 <_GLOBAL__sub_I_REG_FIFO+0x10e0>)
 800363c:	4879      	ldr	r0, [pc, #484]	; (8003824 <_GLOBAL__sub_I_REG_FIFO+0x10e4>)
 800363e:	f7fd fc39 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
FormerTemp(reg_former_temp, 1, false, 'r', 0x00, 0xFF),
 8003642:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8003646:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800364a:	f8cd b000 	str.w	fp, [sp]
 800364e:	4623      	mov	r3, r4
 8003650:	462a      	mov	r2, r5
 8003652:	4975      	ldr	r1, [pc, #468]	; (8003828 <_GLOBAL__sub_I_REG_FIFO+0x10e8>)
 8003654:	4875      	ldr	r0, [pc, #468]	; (800382c <_GLOBAL__sub_I_REG_FIFO+0x10ec>)
 8003656:	f7fd fc2d 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
BitRateFrac(reg_bit_rate_frac, 1, false, 'w', 0x00, 0x0F),
 800365a:	e9cd 6400 	strd	r6, r4, [sp]
 800365e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003662:	4623      	mov	r3, r4
 8003664:	462a      	mov	r2, r5
 8003666:	f8cd 8008 	str.w	r8, [sp, #8]
 800366a:	4971      	ldr	r1, [pc, #452]	; (8003830 <_GLOBAL__sub_I_REG_FIFO+0x10f0>)
 800366c:	4871      	ldr	r0, [pc, #452]	; (8003834 <_GLOBAL__sub_I_REG_FIFO+0x10f4>)
 800366e:	f7fd fc21 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
AgcReferenceLevel(reg_agc_reference_level, 1, false, 'w', 0x00, 0x3F),
 8003672:	233f      	movs	r3, #63	; 0x3f
 8003674:	e9cd 6400 	strd	r6, r4, [sp]
 8003678:	9302      	str	r3, [sp, #8]
 800367a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800367e:	4623      	mov	r3, r4
 8003680:	462a      	mov	r2, r5
 8003682:	496d      	ldr	r1, [pc, #436]	; (8003838 <_GLOBAL__sub_I_REG_FIFO+0x10f8>)
 8003684:	486d      	ldr	r0, [pc, #436]	; (800383c <_GLOBAL__sub_I_REG_FIFO+0x10fc>)
 8003686:	f7fd fc15 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
AgcStep1(reg_agc_step1, 1, false, 'w', 0x00, 0x1F),
 800368a:	231f      	movs	r3, #31
 800368c:	e9cd 6400 	strd	r6, r4, [sp]
 8003690:	9302      	str	r3, [sp, #8]
 8003692:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003696:	4623      	mov	r3, r4
 8003698:	462a      	mov	r2, r5
 800369a:	4969      	ldr	r1, [pc, #420]	; (8003840 <_GLOBAL__sub_I_REG_FIFO+0x1100>)
 800369c:	4869      	ldr	r0, [pc, #420]	; (8003844 <_GLOBAL__sub_I_REG_FIFO+0x1104>)
 800369e:	f7fd fc09 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
AgcStep2(reg_agc_step2, 1, false, 'w', 0x00, 0x0F),
 80036a2:	e9cd 6400 	strd	r6, r4, [sp]
 80036a6:	f8cd 8008 	str.w	r8, [sp, #8]
 80036aa:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80036ae:	4623      	mov	r3, r4
 80036b0:	462a      	mov	r2, r5
 80036b2:	4965      	ldr	r1, [pc, #404]	; (8003848 <_GLOBAL__sub_I_REG_FIFO+0x1108>)
 80036b4:	4865      	ldr	r0, [pc, #404]	; (800384c <_GLOBAL__sub_I_REG_FIFO+0x110c>)
 80036b6:	f7fd fbfd 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
AgcStep3(reg_agc_step3, 1, false, 'w', 0x00, 0x0F),
 80036ba:	e9cd 6400 	strd	r6, r4, [sp]
 80036be:	f8cd 8008 	str.w	r8, [sp, #8]
 80036c2:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80036c6:	4623      	mov	r3, r4
 80036c8:	462a      	mov	r2, r5
 80036ca:	4961      	ldr	r1, [pc, #388]	; (8003850 <_GLOBAL__sub_I_REG_FIFO+0x1110>)
 80036cc:	4861      	ldr	r0, [pc, #388]	; (8003854 <_GLOBAL__sub_I_REG_FIFO+0x1114>)
 80036ce:	f7fd fbf1 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
AgcStep4(reg_agc_step4, 1, false, 'w', 0x00, 0x0F),
 80036d2:	f8cd 8008 	str.w	r8, [sp, #8]
 80036d6:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80036da:	9401      	str	r4, [sp, #4]
 80036dc:	4623      	mov	r3, r4
 80036de:	462a      	mov	r2, r5
 80036e0:	9600      	str	r6, [sp, #0]
 80036e2:	495d      	ldr	r1, [pc, #372]	; (8003858 <_GLOBAL__sub_I_REG_FIFO+0x1118>)
 80036e4:	485d      	ldr	r0, [pc, #372]	; (800385c <_GLOBAL__sub_I_REG_FIFO+0x111c>)
 80036e6:	f7fd fbe5 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
AgcStep5(reg_agc_step5, 1, false, 'w', 0x00, 0x0F),
 80036ea:	f8cd 8008 	str.w	r8, [sp, #8]
 80036ee:	9600      	str	r6, [sp, #0]
 80036f0:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80036f4:	9401      	str	r4, [sp, #4]
 80036f6:	4623      	mov	r3, r4
 80036f8:	462a      	mov	r2, r5
 80036fa:	4959      	ldr	r1, [pc, #356]	; (8003860 <_GLOBAL__sub_I_REG_FIFO+0x1120>)
 80036fc:	4859      	ldr	r0, [pc, #356]	; (8003864 <_GLOBAL__sub_I_REG_FIFO+0x1124>)
 80036fe:	f7fd fbd9 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
PllBandwidth(reg_pll_bandwidth, 1, false, 'w', 0x00, 0x03);
 8003702:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003706:	9401      	str	r4, [sp, #4]
 8003708:	4623      	mov	r3, r4
};
 800370a:	4c57      	ldr	r4, [pc, #348]	; (8003868 <_GLOBAL__sub_I_REG_FIFO+0x1128>)
PllBandwidth(reg_pll_bandwidth, 1, false, 'w', 0x00, 0x03);
 800370c:	9600      	str	r6, [sp, #0]
};
 800370e:	4626      	mov	r6, r4
PllBandwidth(reg_pll_bandwidth, 1, false, 'w', 0x00, 0x03);
 8003710:	462a      	mov	r2, r5
};
 8003712:	4d56      	ldr	r5, [pc, #344]	; (800386c <_GLOBAL__sub_I_REG_FIFO+0x112c>)
PllBandwidth(reg_pll_bandwidth, 1, false, 'w', 0x00, 0x03);
 8003714:	9702      	str	r7, [sp, #8]
 8003716:	4956      	ldr	r1, [pc, #344]	; (8003870 <_GLOBAL__sub_I_REG_FIFO+0x1130>)
 8003718:	4856      	ldr	r0, [pc, #344]	; (8003874 <_GLOBAL__sub_I_REG_FIFO+0x1134>)
 800371a:	f7fd fbcb 	bl	8000eb4 <_ZN13Address_fieldC1EP8RegisterhbcmmPmm>
};
 800371e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003720:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003722:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003726:	4d54      	ldr	r5, [pc, #336]	; (8003878 <_GLOBAL__sub_I_REG_FIFO+0x1138>)
 8003728:	f104 071c 	add.w	r7, r4, #28
 800372c:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003732:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003734:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003738:	4d50      	ldr	r5, [pc, #320]	; (800387c <_GLOBAL__sub_I_REG_FIFO+0x113c>)
 800373a:	f104 0638 	add.w	r6, r4, #56	; 0x38
 800373e:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003742:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003744:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003746:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800374a:	4d4d      	ldr	r5, [pc, #308]	; (8003880 <_GLOBAL__sub_I_REG_FIFO+0x1140>)
 800374c:	f104 0754 	add.w	r7, r4, #84	; 0x54
 8003750:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003754:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003756:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003758:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800375c:	4d49      	ldr	r5, [pc, #292]	; (8003884 <_GLOBAL__sub_I_REG_FIFO+0x1144>)
 800375e:	f104 0670 	add.w	r6, r4, #112	; 0x70
 8003762:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003766:	e08f      	b.n	8003888 <_GLOBAL__sub_I_REG_FIFO+0x1148>
 8003768:	2000173c 	.word	0x2000173c
 800376c:	2000108c 	.word	0x2000108c
 8003770:	200016fc 	.word	0x200016fc
 8003774:	20000fe4 	.word	0x20000fe4
 8003778:	2000178c 	.word	0x2000178c
 800377c:	2000116c 	.word	0x2000116c
 8003780:	2000160c 	.word	0x2000160c
 8003784:	20000c9c 	.word	0x20000c9c
 8003788:	2000182c 	.word	0x2000182c
 800378c:	2000139c 	.word	0x2000139c
 8003790:	000fffff 	.word	0x000fffff
 8003794:	20001724 	.word	0x20001724
 8003798:	20001070 	.word	0x20001070
 800379c:	2000184c 	.word	0x2000184c
 80037a0:	200013f0 	.word	0x200013f0
 80037a4:	20000000 	.word	0x20000000
 80037a8:	20000e40 	.word	0x20000e40
 80037ac:	20001684 	.word	0x20001684
 80037b0:	20001764 	.word	0x20001764
 80037b4:	200010e0 	.word	0x200010e0
 80037b8:	20000004 	.word	0x20000004
 80037bc:	20000e5c 	.word	0x20000e5c
 80037c0:	2000168c 	.word	0x2000168c
 80037c4:	2000189c 	.word	0x2000189c
 80037c8:	200014ec 	.word	0x200014ec
 80037cc:	20001694 	.word	0x20001694
 80037d0:	20000e78 	.word	0x20000e78
 80037d4:	2000169c 	.word	0x2000169c
 80037d8:	20000e94 	.word	0x20000e94
 80037dc:	200016a4 	.word	0x200016a4
 80037e0:	20000eb0 	.word	0x20000eb0
 80037e4:	200016ac 	.word	0x200016ac
 80037e8:	20000ecc 	.word	0x20000ecc
 80037ec:	200016b4 	.word	0x200016b4
 80037f0:	20000ee8 	.word	0x20000ee8
 80037f4:	200016bc 	.word	0x200016bc
 80037f8:	20000f04 	.word	0x20000f04
 80037fc:	2000179c 	.word	0x2000179c
 8003800:	200011a4 	.word	0x200011a4
 8003804:	200018f4 	.word	0x200018f4
 8003808:	200015e8 	.word	0x200015e8
 800380c:	200016c4 	.word	0x200016c4
 8003810:	20000f20 	.word	0x20000f20
 8003814:	200018a4 	.word	0x200018a4
 8003818:	20001508 	.word	0x20001508
 800381c:	20000010 	.word	0x20000010
 8003820:	200017d4 	.word	0x200017d4
 8003824:	20001268 	.word	0x20001268
 8003828:	2000171c 	.word	0x2000171c
 800382c:	20001054 	.word	0x20001054
 8003830:	20001644 	.word	0x20001644
 8003834:	20000d60 	.word	0x20000d60
 8003838:	20001614 	.word	0x20001614
 800383c:	20000cb8 	.word	0x20000cb8
 8003840:	2000161c 	.word	0x2000161c
 8003844:	20000cd4 	.word	0x20000cd4
 8003848:	20001624 	.word	0x20001624
 800384c:	20000cf0 	.word	0x20000cf0
 8003850:	2000162c 	.word	0x2000162c
 8003854:	20000d0c 	.word	0x20000d0c
 8003858:	20001634 	.word	0x20001634
 800385c:	20000d28 	.word	0x20000d28
 8003860:	2000163c 	.word	0x2000163c
 8003864:	20000d44 	.word	0x20000d44
 8003868:	20000318 	.word	0x20000318
 800386c:	20000f90 	.word	0x20000f90
 8003870:	2000181c 	.word	0x2000181c
 8003874:	20001364 	.word	0x20001364
 8003878:	20001150 	.word	0x20001150
 800387c:	20000c80 	.word	0x20000c80
 8003880:	20001188 	.word	0x20001188
 8003884:	200011dc 	.word	0x200011dc
 8003888:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800388a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800388c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003890:	4dcf      	ldr	r5, [pc, #828]	; (8003bd0 <_GLOBAL__sub_I_REG_FIFO+0x1490>)
 8003892:	f104 078c 	add.w	r7, r4, #140	; 0x8c
 8003896:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800389a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800389c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800389e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038a2:	4dcc      	ldr	r5, [pc, #816]	; (8003bd4 <_GLOBAL__sub_I_REG_FIFO+0x1494>)
 80038a4:	f104 06a8 	add.w	r6, r4, #168	; 0xa8
 80038a8:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 80038ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038ae:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038b4:	4dc8      	ldr	r5, [pc, #800]	; (8003bd8 <_GLOBAL__sub_I_REG_FIFO+0x1498>)
 80038b6:	f104 07c4 	add.w	r7, r4, #196	; 0xc4
 80038ba:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 80038be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038c0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80038c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038c6:	4dc5      	ldr	r5, [pc, #788]	; (8003bdc <_GLOBAL__sub_I_REG_FIFO+0x149c>)
 80038c8:	f104 06e0 	add.w	r6, r4, #224	; 0xe0
 80038cc:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 80038d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038d2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038d8:	4dc1      	ldr	r5, [pc, #772]	; (8003be0 <_GLOBAL__sub_I_REG_FIFO+0x14a0>)
 80038da:	f104 07fc 	add.w	r7, r4, #252	; 0xfc
 80038de:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 80038e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038e4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80038e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038ea:	4dbe      	ldr	r5, [pc, #760]	; (8003be4 <_GLOBAL__sub_I_REG_FIFO+0x14a4>)
 80038ec:	f504 768c 	add.w	r6, r4, #280	; 0x118
 80038f0:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 80038f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038f6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038fc:	4dba      	ldr	r5, [pc, #744]	; (8003be8 <_GLOBAL__sub_I_REG_FIFO+0x14a8>)
 80038fe:	f504 779a 	add.w	r7, r4, #308	; 0x134
 8003902:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003906:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003908:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800390a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800390e:	4db7      	ldr	r5, [pc, #732]	; (8003bec <_GLOBAL__sub_I_REG_FIFO+0x14ac>)
 8003910:	f504 76a8 	add.w	r6, r4, #336	; 0x150
 8003914:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003918:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800391a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800391c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003920:	4db3      	ldr	r5, [pc, #716]	; (8003bf0 <_GLOBAL__sub_I_REG_FIFO+0x14b0>)
 8003922:	f504 77b6 	add.w	r7, r4, #364	; 0x16c
 8003926:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800392a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800392c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800392e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003932:	4db0      	ldr	r5, [pc, #704]	; (8003bf4 <_GLOBAL__sub_I_REG_FIFO+0x14b4>)
 8003934:	f504 76c4 	add.w	r6, r4, #392	; 0x188
 8003938:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 800393c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800393e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003940:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003944:	4dac      	ldr	r5, [pc, #688]	; (8003bf8 <_GLOBAL__sub_I_REG_FIFO+0x14b8>)
 8003946:	f504 77d2 	add.w	r7, r4, #420	; 0x1a4
 800394a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800394e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003950:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003952:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003956:	4da9      	ldr	r5, [pc, #676]	; (8003bfc <_GLOBAL__sub_I_REG_FIFO+0x14bc>)
 8003958:	f504 76e0 	add.w	r6, r4, #448	; 0x1c0
 800395c:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003960:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003962:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003964:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003968:	4da5      	ldr	r5, [pc, #660]	; (8003c00 <_GLOBAL__sub_I_REG_FIFO+0x14c0>)
 800396a:	f504 77ee 	add.w	r7, r4, #476	; 0x1dc
 800396e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003972:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003974:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003976:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800397a:	4da2      	ldr	r5, [pc, #648]	; (8003c04 <_GLOBAL__sub_I_REG_FIFO+0x14c4>)
 800397c:	f504 76fc 	add.w	r6, r4, #504	; 0x1f8
 8003980:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003984:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003986:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003988:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800398c:	4d9e      	ldr	r5, [pc, #632]	; (8003c08 <_GLOBAL__sub_I_REG_FIFO+0x14c8>)
 800398e:	f504 7705 	add.w	r7, r4, #532	; 0x214
 8003992:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003996:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003998:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800399a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800399e:	4d9b      	ldr	r5, [pc, #620]	; (8003c0c <_GLOBAL__sub_I_REG_FIFO+0x14cc>)
 80039a0:	f504 760c 	add.w	r6, r4, #560	; 0x230
 80039a4:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 80039a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039aa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80039ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80039b0:	4d97      	ldr	r5, [pc, #604]	; (8003c10 <_GLOBAL__sub_I_REG_FIFO+0x14d0>)
 80039b2:	f504 7713 	add.w	r7, r4, #588	; 0x24c
 80039b6:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 80039ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039bc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80039be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80039c2:	4d94      	ldr	r5, [pc, #592]	; (8003c14 <_GLOBAL__sub_I_REG_FIFO+0x14d4>)
 80039c4:	f504 761a 	add.w	r6, r4, #616	; 0x268
 80039c8:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 80039cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039ce:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80039d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80039d4:	4d90      	ldr	r5, [pc, #576]	; (8003c18 <_GLOBAL__sub_I_REG_FIFO+0x14d8>)
 80039d6:	f504 7721 	add.w	r7, r4, #644	; 0x284
 80039da:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 80039de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039e0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80039e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80039e6:	4d8d      	ldr	r5, [pc, #564]	; (8003c1c <_GLOBAL__sub_I_REG_FIFO+0x14dc>)
 80039e8:	f504 7628 	add.w	r6, r4, #672	; 0x2a0
 80039ec:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 80039f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039f2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80039f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80039f8:	4d89      	ldr	r5, [pc, #548]	; (8003c20 <_GLOBAL__sub_I_REG_FIFO+0x14e0>)
 80039fa:	f504 772f 	add.w	r7, r4, #700	; 0x2bc
 80039fe:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003a02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a04:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003a06:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a0a:	4d86      	ldr	r5, [pc, #536]	; (8003c24 <_GLOBAL__sub_I_REG_FIFO+0x14e4>)
 8003a0c:	f504 7636 	add.w	r6, r4, #728	; 0x2d8
 8003a10:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003a14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a16:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003a18:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a1c:	4d82      	ldr	r5, [pc, #520]	; (8003c28 <_GLOBAL__sub_I_REG_FIFO+0x14e8>)
 8003a1e:	f504 773d 	add.w	r7, r4, #756	; 0x2f4
 8003a22:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003a26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a28:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003a2a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a2e:	4d7f      	ldr	r5, [pc, #508]	; (8003c2c <_GLOBAL__sub_I_REG_FIFO+0x14ec>)
 8003a30:	f504 7644 	add.w	r6, r4, #784	; 0x310
 8003a34:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003a38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a3a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003a3c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a40:	4d7b      	ldr	r5, [pc, #492]	; (8003c30 <_GLOBAL__sub_I_REG_FIFO+0x14f0>)
 8003a42:	f504 774b 	add.w	r7, r4, #812	; 0x32c
 8003a46:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003a4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a4c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003a4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a52:	4d78      	ldr	r5, [pc, #480]	; (8003c34 <_GLOBAL__sub_I_REG_FIFO+0x14f4>)
 8003a54:	f504 7652 	add.w	r6, r4, #840	; 0x348
 8003a58:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003a5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a5e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003a60:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a64:	4d74      	ldr	r5, [pc, #464]	; (8003c38 <_GLOBAL__sub_I_REG_FIFO+0x14f8>)
 8003a66:	f504 7e59 	add.w	lr, r4, #868	; 0x364
 8003a6a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003a6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a70:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8003a74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a78:	4d70      	ldr	r5, [pc, #448]	; (8003c3c <_GLOBAL__sub_I_REG_FIFO+0x14fc>)
 8003a7a:	f504 7960 	add.w	r9, r4, #896	; 0x380
 8003a7e:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 8003a82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a84:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 8003a88:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a8c:	f8df e1c8 	ldr.w	lr, [pc, #456]	; 8003c58 <_GLOBAL__sub_I_REG_FIFO+0x1518>
 8003a90:	f504 7867 	add.w	r8, r4, #924	; 0x39c
 8003a94:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 8003a98:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8003a9c:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 8003aa0:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8003aa4:	f8df e1b4 	ldr.w	lr, [pc, #436]	; 8003c5c <_GLOBAL__sub_I_REG_FIFO+0x151c>
 8003aa8:	f504 7b6e 	add.w	fp, r4, #952	; 0x3b8
 8003aac:	e888 0007 	stmia.w	r8, {r0, r1, r2}
 8003ab0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8003ab4:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 8003ab8:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8003abc:	f8df e1a0 	ldr.w	lr, [pc, #416]	; 8003c60 <_GLOBAL__sub_I_REG_FIFO+0x1520>
 8003ac0:	f504 7a75 	add.w	sl, r4, #980	; 0x3d4
 8003ac4:	e88b 0007 	stmia.w	fp, {r0, r1, r2}
 8003ac8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8003acc:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 8003ad0:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8003ad4:	f8df c18c 	ldr.w	ip, [pc, #396]	; 8003c64 <_GLOBAL__sub_I_REG_FIFO+0x1524>
 8003ad8:	f504 7b7c 	add.w	fp, r4, #1008	; 0x3f0
 8003adc:	e88a 0007 	stmia.w	sl, {r0, r1, r2}
 8003ae0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003ae4:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 8003ae8:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003aec:	4f54      	ldr	r7, [pc, #336]	; (8003c40 <_GLOBAL__sub_I_REG_FIFO+0x1500>)
 8003aee:	f204 4a0c 	addw	sl, r4, #1036	; 0x40c
 8003af2:	e88b 0007 	stmia.w	fp, {r0, r1, r2}
 8003af6:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003af8:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 8003afc:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8003b00:	4e50      	ldr	r6, [pc, #320]	; (8003c44 <_GLOBAL__sub_I_REG_FIFO+0x1504>)
 8003b02:	f504 6b85 	add.w	fp, r4, #1064	; 0x428
 8003b06:	e88a 0007 	stmia.w	sl, {r0, r1, r2}
 8003b0a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003b0c:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 8003b10:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003b14:	4d4c      	ldr	r5, [pc, #304]	; (8003c48 <_GLOBAL__sub_I_REG_FIFO+0x1508>)
 8003b16:	f204 4a44 	addw	sl, r4, #1092	; 0x444
 8003b1a:	e88b 0007 	stmia.w	fp, {r0, r1, r2}
 8003b1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b20:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 8003b24:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003b28:	f8df 913c 	ldr.w	r9, [pc, #316]	; 8003c68 <_GLOBAL__sub_I_REG_FIFO+0x1528>
 8003b2c:	f504 6b8c 	add.w	fp, r4, #1120	; 0x460
 8003b30:	e88a 0007 	stmia.w	sl, {r0, r1, r2}
 8003b34:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 8003b38:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 8003b3c:	e899 0007 	ldmia.w	r9, {r0, r1, r2}
 8003b40:	f8df 8128 	ldr.w	r8, [pc, #296]	; 8003c6c <_GLOBAL__sub_I_REG_FIFO+0x152c>
 8003b44:	f204 497c 	addw	r9, r4, #1148	; 0x47c
 8003b48:	e88b 0007 	stmia.w	fp, {r0, r1, r2}
 8003b4c:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 8003b50:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 8003b54:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 8003b58:	f8df e114 	ldr.w	lr, [pc, #276]	; 8003c70 <_GLOBAL__sub_I_REG_FIFO+0x1530>
 8003b5c:	f504 6b93 	add.w	fp, r4, #1176	; 0x498
 8003b60:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 8003b64:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8003b68:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 8003b6c:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8003b70:	f8df c100 	ldr.w	ip, [pc, #256]	; 8003c74 <_GLOBAL__sub_I_REG_FIFO+0x1534>
 8003b74:	f204 49b4 	addw	r9, r4, #1204	; 0x4b4
 8003b78:	e88b 0007 	stmia.w	fp, {r0, r1, r2}
 8003b7c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003b80:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 8003b84:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003b88:	4f30      	ldr	r7, [pc, #192]	; (8003c4c <_GLOBAL__sub_I_REG_FIFO+0x150c>)
 8003b8a:	f504 6b9a 	add.w	fp, r4, #1232	; 0x4d0
 8003b8e:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 8003b92:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003b94:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 8003b98:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8003b9c:	4e2c      	ldr	r6, [pc, #176]	; (8003c50 <_GLOBAL__sub_I_REG_FIFO+0x1510>)
 8003b9e:	f204 49ec 	addw	r9, r4, #1260	; 0x4ec
 8003ba2:	e88b 0007 	stmia.w	fp, {r0, r1, r2}
 8003ba6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003ba8:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 8003bac:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003bb0:	4d28      	ldr	r5, [pc, #160]	; (8003c54 <_GLOBAL__sub_I_REG_FIFO+0x1514>)
 8003bb2:	f504 6ba1 	add.w	fp, r4, #1288	; 0x508
 8003bb6:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 8003bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bbc:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 8003bc0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003bc4:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 8003c78 <_GLOBAL__sub_I_REG_FIFO+0x1538>
 8003bc8:	f204 5924 	addw	r9, r4, #1316	; 0x524
 8003bcc:	e056      	b.n	8003c7c <_GLOBAL__sub_I_REG_FIFO+0x153c>
 8003bce:	bf00      	nop
 8003bd0:	200010a8 	.word	0x200010a8
 8003bd4:	200012a0 	.word	0x200012a0
 8003bd8:	200011c0 	.word	0x200011c0
 8003bdc:	2000124c 	.word	0x2000124c
 8003be0:	20001284 	.word	0x20001284
 8003be4:	20001214 	.word	0x20001214
 8003be8:	20001230 	.word	0x20001230
 8003bec:	20001134 	.word	0x20001134
 8003bf0:	20001118 	.word	0x20001118
 8003bf4:	200010fc 	.word	0x200010fc
 8003bf8:	20000fac 	.word	0x20000fac
 8003bfc:	20001038 	.word	0x20001038
 8003c00:	20000fc8 	.word	0x20000fc8
 8003c04:	2000101c 	.word	0x2000101c
 8003c08:	20001498 	.word	0x20001498
 8003c0c:	20001444 	.word	0x20001444
 8003c10:	20001310 	.word	0x20001310
 8003c14:	200015b0 	.word	0x200015b0
 8003c18:	2000155c 	.word	0x2000155c
 8003c1c:	20000dec 	.word	0x20000dec
 8003c20:	20000f58 	.word	0x20000f58
 8003c24:	20000db4 	.word	0x20000db4
 8003c28:	2000147c 	.word	0x2000147c
 8003c2c:	20001428 	.word	0x20001428
 8003c30:	200012f4 	.word	0x200012f4
 8003c34:	20001578 	.word	0x20001578
 8003c38:	20001540 	.word	0x20001540
 8003c3c:	20000dd0 	.word	0x20000dd0
 8003c40:	200015cc 	.word	0x200015cc
 8003c44:	2000140c 	.word	0x2000140c
 8003c48:	200011f8 	.word	0x200011f8
 8003c4c:	20000e24 	.word	0x20000e24
 8003c50:	20000f74 	.word	0x20000f74
 8003c54:	20000d7c 	.word	0x20000d7c
 8003c58:	20000f3c 	.word	0x20000f3c
 8003c5c:	20000d98 	.word	0x20000d98
 8003c60:	20001000 	.word	0x20001000
 8003c64:	20001594 	.word	0x20001594
 8003c68:	200012d8 	.word	0x200012d8
 8003c6c:	200012bc 	.word	0x200012bc
 8003c70:	200013d4 	.word	0x200013d4
 8003c74:	20001380 	.word	0x20001380
 8003c78:	20000e08 	.word	0x20000e08
 8003c7c:	e88b 0007 	stmia.w	fp, {r0, r1, r2}
 8003c80:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 8003c84:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 8003c88:	e89a 0007 	ldmia.w	sl, {r0, r1, r2}
 8003c8c:	f8df 8360 	ldr.w	r8, [pc, #864]	; 8003ff0 <_GLOBAL__sub_I_REG_FIFO+0x18b0>
 8003c90:	f504 6aa8 	add.w	sl, r4, #1344	; 0x540
 8003c94:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 8003c98:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 8003c9c:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 8003ca0:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 8003ca4:	f8df e34c 	ldr.w	lr, [pc, #844]	; 8003ff4 <_GLOBAL__sub_I_REG_FIFO+0x18b4>
 8003ca8:	f204 585c 	addw	r8, r4, #1372	; 0x55c
 8003cac:	e88a 0007 	stmia.w	sl, {r0, r1, r2}
 8003cb0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8003cb4:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 8003cb8:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8003cbc:	f8df c338 	ldr.w	ip, [pc, #824]	; 8003ff8 <_GLOBAL__sub_I_REG_FIFO+0x18b8>
 8003cc0:	f504 6eaf 	add.w	lr, r4, #1400	; 0x578
 8003cc4:	e888 0007 	stmia.w	r8, {r0, r1, r2}
 8003cc8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003ccc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8003cd0:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003cd4:	4fa7      	ldr	r7, [pc, #668]	; (8003f74 <_GLOBAL__sub_I_REG_FIFO+0x1834>)
 8003cd6:	f204 5c94 	addw	ip, r4, #1428	; 0x594
 8003cda:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 8003cde:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003ce0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003ce4:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8003ce8:	4ea3      	ldr	r6, [pc, #652]	; (8003f78 <_GLOBAL__sub_I_REG_FIFO+0x1838>)
 8003cea:	f504 67b6 	add.w	r7, r4, #1456	; 0x5b0
 8003cee:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8003cf2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003cf4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003cf6:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003cfa:	4da0      	ldr	r5, [pc, #640]	; (8003f7c <_GLOBAL__sub_I_REG_FIFO+0x183c>)
 8003cfc:	f204 56cc 	addw	r6, r4, #1484	; 0x5cc
 8003d00:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003d04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d06:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003d08:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d0c:	4d9c      	ldr	r5, [pc, #624]	; (8003f80 <_GLOBAL__sub_I_REG_FIFO+0x1840>)
 8003d0e:	f504 67bd 	add.w	r7, r4, #1512	; 0x5e8
 8003d12:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003d16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d18:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003d1a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d1e:	4d99      	ldr	r5, [pc, #612]	; (8003f84 <_GLOBAL__sub_I_REG_FIFO+0x1844>)
 8003d20:	f204 6604 	addw	r6, r4, #1540	; 0x604
 8003d24:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003d28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d2a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003d2c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d30:	4d95      	ldr	r5, [pc, #596]	; (8003f88 <_GLOBAL__sub_I_REG_FIFO+0x1848>)
 8003d32:	f504 67c4 	add.w	r7, r4, #1568	; 0x620
 8003d36:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d3c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003d3e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d42:	4d92      	ldr	r5, [pc, #584]	; (8003f8c <_GLOBAL__sub_I_REG_FIFO+0x184c>)
 8003d44:	f204 663c 	addw	r6, r4, #1596	; 0x63c
 8003d48:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003d4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d4e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003d50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d54:	4d8e      	ldr	r5, [pc, #568]	; (8003f90 <_GLOBAL__sub_I_REG_FIFO+0x1850>)
 8003d56:	f504 67cb 	add.w	r7, r4, #1624	; 0x658
 8003d5a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003d5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d60:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003d62:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d66:	4d8b      	ldr	r5, [pc, #556]	; (8003f94 <_GLOBAL__sub_I_REG_FIFO+0x1854>)
 8003d68:	f204 6674 	addw	r6, r4, #1652	; 0x674
 8003d6c:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003d70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d72:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003d74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d78:	4d87      	ldr	r5, [pc, #540]	; (8003f98 <_GLOBAL__sub_I_REG_FIFO+0x1858>)
 8003d7a:	f504 67d2 	add.w	r7, r4, #1680	; 0x690
 8003d7e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003d82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d84:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003d86:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d8a:	4d84      	ldr	r5, [pc, #528]	; (8003f9c <_GLOBAL__sub_I_REG_FIFO+0x185c>)
 8003d8c:	f204 66ac 	addw	r6, r4, #1708	; 0x6ac
 8003d90:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003d94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d96:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003d98:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d9c:	4d80      	ldr	r5, [pc, #512]	; (8003fa0 <_GLOBAL__sub_I_REG_FIFO+0x1860>)
 8003d9e:	f504 67d9 	add.w	r7, r4, #1736	; 0x6c8
 8003da2:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003da6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003da8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003daa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003dae:	4d7d      	ldr	r5, [pc, #500]	; (8003fa4 <_GLOBAL__sub_I_REG_FIFO+0x1864>)
 8003db0:	f204 66e4 	addw	r6, r4, #1764	; 0x6e4
 8003db4:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003db8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003dba:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003dbc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003dc0:	4d79      	ldr	r5, [pc, #484]	; (8003fa8 <_GLOBAL__sub_I_REG_FIFO+0x1868>)
 8003dc2:	f504 67e0 	add.w	r7, r4, #1792	; 0x700
 8003dc6:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003dca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003dcc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003dce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003dd2:	4d76      	ldr	r5, [pc, #472]	; (8003fac <_GLOBAL__sub_I_REG_FIFO+0x186c>)
 8003dd4:	f204 761c 	addw	r6, r4, #1820	; 0x71c
 8003dd8:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003ddc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003dde:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003de0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003de4:	4d72      	ldr	r5, [pc, #456]	; (8003fb0 <_GLOBAL__sub_I_REG_FIFO+0x1870>)
 8003de6:	f504 67e7 	add.w	r7, r4, #1848	; 0x738
 8003dea:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003dee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003df0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003df2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003df6:	4d6f      	ldr	r5, [pc, #444]	; (8003fb4 <_GLOBAL__sub_I_REG_FIFO+0x1874>)
 8003df8:	f204 7654 	addw	r6, r4, #1876	; 0x754
 8003dfc:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003e00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e02:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003e04:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003e08:	4d6b      	ldr	r5, [pc, #428]	; (8003fb8 <_GLOBAL__sub_I_REG_FIFO+0x1878>)
 8003e0a:	f504 67ee 	add.w	r7, r4, #1904	; 0x770
 8003e0e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003e12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e14:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003e16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003e1a:	4d68      	ldr	r5, [pc, #416]	; (8003fbc <_GLOBAL__sub_I_REG_FIFO+0x187c>)
 8003e1c:	f204 768c 	addw	r6, r4, #1932	; 0x78c
 8003e20:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003e24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e26:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003e28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003e2c:	4d64      	ldr	r5, [pc, #400]	; (8003fc0 <_GLOBAL__sub_I_REG_FIFO+0x1880>)
 8003e2e:	f504 67f5 	add.w	r7, r4, #1960	; 0x7a8
 8003e32:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003e36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e38:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003e3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003e3e:	4d61      	ldr	r5, [pc, #388]	; (8003fc4 <_GLOBAL__sub_I_REG_FIFO+0x1884>)
 8003e40:	f204 76c4 	addw	r6, r4, #1988	; 0x7c4
 8003e44:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003e48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e4a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003e4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003e50:	4d5d      	ldr	r5, [pc, #372]	; (8003fc8 <_GLOBAL__sub_I_REG_FIFO+0x1888>)
 8003e52:	f504 67fc 	add.w	r7, r4, #2016	; 0x7e0
 8003e56:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003e5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e5c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003e5e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003e62:	4d5a      	ldr	r5, [pc, #360]	; (8003fcc <_GLOBAL__sub_I_REG_FIFO+0x188c>)
 8003e64:	f204 76fc 	addw	r6, r4, #2044	; 0x7fc
 8003e68:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003e6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e6e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003e70:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003e74:	4d56      	ldr	r5, [pc, #344]	; (8003fd0 <_GLOBAL__sub_I_REG_FIFO+0x1890>)
 8003e76:	f604 0718 	addw	r7, r4, #2072	; 0x818
 8003e7a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003e7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e80:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003e82:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003e86:	4d53      	ldr	r5, [pc, #332]	; (8003fd4 <_GLOBAL__sub_I_REG_FIFO+0x1894>)
 8003e88:	f604 0634 	addw	r6, r4, #2100	; 0x834
 8003e8c:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003e90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e92:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003e94:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003e98:	4d4f      	ldr	r5, [pc, #316]	; (8003fd8 <_GLOBAL__sub_I_REG_FIFO+0x1898>)
 8003e9a:	f504 6705 	add.w	r7, r4, #2128	; 0x850
 8003e9e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003ea2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ea4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003ea6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003eaa:	4d4c      	ldr	r5, [pc, #304]	; (8003fdc <_GLOBAL__sub_I_REG_FIFO+0x189c>)
 8003eac:	f604 0c6c 	addw	ip, r4, #2156	; 0x86c
 8003eb0:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8003eb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003eb6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003eba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003ebe:	4d48      	ldr	r5, [pc, #288]	; (8003fe0 <_GLOBAL__sub_I_REG_FIFO+0x18a0>)
 8003ec0:	f604 0e88 	addw	lr, r4, #2184	; 0x888
 8003ec4:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8003ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003eca:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8003ece:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003ed2:	f8df c128 	ldr.w	ip, [pc, #296]	; 8003ffc <_GLOBAL__sub_I_REG_FIFO+0x18bc>
 8003ed6:	f604 08a4 	addw	r8, r4, #2212	; 0x8a4
 8003eda:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 8003ede:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003ee2:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 8003ee6:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003eea:	f8df c114 	ldr.w	ip, [pc, #276]	; 8004000 <_GLOBAL__sub_I_REG_FIFO+0x18c0>
 8003eee:	f504 6e0c 	add.w	lr, r4, #2240	; 0x8c0
 8003ef2:	e888 0007 	stmia.w	r8, {r0, r1, r2}
 8003ef6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003efa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8003efe:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003f02:	f8df c100 	ldr.w	ip, [pc, #256]	; 8004004 <_GLOBAL__sub_I_REG_FIFO+0x18c4>
 8003f06:	f604 08dc 	addw	r8, r4, #2268	; 0x8dc
 8003f0a:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 8003f0e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003f12:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 8003f16:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003f1a:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 8004008 <_GLOBAL__sub_I_REG_FIFO+0x18c8>
 8003f1e:	f604 0ef8 	addw	lr, r4, #2296	; 0x8f8
 8003f22:	e888 0007 	stmia.w	r8, {r0, r1, r2}
 8003f26:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003f2a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8003f2e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003f32:	4e2c      	ldr	r6, [pc, #176]	; (8003fe4 <_GLOBAL__sub_I_REG_FIFO+0x18a4>)
 8003f34:	f604 1c14 	addw	ip, r4, #2324	; 0x914
 8003f38:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 8003f3c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003f3e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003f42:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003f46:	4f28      	ldr	r7, [pc, #160]	; (8003fe8 <_GLOBAL__sub_I_REG_FIFO+0x18a8>)
 8003f48:	f504 6613 	add.w	r6, r4, #2352	; 0x930
 8003f4c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8003f50:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003f52:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003f54:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8003f58:	4d24      	ldr	r5, [pc, #144]	; (8003fec <_GLOBAL__sub_I_REG_FIFO+0x18ac>)
 8003f5a:	f604 144c 	addw	r4, r4, #2380	; 0x94c
 8003f5e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8003f62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f66:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003f6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003f6e:	b007      	add	sp, #28
 8003f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f74:	20001460 	.word	0x20001460
 8003f78:	200014d0 	.word	0x200014d0
 8003f7c:	200013b8 	.word	0x200013b8
 8003f80:	2000132c 	.word	0x2000132c
 8003f84:	20001348 	.word	0x20001348
 8003f88:	2000108c 	.word	0x2000108c
 8003f8c:	20000fe4 	.word	0x20000fe4
 8003f90:	2000116c 	.word	0x2000116c
 8003f94:	20000c9c 	.word	0x20000c9c
 8003f98:	2000139c 	.word	0x2000139c
 8003f9c:	20001070 	.word	0x20001070
 8003fa0:	200013f0 	.word	0x200013f0
 8003fa4:	20000e40 	.word	0x20000e40
 8003fa8:	200010e0 	.word	0x200010e0
 8003fac:	20000e5c 	.word	0x20000e5c
 8003fb0:	200014ec 	.word	0x200014ec
 8003fb4:	20000e78 	.word	0x20000e78
 8003fb8:	20000e94 	.word	0x20000e94
 8003fbc:	20000eb0 	.word	0x20000eb0
 8003fc0:	20000ecc 	.word	0x20000ecc
 8003fc4:	20000ee8 	.word	0x20000ee8
 8003fc8:	20000f04 	.word	0x20000f04
 8003fcc:	200015e8 	.word	0x200015e8
 8003fd0:	20000f20 	.word	0x20000f20
 8003fd4:	20001508 	.word	0x20001508
 8003fd8:	20001268 	.word	0x20001268
 8003fdc:	20001054 	.word	0x20001054
 8003fe0:	20000d60 	.word	0x20000d60
 8003fe4:	20000d28 	.word	0x20000d28
 8003fe8:	20000d44 	.word	0x20000d44
 8003fec:	20001364 	.word	0x20001364
 8003ff0:	200010c4 	.word	0x200010c4
 8003ff4:	200014b4 	.word	0x200014b4
 8003ff8:	20001524 	.word	0x20001524
 8003ffc:	20000cb8 	.word	0x20000cb8
 8004000:	20000cd4 	.word	0x20000cd4
 8004004:	20000cf0 	.word	0x20000cf0
 8004008:	20000d0c 	.word	0x20000d0c

0800400c <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 800400c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004010:	2a0a      	cmp	r2, #10
 8004012:	4617      	mov	r7, r2
 8004014:	b086      	sub	sp, #24
 8004016:	bf28      	it	cs
 8004018:	270a      	movcs	r7, #10
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 80b9 	beq.w	8004192 <bme280_set_regs+0x186>
 8004020:	685c      	ldr	r4, [r3, #4]
 8004022:	2c00      	cmp	r4, #0
 8004024:	f000 80b5 	beq.w	8004192 <bme280_set_regs+0x186>
 8004028:	689e      	ldr	r6, [r3, #8]
 800402a:	2e00      	cmp	r6, #0
 800402c:	f000 80b1 	beq.w	8004192 <bme280_set_regs+0x186>
 8004030:	68dc      	ldr	r4, [r3, #12]
 8004032:	2c00      	cmp	r4, #0
 8004034:	f000 80ad 	beq.w	8004192 <bme280_set_regs+0x186>
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8004038:	2800      	cmp	r0, #0
 800403a:	f000 80aa 	beq.w	8004192 <bme280_set_regs+0x186>
 800403e:	2900      	cmp	r1, #0
 8004040:	f000 80a7 	beq.w	8004192 <bme280_set_regs+0x186>
		if (len != 0) {
 8004044:	2a00      	cmp	r2, #0
 8004046:	f000 80a7 	beq.w	8004198 <bme280_set_regs+0x18c>
			if (dev->intf != BME280_I2C_INTF) {
 800404a:	789c      	ldrb	r4, [r3, #2]
			temp_buff[0] = reg_data[0];
 800404c:	780d      	ldrb	r5, [r1, #0]
			if (dev->intf != BME280_I2C_INTF) {
 800404e:	2c01      	cmp	r4, #1
			temp_buff[0] = reg_data[0];
 8004050:	f88d 5004 	strb.w	r5, [sp, #4]
			if (dev->intf != BME280_I2C_INTF) {
 8004054:	d06e      	beq.n	8004134 <bme280_set_regs+0x128>
 8004056:	4245      	negs	r5, r0
 8004058:	f005 0503 	and.w	r5, r5, #3
 800405c:	1e7c      	subs	r4, r7, #1
 800405e:	1cee      	adds	r6, r5, #3
 8004060:	b2e4      	uxtb	r4, r4
 8004062:	42b4      	cmp	r4, r6
 8004064:	fa5f f887 	uxtb.w	r8, r7
 8004068:	f0c0 8091 	bcc.w	800418e <bme280_set_regs+0x182>
 800406c:	2d00      	cmp	r5, #0
 800406e:	f000 8086 	beq.w	800417e <bme280_set_regs+0x172>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8004072:	7804      	ldrb	r4, [r0, #0]
 8004074:	2d01      	cmp	r5, #1
 8004076:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 800407a:	7004      	strb	r4, [r0, #0]
 800407c:	f000 8085 	beq.w	800418a <bme280_set_regs+0x17e>
 8004080:	7844      	ldrb	r4, [r0, #1]
 8004082:	2d03      	cmp	r5, #3
 8004084:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 8004088:	7044      	strb	r4, [r0, #1]
 800408a:	d17b      	bne.n	8004184 <bme280_set_regs+0x178>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800408c:	46ae      	mov	lr, r5
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 800408e:	7884      	ldrb	r4, [r0, #2]
 8004090:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 8004094:	7084      	strb	r4, [r0, #2]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8004096:	2600      	movs	r6, #0
 8004098:	eba8 0805 	sub.w	r8, r8, r5
 800409c:	fa5f f888 	uxtb.w	r8, r8
 80040a0:	4405      	add	r5, r0
 80040a2:	ea4f 0a98 	mov.w	sl, r8, lsr #2
 80040a6:	f1a5 0c04 	sub.w	ip, r5, #4
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80040aa:	f85c 4f04 	ldr.w	r4, [ip, #4]!
 80040ae:	3601      	adds	r6, #1
 80040b0:	fa5f f986 	uxtb.w	r9, r6
 80040b4:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 80040b8:	45ca      	cmp	sl, r9
 80040ba:	f845 4b04 	str.w	r4, [r5], #4
 80040be:	d8f4      	bhi.n	80040aa <bme280_set_regs+0x9e>
 80040c0:	f008 05fc 	and.w	r5, r8, #252	; 0xfc
 80040c4:	eb0e 0405 	add.w	r4, lr, r5
 80040c8:	45a8      	cmp	r8, r5
 80040ca:	b2e4      	uxtb	r4, r4
 80040cc:	d031      	beq.n	8004132 <bme280_set_regs+0x126>
 80040ce:	5d06      	ldrb	r6, [r0, r4]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80040d0:	1c65      	adds	r5, r4, #1
 80040d2:	b2ed      	uxtb	r5, r5
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80040d4:	f006 067f 	and.w	r6, r6, #127	; 0x7f
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80040d8:	42bd      	cmp	r5, r7
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80040da:	5506      	strb	r6, [r0, r4]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80040dc:	d229      	bcs.n	8004132 <bme280_set_regs+0x126>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80040de:	f810 c005 	ldrb.w	ip, [r0, r5]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80040e2:	1ca6      	adds	r6, r4, #2
 80040e4:	b2f6      	uxtb	r6, r6
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80040e6:	f00c 0c7f 	and.w	ip, ip, #127	; 0x7f
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80040ea:	42b7      	cmp	r7, r6
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80040ec:	f800 c005 	strb.w	ip, [r0, r5]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80040f0:	d91f      	bls.n	8004132 <bme280_set_regs+0x126>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80040f2:	f810 c006 	ldrb.w	ip, [r0, r6]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80040f6:	1ce5      	adds	r5, r4, #3
 80040f8:	b2ed      	uxtb	r5, r5
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80040fa:	f00c 0c7f 	and.w	ip, ip, #127	; 0x7f
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80040fe:	42af      	cmp	r7, r5
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8004100:	f800 c006 	strb.w	ip, [r0, r6]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8004104:	d915      	bls.n	8004132 <bme280_set_regs+0x126>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8004106:	f810 c005 	ldrb.w	ip, [r0, r5]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800410a:	1d26      	adds	r6, r4, #4
 800410c:	b2f6      	uxtb	r6, r6
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 800410e:	f00c 0c7f 	and.w	ip, ip, #127	; 0x7f
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8004112:	42b7      	cmp	r7, r6
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8004114:	f800 c005 	strb.w	ip, [r0, r5]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8004118:	d90b      	bls.n	8004132 <bme280_set_regs+0x126>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 800411a:	5d85      	ldrb	r5, [r0, r6]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800411c:	3405      	adds	r4, #5
 800411e:	b2e4      	uxtb	r4, r4
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8004120:	f005 057f 	and.w	r5, r5, #127	; 0x7f
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8004124:	42a7      	cmp	r7, r4
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8004126:	5585      	strb	r5, [r0, r6]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8004128:	d903      	bls.n	8004132 <bme280_set_regs+0x126>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 800412a:	5d05      	ldrb	r5, [r0, r4]
 800412c:	f005 057f 	and.w	r5, r5, #127	; 0x7f
 8004130:	5505      	strb	r5, [r0, r4]
 8004132:	689e      	ldr	r6, [r3, #8]
			if (len > 1) {
 8004134:	2a01      	cmp	r2, #1
 8004136:	d01f      	beq.n	8004178 <bme280_set_regs+0x16c>
 8004138:	aa01      	add	r2, sp, #4
 800413a:	4615      	mov	r5, r2
 800413c:	4684      	mov	ip, r0
 800413e:	2401      	movs	r4, #1
 8004140:	3401      	adds	r4, #1
		temp_buff[(index * 2) - 1] = reg_addr[index];
 8004142:	f81c 9f01 	ldrb.w	r9, [ip, #1]!
		temp_buff[index * 2] = reg_data[index];
 8004146:	f811 8f01 	ldrb.w	r8, [r1, #1]!
	for (index = 1; index < len; index++) {
 800414a:	fa5f fe84 	uxtb.w	lr, r4
 800414e:	4577      	cmp	r7, lr
		temp_buff[(index * 2) - 1] = reg_addr[index];
 8004150:	f885 9001 	strb.w	r9, [r5, #1]
		temp_buff[index * 2] = reg_data[index];
 8004154:	f805 8f02 	strb.w	r8, [r5, #2]!
	for (index = 1; index < len; index++) {
 8004158:	d8f2      	bhi.n	8004140 <bme280_set_regs+0x134>
				temp_len = ((len * 2) - 1);
 800415a:	007f      	lsls	r7, r7, #1
 800415c:	3f01      	subs	r7, #1
 800415e:	b2bf      	uxth	r7, r7
 8004160:	461c      	mov	r4, r3
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8004162:	7801      	ldrb	r1, [r0, #0]
 8004164:	463b      	mov	r3, r7
 8004166:	7860      	ldrb	r0, [r4, #1]
 8004168:	47b0      	blx	r6
				rslt = BME280_E_COMM_FAIL;
 800416a:	2800      	cmp	r0, #0
 800416c:	bf18      	it	ne
 800416e:	f06f 0003 	mvnne.w	r0, #3
}
 8004172:	b006      	add	sp, #24
 8004174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				temp_len = len;
 8004178:	4617      	mov	r7, r2
 800417a:	aa01      	add	r2, sp, #4
 800417c:	e7f0      	b.n	8004160 <bme280_set_regs+0x154>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800417e:	f04f 0e00 	mov.w	lr, #0
 8004182:	e788      	b.n	8004096 <bme280_set_regs+0x8a>
 8004184:	f04f 0e02 	mov.w	lr, #2
 8004188:	e785      	b.n	8004096 <bme280_set_regs+0x8a>
 800418a:	46ae      	mov	lr, r5
 800418c:	e783      	b.n	8004096 <bme280_set_regs+0x8a>
 800418e:	2400      	movs	r4, #0
 8004190:	e79d      	b.n	80040ce <bme280_set_regs+0xc2>
		rslt = BME280_E_NULL_PTR;
 8004192:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004196:	e7ec      	b.n	8004172 <bme280_set_regs+0x166>
			rslt = BME280_E_INVALID_LEN;
 8004198:	f06f 0002 	mvn.w	r0, #2
 800419c:	e7e9      	b.n	8004172 <bme280_set_regs+0x166>
 800419e:	bf00      	nop

080041a0 <put_device_to_sleep>:
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80041a0:	2800      	cmp	r0, #0
 80041a2:	f000 80ba 	beq.w	800431a <put_device_to_sleep+0x17a>
{
 80041a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80041aa:	6845      	ldr	r5, [r0, #4]
{
 80041ac:	b089      	sub	sp, #36	; 0x24
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80041ae:	2d00      	cmp	r5, #0
 80041b0:	f000 808b 	beq.w	80042ca <put_device_to_sleep+0x12a>
 80041b4:	6883      	ldr	r3, [r0, #8]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 8087 	beq.w	80042ca <put_device_to_sleep+0x12a>
 80041bc:	68c3      	ldr	r3, [r0, #12]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f000 8083 	beq.w	80042ca <put_device_to_sleep+0x12a>
 80041c4:	4604      	mov	r4, r0
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80041c6:	2304      	movs	r3, #4
 80041c8:	aa02      	add	r2, sp, #8
 80041ca:	21f2      	movs	r1, #242	; 0xf2
 80041cc:	7840      	ldrb	r0, [r0, #1]
 80041ce:	47a8      	blx	r5
		if (rslt != BME280_OK)
 80041d0:	2800      	cmp	r0, #0
 80041d2:	d17f      	bne.n	80042d4 <put_device_to_sleep+0x134>
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80041d4:	6863      	ldr	r3, [r4, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d077      	beq.n	80042ca <put_device_to_sleep+0x12a>
 80041da:	68a7      	ldr	r7, [r4, #8]
 80041dc:	2f00      	cmp	r7, #0
 80041de:	d074      	beq.n	80042ca <put_device_to_sleep+0x12a>
 80041e0:	68e3      	ldr	r3, [r4, #12]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d071      	beq.n	80042ca <put_device_to_sleep+0x12a>
			temp_buff[0] = reg_data[0];
 80041e6:	22b6      	movs	r2, #182	; 0xb6
			if (dev->intf != BME280_I2C_INTF) {
 80041e8:	78a3      	ldrb	r3, [r4, #2]
			temp_buff[0] = reg_data[0];
 80041ea:	ad08      	add	r5, sp, #32
	uint8_t reg_addr = BME280_RESET_ADDR;
 80041ec:	2b01      	cmp	r3, #1
			temp_buff[0] = reg_data[0];
 80041ee:	f805 2d14 	strb.w	r2, [r5, #-20]!
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 80041f2:	f04f 0301 	mov.w	r3, #1
 80041f6:	462a      	mov	r2, r5
 80041f8:	bf14      	ite	ne
 80041fa:	2160      	movne	r1, #96	; 0x60
 80041fc:	21e0      	moveq	r1, #224	; 0xe0
 80041fe:	7860      	ldrb	r0, [r4, #1]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8004200:	f89d 6008 	ldrb.w	r6, [sp, #8]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8004204:	f89d 900a 	ldrb.w	r9, [sp, #10]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8004208:	f89d 800b 	ldrb.w	r8, [sp, #11]
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 800420c:	47b8      	blx	r7
		dev->delay_ms(2);
 800420e:	68e3      	ldr	r3, [r4, #12]
			if (rslt != BME280_OK)
 8004210:	2800      	cmp	r0, #0
 8004212:	d17d      	bne.n	8004310 <put_device_to_sleep+0x170>
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8004214:	27f2      	movs	r7, #242	; 0xf2
		dev->delay_ms(2);
 8004216:	2002      	movs	r0, #2
 8004218:	4798      	blx	r3
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 800421a:	f006 0307 	and.w	r3, r6, #7
	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800421e:	a908      	add	r1, sp, #32
 8004220:	f801 3d1a 	strb.w	r3, [r1, #-26]!
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8004224:	2201      	movs	r2, #1
 8004226:	4623      	mov	r3, r4
 8004228:	4628      	mov	r0, r5
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800422a:	f88d 700c 	strb.w	r7, [sp, #12]
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800422e:	f7ff feed 	bl	800400c <bme280_set_regs>
	if (rslt == BME280_OK) {
 8004232:	2800      	cmp	r0, #0
 8004234:	d051      	beq.n	80042da <put_device_to_sleep+0x13a>
 8004236:	6866      	ldr	r6, [r4, #4]
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8004238:	21f4      	movs	r1, #244	; 0xf4
 800423a:	f88d 1007 	strb.w	r1, [sp, #7]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800423e:	2e00      	cmp	r6, #0
 8004240:	d043      	beq.n	80042ca <put_device_to_sleep+0x12a>
 8004242:	68a3      	ldr	r3, [r4, #8]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d040      	beq.n	80042ca <put_device_to_sleep+0x12a>
 8004248:	68e3      	ldr	r3, [r4, #12]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d03d      	beq.n	80042ca <put_device_to_sleep+0x12a>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800424e:	2301      	movs	r3, #1
 8004250:	462a      	mov	r2, r5
 8004252:	7860      	ldrb	r0, [r4, #1]
 8004254:	47b0      	blx	r6
		if (rslt != BME280_OK)
 8004256:	2800      	cmp	r0, #0
 8004258:	d13c      	bne.n	80042d4 <put_device_to_sleep+0x134>
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 800425a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800425e:	f009 021c 	and.w	r2, r9, #28
 8004262:	f003 0303 	and.w	r3, r3, #3
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8004266:	4313      	orrs	r3, r2
 8004268:	f009 09e0 	and.w	r9, r9, #224	; 0xe0
 800426c:	ea43 0909 	orr.w	r9, r3, r9
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8004270:	f10d 0007 	add.w	r0, sp, #7
 8004274:	4623      	mov	r3, r4
 8004276:	2201      	movs	r2, #1
 8004278:	4629      	mov	r1, r5
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800427a:	f88d 900c 	strb.w	r9, [sp, #12]
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800427e:	f7ff fec5 	bl	800400c <bme280_set_regs>
	if (rslt == BME280_OK)
 8004282:	bb20      	cbnz	r0, 80042ce <put_device_to_sleep+0x12e>
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8004284:	21f5      	movs	r1, #245	; 0xf5
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004286:	6866      	ldr	r6, [r4, #4]
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8004288:	f88d 1007 	strb.w	r1, [sp, #7]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800428c:	b1ee      	cbz	r6, 80042ca <put_device_to_sleep+0x12a>
 800428e:	68a3      	ldr	r3, [r4, #8]
 8004290:	b1db      	cbz	r3, 80042ca <put_device_to_sleep+0x12a>
 8004292:	68e3      	ldr	r3, [r4, #12]
 8004294:	b1cb      	cbz	r3, 80042ca <put_device_to_sleep+0x12a>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8004296:	2301      	movs	r3, #1
 8004298:	462a      	mov	r2, r5
 800429a:	7860      	ldrb	r0, [r4, #1]
 800429c:	47b0      	blx	r6
		if (rslt != BME280_OK)
 800429e:	b9c8      	cbnz	r0, 80042d4 <put_device_to_sleep+0x134>
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 80042a0:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80042a4:	f008 031c 	and.w	r3, r8, #28
 80042a8:	f002 0203 	and.w	r2, r2, #3
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80042ac:	431a      	orrs	r2, r3
 80042ae:	f008 08e0 	and.w	r8, r8, #224	; 0xe0
 80042b2:	ea42 0808 	orr.w	r8, r2, r8
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80042b6:	4623      	mov	r3, r4
 80042b8:	4629      	mov	r1, r5
 80042ba:	f10d 0007 	add.w	r0, sp, #7
 80042be:	2201      	movs	r2, #1
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80042c0:	f88d 800c 	strb.w	r8, [sp, #12]
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80042c4:	f7ff fea2 	bl	800400c <bme280_set_regs>
 80042c8:	e001      	b.n	80042ce <put_device_to_sleep+0x12e>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 80042ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 80042ce:	b009      	add	sp, #36	; 0x24
 80042d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			rslt = BME280_E_COMM_FAIL;
 80042d4:	f06f 0003 	mvn.w	r0, #3
	return rslt;
 80042d8:	e7f9      	b.n	80042ce <put_device_to_sleep+0x12e>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 80042da:	21f4      	movs	r1, #244	; 0xf4
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80042dc:	6866      	ldr	r6, [r4, #4]
		reg_addr = BME280_CTRL_MEAS_ADDR;
 80042de:	f88d 100c 	strb.w	r1, [sp, #12]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80042e2:	2e00      	cmp	r6, #0
 80042e4:	d0a8      	beq.n	8004238 <put_device_to_sleep+0x98>
 80042e6:	68a3      	ldr	r3, [r4, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0a5      	beq.n	8004238 <put_device_to_sleep+0x98>
 80042ec:	68e3      	ldr	r3, [r4, #12]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d0a2      	beq.n	8004238 <put_device_to_sleep+0x98>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80042f2:	f10d 0207 	add.w	r2, sp, #7
 80042f6:	2301      	movs	r3, #1
 80042f8:	7860      	ldrb	r0, [r4, #1]
 80042fa:	47b0      	blx	r6
		if (rslt != BME280_OK)
 80042fc:	2800      	cmp	r0, #0
 80042fe:	d19a      	bne.n	8004236 <put_device_to_sleep+0x96>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8004300:	f10d 0107 	add.w	r1, sp, #7
 8004304:	4623      	mov	r3, r4
 8004306:	2201      	movs	r2, #1
 8004308:	4628      	mov	r0, r5
 800430a:	f7ff fe7f 	bl	800400c <bme280_set_regs>
 800430e:	e792      	b.n	8004236 <put_device_to_sleep+0x96>
		dev->delay_ms(2);
 8004310:	2002      	movs	r0, #2
 8004312:	4798      	blx	r3
				rslt = BME280_E_COMM_FAIL;
 8004314:	f06f 0003 	mvn.w	r0, #3
 8004318:	e7d9      	b.n	80042ce <put_device_to_sleep+0x12e>
		rslt = BME280_E_NULL_PTR;
 800431a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800431e:	4770      	bx	lr

08004320 <bme280_init>:
	uint8_t chip_id = 0;
 8004320:	2300      	movs	r3, #0
{
 8004322:	b570      	push	{r4, r5, r6, lr}
 8004324:	b088      	sub	sp, #32
	uint8_t chip_id = 0;
 8004326:	f88d 3002 	strb.w	r3, [sp, #2]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800432a:	2800      	cmp	r0, #0
 800432c:	f000 80ed 	beq.w	800450a <bme280_init+0x1ea>
 8004330:	6846      	ldr	r6, [r0, #4]
 8004332:	2e00      	cmp	r6, #0
 8004334:	f000 80e9 	beq.w	800450a <bme280_init+0x1ea>
 8004338:	6883      	ldr	r3, [r0, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 80e5 	beq.w	800450a <bme280_init+0x1ea>
 8004340:	68c3      	ldr	r3, [r0, #12]
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 80e1 	beq.w	800450a <bme280_init+0x1ea>
 8004348:	4604      	mov	r4, r0
 800434a:	2505      	movs	r5, #5
 800434c:	b176      	cbz	r6, 800436c <bme280_init+0x4c>
 800434e:	68a2      	ldr	r2, [r4, #8]
 8004350:	b162      	cbz	r2, 800436c <bme280_init+0x4c>
 8004352:	b15b      	cbz	r3, 800436c <bme280_init+0x4c>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8004354:	2301      	movs	r3, #1
 8004356:	f10d 0202 	add.w	r2, sp, #2
 800435a:	21d0      	movs	r1, #208	; 0xd0
 800435c:	7860      	ldrb	r0, [r4, #1]
 800435e:	47b0      	blx	r6
		if (rslt != BME280_OK)
 8004360:	b918      	cbnz	r0, 800436a <bme280_init+0x4a>
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8004362:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8004366:	2b60      	cmp	r3, #96	; 0x60
 8004368:	d00e      	beq.n	8004388 <bme280_init+0x68>
 800436a:	68e3      	ldr	r3, [r4, #12]
			dev->delay_ms(1);
 800436c:	2001      	movs	r0, #1
 800436e:	4798      	blx	r3
 8004370:	1e6b      	subs	r3, r5, #1
		while (try_count) {
 8004372:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
 8004376:	d002      	beq.n	800437e <bme280_init+0x5e>
 8004378:	6866      	ldr	r6, [r4, #4]
 800437a:	68e3      	ldr	r3, [r4, #12]
 800437c:	e7e6      	b.n	800434c <bme280_init+0x2c>
			rslt = BME280_E_DEV_NOT_FOUND;
 800437e:	f06f 0501 	mvn.w	r5, #1
}
 8004382:	4628      	mov	r0, r5
 8004384:	b008      	add	sp, #32
 8004386:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t reg_addr = BME280_RESET_ADDR;
 8004388:	20e0      	movs	r0, #224	; 0xe0
	uint8_t soft_rst_cmd = 0xB6;
 800438a:	21b6      	movs	r1, #182	; 0xb6
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800438c:	6862      	ldr	r2, [r4, #4]
				dev->chip_id = chip_id;
 800438e:	7023      	strb	r3, [r4, #0]
	uint8_t reg_addr = BME280_RESET_ADDR;
 8004390:	f88d 0003 	strb.w	r0, [sp, #3]
	uint8_t soft_rst_cmd = 0xB6;
 8004394:	f88d 1004 	strb.w	r1, [sp, #4]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004398:	2a00      	cmp	r2, #0
 800439a:	f000 80b6 	beq.w	800450a <bme280_init+0x1ea>
 800439e:	68a3      	ldr	r3, [r4, #8]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 80b2 	beq.w	800450a <bme280_init+0x1ea>
 80043a6:	68e3      	ldr	r3, [r4, #12]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f000 80ae 	beq.w	800450a <bme280_init+0x1ea>
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80043ae:	4623      	mov	r3, r4
 80043b0:	a901      	add	r1, sp, #4
 80043b2:	2201      	movs	r2, #1
 80043b4:	f10d 0003 	add.w	r0, sp, #3
 80043b8:	f7ff fe28 	bl	800400c <bme280_set_regs>
 80043bc:	4606      	mov	r6, r0
		dev->delay_ms(2);
 80043be:	68e3      	ldr	r3, [r4, #12]
 80043c0:	2002      	movs	r0, #2
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80043c2:	4635      	mov	r5, r6
		dev->delay_ms(2);
 80043c4:	4798      	blx	r3
				if (rslt == BME280_OK) {
 80043c6:	2e00      	cmp	r6, #0
 80043c8:	d1db      	bne.n	8004382 <bme280_init+0x62>
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80043ca:	6865      	ldr	r5, [r4, #4]
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 80043cc:	e9cd 6601 	strd	r6, r6, [sp, #4]
 80043d0:	e9cd 6603 	strd	r6, r6, [sp, #12]
 80043d4:	e9cd 6605 	strd	r6, r6, [sp, #20]
 80043d8:	f8ad 601c 	strh.w	r6, [sp, #28]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80043dc:	2d00      	cmp	r5, #0
 80043de:	f000 8094 	beq.w	800450a <bme280_init+0x1ea>
 80043e2:	68a3      	ldr	r3, [r4, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 8090 	beq.w	800450a <bme280_init+0x1ea>
 80043ea:	68e3      	ldr	r3, [r4, #12]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 808c 	beq.w	800450a <bme280_init+0x1ea>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80043f2:	231a      	movs	r3, #26
 80043f4:	aa01      	add	r2, sp, #4
 80043f6:	2188      	movs	r1, #136	; 0x88
 80043f8:	7860      	ldrb	r0, [r4, #1]
 80043fa:	47a8      	blx	r5
		if (rslt != BME280_OK)
 80043fc:	2800      	cmp	r0, #0
 80043fe:	f040 8087 	bne.w	8004510 <bme280_init+0x1f0>
	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8004402:	f89d 0005 	ldrb.w	r0, [sp, #5]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8004406:	f89d 3007 	ldrb.w	r3, [sp, #7]
	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800440a:	f89d 1004 	ldrb.w	r1, [sp, #4]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 800440e:	f89d 2006 	ldrb.w	r2, [sp, #6]
	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8004412:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8004416:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800441a:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800441e:	f89d 3008 	ldrb.w	r3, [sp, #8]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8004422:	f89d 500b 	ldrb.w	r5, [sp, #11]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8004426:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 800442a:	f89d 000a 	ldrb.w	r0, [sp, #10]
	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800442e:	8221      	strh	r1, [r4, #16]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8004430:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8004434:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8004438:	f89d 500d 	ldrb.w	r5, [sp, #13]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 800443c:	8262      	strh	r2, [r4, #18]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800443e:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8004442:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8004446:	f89d 500f 	ldrb.w	r5, [sp, #15]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800444a:	82a3      	strh	r3, [r4, #20]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 800444c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8004450:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8004454:	f89d 5011 	ldrb.w	r5, [sp, #17]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8004458:	82e0      	strh	r0, [r4, #22]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 800445a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 800445e:	f89d 0012 	ldrb.w	r0, [sp, #18]
 8004462:	f89d 5013 	ldrb.w	r5, [sp, #19]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8004466:	8321      	strh	r1, [r4, #24]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8004468:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 800446c:	f89d 1014 	ldrb.w	r1, [sp, #20]
 8004470:	f89d 5015 	ldrb.w	r5, [sp, #21]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8004474:	8362      	strh	r2, [r4, #26]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8004476:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 800447a:	f89d 2016 	ldrb.w	r2, [sp, #22]
 800447e:	f89d 5017 	ldrb.w	r5, [sp, #23]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8004482:	83a3      	strh	r3, [r4, #28]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8004484:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8004488:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800448c:	f89d 5019 	ldrb.w	r5, [sp, #25]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8004490:	8421      	strh	r1, [r4, #32]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8004492:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8004496:	8462      	strh	r2, [r4, #34]	; 0x22
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8004498:	83e0      	strh	r0, [r4, #30]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 800449a:	84a3      	strh	r3, [r4, #36]	; 0x24
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800449c:	f89d 101b 	ldrb.w	r1, [sp, #27]
 80044a0:	f89d 301a 	ldrb.w	r3, [sp, #26]
	calib_data->dig_H1 = reg_data[25];
 80044a4:	f89d 201d 	ldrb.w	r2, [sp, #29]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80044a8:	6865      	ldr	r5, [r4, #4]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 80044aa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80044ae:	84e3      	strh	r3, [r4, #38]	; 0x26
	calib_data->dig_H1 = reg_data[25];
 80044b0:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80044b4:	b34d      	cbz	r5, 800450a <bme280_init+0x1ea>
 80044b6:	68a3      	ldr	r3, [r4, #8]
 80044b8:	b33b      	cbz	r3, 800450a <bme280_init+0x1ea>
 80044ba:	68e3      	ldr	r3, [r4, #12]
 80044bc:	b32b      	cbz	r3, 800450a <bme280_init+0x1ea>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80044be:	aa01      	add	r2, sp, #4
 80044c0:	2307      	movs	r3, #7
 80044c2:	21e1      	movs	r1, #225	; 0xe1
 80044c4:	7860      	ldrb	r0, [r4, #1]
 80044c6:	47a8      	blx	r5
		if (rslt != BME280_OK)
 80044c8:	4605      	mov	r5, r0
 80044ca:	bb08      	cbnz	r0, 8004510 <bme280_init+0x1f0>
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80044cc:	f89d 3008 	ldrb.w	r3, [sp, #8]
	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80044d0:	f99d 0007 	ldrsb.w	r0, [sp, #7]
	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80044d4:	f99d 2009 	ldrsb.w	r2, [sp, #9]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80044d8:	f003 010f 	and.w	r1, r3, #15
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80044dc:	091b      	lsrs	r3, r3, #4
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80044de:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80044e2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80044e6:	f89d 6005 	ldrb.w	r6, [sp, #5]
 80044ea:	f89d 2004 	ldrb.w	r2, [sp, #4]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80044ee:	85e1      	strh	r1, [r4, #46]	; 0x2e
	calib_data->dig_H3 = reg_data[2];
 80044f0:	f89d 0006 	ldrb.w	r0, [sp, #6]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80044f4:	f89d 100a 	ldrb.w	r1, [sp, #10]
	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80044f8:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80044fc:	8623      	strh	r3, [r4, #48]	; 0x30
	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80044fe:	8562      	strh	r2, [r4, #42]	; 0x2a
	calib_data->dig_H3 = reg_data[2];
 8004500:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
	calib_data->dig_H6 = (int8_t)reg_data[6];
 8004504:	f884 1032 	strb.w	r1, [r4, #50]	; 0x32
 8004508:	e73b      	b.n	8004382 <bme280_init+0x62>
		rslt = BME280_E_NULL_PTR;
 800450a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800450e:	e738      	b.n	8004382 <bme280_init+0x62>
			rslt = BME280_E_COMM_FAIL;
 8004510:	f06f 0503 	mvn.w	r5, #3
 8004514:	e735      	b.n	8004382 <bme280_init+0x62>
 8004516:	bf00      	nop

08004518 <bme280_set_sensor_settings>:
{
 8004518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800451c:	b082      	sub	sp, #8
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800451e:	2900      	cmp	r1, #0
 8004520:	f000 80e5 	beq.w	80046ee <bme280_set_sensor_settings+0x1d6>
 8004524:	684e      	ldr	r6, [r1, #4]
 8004526:	2e00      	cmp	r6, #0
 8004528:	f000 80e1 	beq.w	80046ee <bme280_set_sensor_settings+0x1d6>
 800452c:	688b      	ldr	r3, [r1, #8]
 800452e:	2b00      	cmp	r3, #0
 8004530:	f000 80dd 	beq.w	80046ee <bme280_set_sensor_settings+0x1d6>
 8004534:	68cb      	ldr	r3, [r1, #12]
 8004536:	2b00      	cmp	r3, #0
 8004538:	f000 80d9 	beq.w	80046ee <bme280_set_sensor_settings+0x1d6>
 800453c:	460c      	mov	r4, r1
 800453e:	4605      	mov	r5, r0
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8004540:	2301      	movs	r3, #1
 8004542:	aa01      	add	r2, sp, #4
 8004544:	21f4      	movs	r1, #244	; 0xf4
 8004546:	7860      	ldrb	r0, [r4, #1]
 8004548:	47b0      	blx	r6
		if (rslt != BME280_OK)
 800454a:	4606      	mov	r6, r0
 800454c:	2800      	cmp	r0, #0
 800454e:	f040 80d3 	bne.w	80046f8 <bme280_set_sensor_settings+0x1e0>
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8004552:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004556:	f003 0303 	and.w	r3, r3, #3
 800455a:	f88d 3004 	strb.w	r3, [sp, #4]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 800455e:	b983      	cbnz	r3, 8004582 <bme280_set_sensor_settings+0x6a>
	if (sub_settings & desired_settings) {
 8004560:	076a      	lsls	r2, r5, #29
 8004562:	d106      	bne.n	8004572 <bme280_set_sensor_settings+0x5a>
 8004564:	f015 0f18 	tst.w	r5, #24
 8004568:	d115      	bne.n	8004596 <bme280_set_sensor_settings+0x7e>
}
 800456a:	4630      	mov	r0, r6
 800456c:	b002      	add	sp, #8
 800456e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (desired_settings & BME280_OSR_HUM_SEL)
 8004572:	076b      	lsls	r3, r5, #29
 8004574:	f005 0703 	and.w	r7, r5, #3
 8004578:	d448      	bmi.n	800460c <bme280_set_sensor_settings+0xf4>
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800457a:	2f00      	cmp	r7, #0
 800457c:	d177      	bne.n	800466e <bme280_set_sensor_settings+0x156>
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 800457e:	2601      	movs	r6, #1
 8004580:	e7f3      	b.n	800456a <bme280_set_sensor_settings+0x52>
			rslt = put_device_to_sleep(dev);
 8004582:	4620      	mov	r0, r4
 8004584:	f7ff fe0c 	bl	80041a0 <put_device_to_sleep>
		if (rslt == BME280_OK) {
 8004588:	2800      	cmp	r0, #0
 800458a:	d0e9      	beq.n	8004560 <bme280_set_sensor_settings+0x48>
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800458c:	4606      	mov	r6, r0
}
 800458e:	4630      	mov	r0, r6
 8004590:	b002      	add	sp, #8
 8004592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8004596:	21f5      	movs	r1, #245	; 0xf5
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004598:	6866      	ldr	r6, [r4, #4]
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 800459a:	f88d 1006 	strb.w	r1, [sp, #6]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800459e:	2e00      	cmp	r6, #0
 80045a0:	f000 80a5 	beq.w	80046ee <bme280_set_sensor_settings+0x1d6>
 80045a4:	68a3      	ldr	r3, [r4, #8]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 80a1 	beq.w	80046ee <bme280_set_sensor_settings+0x1d6>
 80045ac:	68e3      	ldr	r3, [r4, #12]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f000 809d 	beq.w	80046ee <bme280_set_sensor_settings+0x1d6>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80045b4:	f10d 0707 	add.w	r7, sp, #7
 80045b8:	463a      	mov	r2, r7
 80045ba:	2301      	movs	r3, #1
 80045bc:	7860      	ldrb	r0, [r4, #1]
 80045be:	47b0      	blx	r6
		if (rslt != BME280_OK)
 80045c0:	2800      	cmp	r0, #0
 80045c2:	f040 8099 	bne.w	80046f8 <bme280_set_sensor_settings+0x1e0>
		if (desired_settings & BME280_FILTER_SEL)
 80045c6:	072a      	lsls	r2, r5, #28
 80045c8:	d50b      	bpl.n	80045e2 <bme280_set_sensor_settings+0xca>
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 80045ca:	f894 303b 	ldrb.w	r3, [r4, #59]	; 0x3b
 80045ce:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	f003 031c 	and.w	r3, r3, #28
 80045d8:	f022 021c 	bic.w	r2, r2, #28
 80045dc:	4313      	orrs	r3, r2
 80045de:	f88d 3007 	strb.w	r3, [sp, #7]
		if (desired_settings & BME280_STANDBY_SEL)
 80045e2:	06eb      	lsls	r3, r5, #27
 80045e4:	d509      	bpl.n	80045fa <bme280_set_sensor_settings+0xe2>
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80045e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80045ea:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 80045ee:	f003 031f 	and.w	r3, r3, #31
 80045f2:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 80045f6:	f88d 3007 	strb.w	r3, [sp, #7]
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80045fa:	4623      	mov	r3, r4
 80045fc:	4639      	mov	r1, r7
 80045fe:	2201      	movs	r2, #1
 8004600:	f10d 0006 	add.w	r0, sp, #6
 8004604:	f7ff fd02 	bl	800400c <bme280_set_regs>
 8004608:	4606      	mov	r6, r0
 800460a:	e7ae      	b.n	800456a <bme280_set_sensor_settings+0x52>
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800460c:	f04f 0cf2 	mov.w	ip, #242	; 0xf2
		rslt = set_osr_humidity_settings(settings, dev);
 8004610:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8004614:	a902      	add	r1, sp, #8
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	f801 3d03 	strb.w	r3, [r1, #-3]!
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800461e:	f10d 0007 	add.w	r0, sp, #7
 8004622:	4623      	mov	r3, r4
 8004624:	2201      	movs	r2, #1
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8004626:	f88d c007 	strb.w	ip, [sp, #7]
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800462a:	f7ff fcef 	bl	800400c <bme280_set_regs>
	if (rslt == BME280_OK) {
 800462e:	2800      	cmp	r0, #0
 8004630:	d14a      	bne.n	80046c8 <bme280_set_sensor_settings+0x1b0>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8004632:	21f4      	movs	r1, #244	; 0xf4
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004634:	f8d4 8004 	ldr.w	r8, [r4, #4]
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8004638:	f88d 1007 	strb.w	r1, [sp, #7]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800463c:	f1b8 0f00 	cmp.w	r8, #0
 8004640:	d053      	beq.n	80046ea <bme280_set_sensor_settings+0x1d2>
 8004642:	68a3      	ldr	r3, [r4, #8]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d050      	beq.n	80046ea <bme280_set_sensor_settings+0x1d2>
 8004648:	68e3      	ldr	r3, [r4, #12]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d04d      	beq.n	80046ea <bme280_set_sensor_settings+0x1d2>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800464e:	f10d 0206 	add.w	r2, sp, #6
 8004652:	2301      	movs	r3, #1
 8004654:	7860      	ldrb	r0, [r4, #1]
 8004656:	47c0      	blx	r8
		if (rslt != BME280_OK)
 8004658:	2800      	cmp	r0, #0
 800465a:	d14b      	bne.n	80046f4 <bme280_set_sensor_settings+0x1dc>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 800465c:	f10d 0106 	add.w	r1, sp, #6
 8004660:	f10d 0007 	add.w	r0, sp, #7
 8004664:	4623      	mov	r3, r4
 8004666:	2201      	movs	r2, #1
 8004668:	f7ff fcd0 	bl	800400c <bme280_set_regs>
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800466c:	b33f      	cbz	r7, 80046be <bme280_set_sensor_settings+0x1a6>
 800466e:	f8d4 8004 	ldr.w	r8, [r4, #4]
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8004672:	21f4      	movs	r1, #244	; 0xf4
 8004674:	f88d 1006 	strb.w	r1, [sp, #6]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004678:	f1b8 0f00 	cmp.w	r8, #0
 800467c:	d037      	beq.n	80046ee <bme280_set_sensor_settings+0x1d6>
 800467e:	68a3      	ldr	r3, [r4, #8]
 8004680:	b3ab      	cbz	r3, 80046ee <bme280_set_sensor_settings+0x1d6>
 8004682:	68e3      	ldr	r3, [r4, #12]
 8004684:	b39b      	cbz	r3, 80046ee <bme280_set_sensor_settings+0x1d6>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8004686:	f10d 0707 	add.w	r7, sp, #7
 800468a:	463a      	mov	r2, r7
 800468c:	2301      	movs	r3, #1
 800468e:	7860      	ldrb	r0, [r4, #1]
 8004690:	47c0      	blx	r8
		if (rslt != BME280_OK)
 8004692:	bb88      	cbnz	r0, 80046f8 <bme280_set_sensor_settings+0x1e0>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8004694:	07e8      	lsls	r0, r5, #31
 8004696:	d41b      	bmi.n	80046d0 <bme280_set_sensor_settings+0x1b8>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 8004698:	07a9      	lsls	r1, r5, #30
 800469a:	d509      	bpl.n	80046b0 <bme280_set_sensor_settings+0x198>
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800469c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80046a0:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80046a4:	f003 031f 	and.w	r3, r3, #31
 80046a8:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 80046ac:	f88d 3007 	strb.w	r3, [sp, #7]
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80046b0:	4639      	mov	r1, r7
 80046b2:	4623      	mov	r3, r4
 80046b4:	2201      	movs	r2, #1
 80046b6:	f10d 0006 	add.w	r0, sp, #6
 80046ba:	f7ff fca7 	bl	800400c <bme280_set_regs>
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80046be:	2800      	cmp	r0, #0
 80046c0:	f43f af50 	beq.w	8004564 <bme280_set_sensor_settings+0x4c>
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80046c4:	4606      	mov	r6, r0
 80046c6:	e762      	b.n	800458e <bme280_set_sensor_settings+0x76>
 80046c8:	2f00      	cmp	r7, #0
 80046ca:	d1d0      	bne.n	800466e <bme280_set_sensor_settings+0x156>
 80046cc:	4606      	mov	r6, r0
 80046ce:	e75e      	b.n	800458e <bme280_set_sensor_settings+0x76>
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80046d0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80046d4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	f003 031c 	and.w	r3, r3, #28
 80046de:	f022 021c 	bic.w	r2, r2, #28
 80046e2:	4313      	orrs	r3, r2
 80046e4:	f88d 3007 	strb.w	r3, [sp, #7]
 80046e8:	e7d6      	b.n	8004698 <bme280_set_sensor_settings+0x180>
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80046ea:	2f00      	cmp	r7, #0
 80046ec:	d1c1      	bne.n	8004672 <bme280_set_sensor_settings+0x15a>
		rslt = BME280_E_NULL_PTR;
 80046ee:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80046f2:	e73a      	b.n	800456a <bme280_set_sensor_settings+0x52>
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80046f4:	2f00      	cmp	r7, #0
 80046f6:	d1ba      	bne.n	800466e <bme280_set_sensor_settings+0x156>
			rslt = BME280_E_COMM_FAIL;
 80046f8:	f06f 0603 	mvn.w	r6, #3
 80046fc:	e735      	b.n	800456a <bme280_set_sensor_settings+0x52>
 80046fe:	bf00      	nop

08004700 <bme280_set_sensor_mode>:
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004700:	2900      	cmp	r1, #0
 8004702:	d04a      	beq.n	800479a <bme280_set_sensor_mode+0x9a>
{
 8004704:	b570      	push	{r4, r5, r6, lr}
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004706:	684d      	ldr	r5, [r1, #4]
{
 8004708:	b082      	sub	sp, #8
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800470a:	2d00      	cmp	r5, #0
 800470c:	d03f      	beq.n	800478e <bme280_set_sensor_mode+0x8e>
 800470e:	688b      	ldr	r3, [r1, #8]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d03c      	beq.n	800478e <bme280_set_sensor_mode+0x8e>
 8004714:	68cb      	ldr	r3, [r1, #12]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d039      	beq.n	800478e <bme280_set_sensor_mode+0x8e>
 800471a:	460c      	mov	r4, r1
 800471c:	4606      	mov	r6, r0
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800471e:	2301      	movs	r3, #1
 8004720:	f10d 0205 	add.w	r2, sp, #5
 8004724:	21f4      	movs	r1, #244	; 0xf4
 8004726:	7860      	ldrb	r0, [r4, #1]
 8004728:	47a8      	blx	r5
		if (rslt != BME280_OK)
 800472a:	bb98      	cbnz	r0, 8004794 <bme280_set_sensor_mode+0x94>
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800472c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8004730:	f003 0303 	and.w	r3, r3, #3
 8004734:	f88d 3005 	strb.w	r3, [sp, #5]
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8004738:	bb13      	cbnz	r3, 8004780 <bme280_set_sensor_mode+0x80>
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 800473a:	21f4      	movs	r1, #244	; 0xf4
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800473c:	6865      	ldr	r5, [r4, #4]
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 800473e:	f88d 1006 	strb.w	r1, [sp, #6]
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8004742:	b325      	cbz	r5, 800478e <bme280_set_sensor_mode+0x8e>
 8004744:	68a3      	ldr	r3, [r4, #8]
 8004746:	b313      	cbz	r3, 800478e <bme280_set_sensor_mode+0x8e>
 8004748:	68e3      	ldr	r3, [r4, #12]
 800474a:	b303      	cbz	r3, 800478e <bme280_set_sensor_mode+0x8e>
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800474c:	f10d 0207 	add.w	r2, sp, #7
 8004750:	2301      	movs	r3, #1
 8004752:	7860      	ldrb	r0, [r4, #1]
 8004754:	47a8      	blx	r5
		if (rslt != BME280_OK)
 8004756:	b9e8      	cbnz	r0, 8004794 <bme280_set_sensor_mode+0x94>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 8004758:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800475c:	f006 0003 	and.w	r0, r6, #3
 8004760:	f022 0203 	bic.w	r2, r2, #3
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 8004764:	4623      	mov	r3, r4
 8004766:	f10d 0107 	add.w	r1, sp, #7
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800476a:	ea42 0400 	orr.w	r4, r2, r0
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 800476e:	2201      	movs	r2, #1
 8004770:	f10d 0006 	add.w	r0, sp, #6
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 8004774:	f88d 4007 	strb.w	r4, [sp, #7]
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 8004778:	f7ff fc48 	bl	800400c <bme280_set_regs>
}
 800477c:	b002      	add	sp, #8
 800477e:	bd70      	pop	{r4, r5, r6, pc}
			rslt = put_device_to_sleep(dev);
 8004780:	4620      	mov	r0, r4
 8004782:	f7ff fd0d 	bl	80041a0 <put_device_to_sleep>
		if (rslt == BME280_OK)
 8004786:	2800      	cmp	r0, #0
 8004788:	d0d7      	beq.n	800473a <bme280_set_sensor_mode+0x3a>
}
 800478a:	b002      	add	sp, #8
 800478c:	bd70      	pop	{r4, r5, r6, pc}
		rslt = BME280_E_NULL_PTR;
 800478e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004792:	e7f3      	b.n	800477c <bme280_set_sensor_mode+0x7c>
			rslt = BME280_E_COMM_FAIL;
 8004794:	f06f 0003 	mvn.w	r0, #3
 8004798:	e7f0      	b.n	800477c <bme280_set_sensor_mode+0x7c>
		rslt = BME280_E_NULL_PTR;
 800479a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800479e:	4770      	bx	lr

080047a0 <bme280_get_sensor_data>:
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 80047a0:	2300      	movs	r3, #0
{
 80047a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047a6:	b091      	sub	sp, #68	; 0x44
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 80047a8:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80047ac:	2a00      	cmp	r2, #0
 80047ae:	f000 8247 	beq.w	8004c40 <bme280_get_sensor_data+0x4a0>
 80047b2:	6854      	ldr	r4, [r2, #4]
 80047b4:	2c00      	cmp	r4, #0
 80047b6:	f000 8243 	beq.w	8004c40 <bme280_get_sensor_data+0x4a0>
 80047ba:	6893      	ldr	r3, [r2, #8]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 823f 	beq.w	8004c40 <bme280_get_sensor_data+0x4a0>
 80047c2:	68d3      	ldr	r3, [r2, #12]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 823b 	beq.w	8004c40 <bme280_get_sensor_data+0x4a0>
	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 80047ca:	2900      	cmp	r1, #0
 80047cc:	f000 8238 	beq.w	8004c40 <bme280_get_sensor_data+0x4a0>
 80047d0:	4615      	mov	r5, r2
 80047d2:	468a      	mov	sl, r1
 80047d4:	4683      	mov	fp, r0
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80047d6:	aa0e      	add	r2, sp, #56	; 0x38
 80047d8:	2308      	movs	r3, #8
 80047da:	21f7      	movs	r1, #247	; 0xf7
 80047dc:	7868      	ldrb	r0, [r5, #1]
 80047de:	47a0      	blx	r4
		if (rslt != BME280_OK)
 80047e0:	4604      	mov	r4, r0
 80047e2:	2800      	cmp	r0, #0
 80047e4:	f040 822f 	bne.w	8004c46 <bme280_get_sensor_data+0x4a6>
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 80047e8:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
		comp_data->pressure = 0;
 80047ec:	e9ca 0000 	strd	r0, r0, [sl]
		comp_data->humidity = 0;
 80047f0:	f8ca 0008 	str.w	r0, [sl, #8]
 80047f4:	f8bd 003e 	ldrh.w	r0, [sp, #62]	; 0x3e
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 80047f8:	f01b 0f07 	tst.w	fp, #7
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 80047fc:	9302      	str	r3, [sp, #8]
	data_msb = (uint32_t)reg_data[0] << 12;
 80047fe:	f89d e038 	ldrb.w	lr, [sp, #56]	; 0x38
	data_lsb = (uint32_t)reg_data[1] << 4;
 8004802:	f89d c039 	ldrb.w	ip, [sp, #57]	; 0x39
	data_msb = (uint32_t)reg_data[3] << 12;
 8004806:	f89d 103b 	ldrb.w	r1, [sp, #59]	; 0x3b
	data_lsb = (uint32_t)reg_data[4] << 4;
 800480a:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 800480e:	f89d 203d 	ldrb.w	r2, [sp, #61]	; 0x3d
 8004812:	9001      	str	r0, [sp, #4]
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8004814:	f040 81db 	bne.w	8004bce <bme280_get_sensor_data+0x42e>
		if (sensor_comp & BME280_PRESS) {
 8004818:	f01b 0f01 	tst.w	fp, #1
 800481c:	f000 8173 	beq.w	8004b06 <bme280_get_sensor_data+0x366>
	var1 = ((int64_t)calib_data->t_fine) - 128000;
 8004820:	6b6a      	ldr	r2, [r5, #52]	; 0x34
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8004822:	f9b5 001a 	ldrsh.w	r0, [r5, #26]
	var1 = ((int64_t)calib_data->t_fine) - 128000;
 8004826:	f5b2 36fa 	subs.w	r6, r2, #128000	; 0x1f400
 800482a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800482e:	f143 37ff 	adc.w	r7, r3, #4294967295	; 0xffffffff
 8004832:	46b8      	mov	r8, r7
 8004834:	4637      	mov	r7, r6
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 8004836:	fba7 2307 	umull	r2, r3, r7, r7
 800483a:	e9cd 7806 	strd	r7, r8, [sp, #24]
 800483e:	fb06 f608 	mul.w	r6, r6, r8
 8004842:	4698      	mov	r8, r3
 8004844:	4617      	mov	r7, r2
 8004846:	eb08 0646 	add.w	r6, r8, r6, lsl #1
 800484a:	e9cd 7804 	strd	r7, r8, [sp, #16]
 800484e:	9605      	str	r6, [sp, #20]
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8004850:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004854:	464e      	mov	r6, r9
 8004856:	fb00 f606 	mul.w	r6, r0, r6
 800485a:	17c1      	asrs	r1, r0, #31
 800485c:	fb08 6601 	mla	r6, r8, r1, r6
 8004860:	fba0 0108 	umull	r0, r1, r0, r8
 8004864:	f9b5 2018 	ldrsh.w	r2, [r5, #24]
 8004868:	4431      	add	r1, r6
 800486a:	9e07      	ldr	r6, [sp, #28]
 800486c:	9f06      	ldr	r7, [sp, #24]
 800486e:	fb02 f606 	mul.w	r6, r2, r6
 8004872:	17d3      	asrs	r3, r2, #31
 8004874:	fb07 6603 	mla	r6, r7, r3, r6
 8004878:	fba2 2307 	umull	r2, r3, r2, r7
 800487c:	4433      	add	r3, r6
 800487e:	031e      	lsls	r6, r3, #12
 8004880:	2800      	cmp	r0, #0
 8004882:	ea4f 3302 	mov.w	r3, r2, lsl #12
 8004886:	ea46 5612 	orr.w	r6, r6, r2, lsr #20
 800488a:	4698      	mov	r8, r3
 800488c:	f171 0300 	sbcs.w	r3, r1, #0
 8004890:	46b1      	mov	r9, r6
 8004892:	da02      	bge.n	800489a <bme280_get_sensor_data+0xfa>
 8004894:	30ff      	adds	r0, #255	; 0xff
 8004896:	f141 0100 	adc.w	r1, r1, #0
 800489a:	0a02      	lsrs	r2, r0, #8
 800489c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80048a0:	eb18 0002 	adds.w	r0, r8, r2
 80048a4:	ea4f 2321 	mov.w	r3, r1, asr #8
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 80048a8:	8aee      	ldrh	r6, [r5, #22]
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 80048aa:	eb49 0103 	adc.w	r1, r9, r3
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 80048ae:	f110 0800 	adds.w	r8, r0, #0
 80048b2:	f541 4900 	adc.w	r9, r1, #32768	; 0x8000
 80048b6:	fba8 0106 	umull	r0, r1, r8, r6
 80048ba:	fb06 1109 	mla	r1, r6, r9, r1
 80048be:	2800      	cmp	r0, #0
 80048c0:	f171 0300 	sbcs.w	r3, r1, #0
 80048c4:	da03      	bge.n	80048ce <bme280_get_sensor_data+0x12e>
 80048c6:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
 80048ca:	f141 0101 	adc.w	r1, r1, #1
 80048ce:	104b      	asrs	r3, r1, #1
 80048d0:	9308      	str	r3, [sp, #32]
 80048d2:	17cb      	asrs	r3, r1, #31
 80048d4:	9309      	str	r3, [sp, #36]	; 0x24
	if (var1 != 0) {
 80048d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80048da:	4313      	orrs	r3, r2
 80048dc:	f000 81ae 	beq.w	8004c3c <bme280_get_sensor_data+0x49c>
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 80048e0:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 80048e4:	2000      	movs	r0, #0
 80048e6:	2100      	movs	r1, #0
 80048e8:	f9b5 201e 	ldrsh.w	r2, [r5, #30]
 80048ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 80048f0:	f9b5 001c 	ldrsh.w	r0, [r5, #28]
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 80048f4:	17d3      	asrs	r3, r2, #31
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 80048f6:	00c1      	lsls	r1, r0, #3
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 80048f8:	fb02 f009 	mul.w	r0, r2, r9
 80048fc:	fb08 0003 	mla	r0, r8, r3, r0
 8004900:	fba2 8908 	umull	r8, r9, r2, r8
 8004904:	4481      	add	r9, r0
 8004906:	ea4f 4349 	mov.w	r3, r9, lsl #17
 800490a:	930b      	str	r3, [sp, #44]	; 0x2c
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 800490c:	910d      	str	r1, [sp, #52]	; 0x34
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 800490e:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 8004912:	4613      	mov	r3, r2
 8004914:	f9b5 6020 	ldrsh.w	r6, [r5, #32]
	data_lsb = (uint32_t)reg_data[1] << 4;
 8004918:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 800491c:	fb06 f303 	mul.w	r3, r6, r3
 8004920:	17f7      	asrs	r7, r6, #31
 8004922:	fb01 3307 	mla	r3, r1, r7, r3
 8004926:	9904      	ldr	r1, [sp, #16]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8004928:	ea4c 3e0e 	orr.w	lr, ip, lr, lsl #12
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 800492c:	fba6 6701 	umull	r6, r7, r6, r1
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8004930:	990b      	ldr	r1, [sp, #44]	; 0x2c
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 8004932:	441f      	add	r7, r3
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8004934:	ea41 31d8 	orr.w	r1, r1, r8, lsr #15
 8004938:	910b      	str	r1, [sp, #44]	; 0x2c
 800493a:	ea4f 4148 	mov.w	r1, r8, lsl #17
 800493e:	910a      	str	r1, [sp, #40]	; 0x28
 8004940:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8004944:	1989      	adds	r1, r1, r6
 8004946:	460e      	mov	r6, r1
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8004948:	f04f 0100 	mov.w	r1, #0
 800494c:	910c      	str	r1, [sp, #48]	; 0x30
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 800494e:	417a      	adcs	r2, r7
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8004950:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004954:	1980      	adds	r0, r0, r6
 8004956:	4151      	adcs	r1, r2
 8004958:	460f      	mov	r7, r1
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800495a:	9902      	ldr	r1, [sp, #8]
 800495c:	ea4e 1811 	orr.w	r8, lr, r1, lsr #4
		var4 = 1048576 - uncomp_data->pressure;
 8004960:	f5c8 1880 	rsb	r8, r8, #1048576	; 0x100000
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8004964:	ea4f 72c8 	mov.w	r2, r8, lsl #31
 8004968:	1a12      	subs	r2, r2, r0
 800496a:	ea4f 0358 	mov.w	r3, r8, lsr #1
 800496e:	eb63 0307 	sbc.w	r3, r3, r7
 8004972:	4690      	mov	r8, r2
 8004974:	4699      	mov	r9, r3
 8004976:	1892      	adds	r2, r2, r2
 8004978:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800497c:	415b      	adcs	r3, r3
 800497e:	eb18 0802 	adds.w	r8, r8, r2
 8004982:	eb49 0903 	adc.w	r9, r9, r3
 8004986:	ea4f 1088 	mov.w	r0, r8, lsl #6
 800498a:	ea4f 1189 	mov.w	r1, r9, lsl #6
 800498e:	eb10 0608 	adds.w	r6, r0, r8
 8004992:	ea41 6198 	orr.w	r1, r1, r8, lsr #26
 8004996:	eb41 0709 	adc.w	r7, r1, r9
 800499a:	00b2      	lsls	r2, r6, #2
 800499c:	00bb      	lsls	r3, r7, #2
 800499e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049a2:	ea43 7396 	orr.w	r3, r3, r6, lsr #30
 80049a6:	eb10 0802 	adds.w	r8, r0, r2
 80049aa:	eb41 0903 	adc.w	r9, r1, r3
 80049ae:	ea4f 0389 	mov.w	r3, r9, lsl #2
 80049b2:	ea4f 0288 	mov.w	r2, r8, lsl #2
 80049b6:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 80049ba:	4690      	mov	r8, r2
 80049bc:	4699      	mov	r9, r3
 80049be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049c2:	eb10 0008 	adds.w	r0, r0, r8
 80049c6:	eb41 0109 	adc.w	r1, r1, r9
 80049ca:	f7fc f84d 	bl	8000a68 <__aeabi_ldivmod>
 80049ce:	460b      	mov	r3, r1
 80049d0:	4602      	mov	r2, r0
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 80049d2:	2800      	cmp	r0, #0
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 80049d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 80049d8:	f173 0300 	sbcs.w	r3, r3, #0
 80049dc:	da04      	bge.n	80049e8 <bme280_get_sensor_data+0x248>
 80049de:	f641 76ff 	movw	r6, #8191	; 0x1fff
 80049e2:	2700      	movs	r7, #0
 80049e4:	1980      	adds	r0, r0, r6
 80049e6:	4179      	adcs	r1, r7
 80049e8:	f9b5 2026 	ldrsh.w	r2, [r5, #38]	; 0x26
 80049ec:	ea4f 3e61 	mov.w	lr, r1, asr #13
 80049f0:	fb02 f80e 	mul.w	r8, r2, lr
 80049f4:	ea4f 3c50 	mov.w	ip, r0, lsr #13
 80049f8:	ea4c 4cc1 	orr.w	ip, ip, r1, lsl #19
 80049fc:	17d3      	asrs	r3, r2, #31
 80049fe:	fb0c 8603 	mla	r6, ip, r3, r8
 8004a02:	fba2 230c 	umull	r2, r3, r2, ip
 8004a06:	fb02 fe0e 	mul.w	lr, r2, lr
 8004a0a:	4433      	add	r3, r6
 8004a0c:	fba2 670c 	umull	r6, r7, r2, ip
 8004a10:	fb0c ec03 	mla	ip, ip, r3, lr
 8004a14:	4467      	add	r7, ip
 8004a16:	463b      	mov	r3, r7
 8004a18:	2e00      	cmp	r6, #0
 8004a1a:	f173 0300 	sbcs.w	r3, r3, #0
 8004a1e:	46b0      	mov	r8, r6
 8004a20:	46b9      	mov	r9, r7
 8004a22:	da07      	bge.n	8004a34 <bme280_get_sensor_data+0x294>
 8004a24:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8004a28:	2300      	movs	r3, #0
 8004a2a:	18b0      	adds	r0, r6, r2
 8004a2c:	eb47 0103 	adc.w	r1, r7, r3
 8004a30:	4680      	mov	r8, r0
 8004a32:	4689      	mov	r9, r1
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8004a34:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8004a38:	4641      	mov	r1, r8
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8004a3a:	f9b5 2024 	ldrsh.w	r2, [r5, #36]	; 0x24
 8004a3e:	fb02 fc07 	mul.w	ip, r2, r7
 8004a42:	17d3      	asrs	r3, r2, #31
 8004a44:	fb06 cc03 	mla	ip, r6, r3, ip
 8004a48:	fba2 2306 	umull	r2, r3, r2, r6
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8004a4c:	0e4e      	lsrs	r6, r1, #25
 8004a4e:	4649      	mov	r1, r9
 8004a50:	ea46 16c9 	orr.w	r6, r6, r9, lsl #7
 8004a54:	164f      	asrs	r7, r1, #25
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8004a56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a5a:	1980      	adds	r0, r0, r6
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8004a5c:	4463      	add	r3, ip
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8004a5e:	4179      	adcs	r1, r7
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8004a60:	2a00      	cmp	r2, #0
 8004a62:	f173 0600 	sbcs.w	r6, r3, #0
 8004a66:	da03      	bge.n	8004a70 <bme280_get_sensor_data+0x2d0>
 8004a68:	2700      	movs	r7, #0
 8004a6a:	4e78      	ldr	r6, [pc, #480]	; (8004c4c <bme280_get_sensor_data+0x4ac>)
 8004a6c:	1992      	adds	r2, r2, r6
 8004a6e:	417b      	adcs	r3, r7
 8004a70:	0cd6      	lsrs	r6, r2, #19
 8004a72:	ea46 3643 	orr.w	r6, r6, r3, lsl #13
 8004a76:	14df      	asrs	r7, r3, #19
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8004a78:	eb10 0806 	adds.w	r8, r0, r6
 8004a7c:	eb41 0907 	adc.w	r9, r1, r7
 8004a80:	f1b8 0f00 	cmp.w	r8, #0
 8004a84:	f179 0300 	sbcs.w	r3, r9, #0
 8004a88:	da03      	bge.n	8004a92 <bme280_get_sensor_data+0x2f2>
 8004a8a:	f118 08ff 	adds.w	r8, r8, #255	; 0xff
 8004a8e:	f149 0900 	adc.w	r9, r9, #0
 8004a92:	2610      	movs	r6, #16
 8004a94:	ea4f 2718 	mov.w	r7, r8, lsr #8
 8004a98:	f9b5 0022 	ldrsh.w	r0, [r5, #34]	; 0x22
 8004a9c:	ea47 6209 	orr.w	r2, r7, r9, lsl #24
 8004aa0:	ea4f 2329 	mov.w	r3, r9, asr #8
 8004aa4:	fbc0 2306 	smlal	r2, r3, r0, r6
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 8004aa8:	0fd9      	lsrs	r1, r3, #31
 8004aaa:	1852      	adds	r2, r2, r1
 8004aac:	f143 0300 	adc.w	r3, r3, #0
 8004ab0:	105b      	asrs	r3, r3, #1
 8004ab2:	ea4f 0232 	mov.w	r2, r2, rrx
 8004ab6:	1890      	adds	r0, r2, r2
 8004ab8:	eb43 0103 	adc.w	r1, r3, r3
 8004abc:	eb10 0802 	adds.w	r8, r0, r2
 8004ac0:	eb41 0903 	adc.w	r9, r1, r3
 8004ac4:	ea4f 1648 	mov.w	r6, r8, lsl #5
 8004ac8:	ea4f 1749 	mov.w	r7, r9, lsl #5
 8004acc:	ea47 67d8 	orr.w	r7, r7, r8, lsr #27
 8004ad0:	eb18 0006 	adds.w	r0, r8, r6
 8004ad4:	eb49 0107 	adc.w	r1, r9, r7
 8004ad8:	1816      	adds	r6, r2, r0
 8004ada:	eb43 0701 	adc.w	r7, r3, r1
 8004ade:	2e00      	cmp	r6, #0
 8004ae0:	f177 0300 	sbcs.w	r3, r7, #0
 8004ae4:	da02      	bge.n	8004aec <bme280_get_sensor_data+0x34c>
 8004ae6:	367f      	adds	r6, #127	; 0x7f
 8004ae8:	f147 0700 	adc.w	r7, r7, #0
 8004aec:	09f2      	lsrs	r2, r6, #7
 8004aee:	4958      	ldr	r1, [pc, #352]	; (8004c50 <bme280_get_sensor_data+0x4b0>)
 8004af0:	ea42 6347 	orr.w	r3, r2, r7, lsl #25
 8004af4:	428b      	cmp	r3, r1
 8004af6:	bf28      	it	cs
 8004af8:	460b      	movcs	r3, r1
 8004afa:	4a56      	ldr	r2, [pc, #344]	; (8004c54 <bme280_get_sensor_data+0x4b4>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	bf38      	it	cc
 8004b00:	4613      	movcc	r3, r2
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8004b02:	f8ca 3000 	str.w	r3, [sl]
		if (sensor_comp & BME280_HUM) {
 8004b06:	f01b 0f04 	tst.w	fp, #4
 8004b0a:	d05c      	beq.n	8004bc6 <bme280_get_sensor_data+0x426>
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 8004b0c:	9b01      	ldr	r3, [sp, #4]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 8004b0e:	f9b5 002e 	ldrsh.w	r0, [r5, #46]	; 0x2e
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 8004b12:	ba59      	rev16	r1, r3
	var1 = calib_data->t_fine - ((int32_t)76800);
 8004b14:	6b6b      	ldr	r3, [r5, #52]	; 0x34
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 8004b16:	0500      	lsls	r0, r0, #20
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 8004b18:	f9b5 2030 	ldrsh.w	r2, [r5, #48]	; 0x30
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 8004b1c:	b289      	uxth	r1, r1
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8004b1e:	ebc0 3181 	rsb	r1, r0, r1, lsl #14
	var1 = calib_data->t_fine - ((int32_t)76800);
 8004b22:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8004b26:	fb03 1212 	mls	r2, r3, r2, r1
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8004b2a:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 8004b2e:	f995 0032 	ldrsb.w	r0, [r5, #50]	; 0x32
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8004b32:	fb03 f101 	mul.w	r1, r3, r1
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 8004b36:	fb03 f300 	mul.w	r3, r3, r0
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8004b3a:	f512 4280 	adds.w	r2, r2, #16384	; 0x4000
 8004b3e:	bf44      	itt	mi
 8004b40:	f502 42ff 	addmi.w	r2, r2, #32640	; 0x7f80
 8004b44:	327f      	addmi	r2, #127	; 0x7f
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8004b46:	2900      	cmp	r1, #0
 8004b48:	bfb8      	it	lt
 8004b4a:	f201 71ff 	addwlt	r1, r1, #2047	; 0x7ff
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	bfb8      	it	lt
 8004b52:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8004b56:	12c9      	asrs	r1, r1, #11
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8004b58:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 8004b5c:	129b      	asrs	r3, r3, #10
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8004b5e:	fb03 f301 	mul.w	r3, r3, r1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	bfb8      	it	lt
 8004b66:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 8004b6a:	f9b5 102a 	ldrsh.w	r1, [r5, #42]	; 0x2a
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8004b6e:	129b      	asrs	r3, r3, #10
 8004b70:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 8004b74:	fb01 f303 	mul.w	r3, r1, r3
 8004b78:	f513 5300 	adds.w	r3, r3, #8192	; 0x2000
 8004b7c:	bf44      	itt	mi
 8004b7e:	f503 537f 	addmi.w	r3, r3, #16320	; 0x3fc0
 8004b82:	333f      	addmi	r3, #63	; 0x3f
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8004b84:	13d2      	asrs	r2, r2, #15
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 8004b86:	139b      	asrs	r3, r3, #14
	var3 = var5 * var2;
 8004b88:	fb02 f303 	mul.w	r3, r2, r3
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	bfbc      	itt	lt
 8004b92:	f503 42ff 	addlt.w	r2, r3, #32640	; 0x7f80
 8004b96:	327f      	addlt	r2, #127	; 0x7f
 8004b98:	13d2      	asrs	r2, r2, #15
 8004b9a:	fb02 f202 	mul.w	r2, r2, r2
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 8004b9e:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8004ba2:	11d2      	asrs	r2, r2, #7
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 8004ba4:	fb01 f202 	mul.w	r2, r1, r2
 8004ba8:	2a00      	cmp	r2, #0
 8004baa:	bfb8      	it	lt
 8004bac:	320f      	addlt	r2, #15
 8004bae:	eba3 1322 	sub.w	r3, r3, r2, asr #4
	var5 = (var5 < 0 ? 0 : var5);
 8004bb2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8004bb6:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8004bba:	bfa8      	it	ge
 8004bbc:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
	humidity = (uint32_t)(var5 / 4096);
 8004bc0:	131b      	asrs	r3, r3, #12
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8004bc2:	f8ca 3008 	str.w	r3, [sl, #8]
}
 8004bc6:	4620      	mov	r0, r4
 8004bc8:	b011      	add	sp, #68	; 0x44
 8004bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	data_lsb = (uint32_t)reg_data[4] << 4;
 8004bce:	011b      	lsls	r3, r3, #4
	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 8004bd0:	8a28      	ldrh	r0, [r5, #16]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8004bd2:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8004bd6:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 8004bda:	ebc0 1113 	rsb	r1, r0, r3, lsr #4
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 8004bde:	fb01 f101 	mul.w	r1, r1, r1
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 8004be2:	f9b5 2012 	ldrsh.w	r2, [r5, #18]
	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 8004be6:	0040      	lsls	r0, r0, #1
 8004be8:	ebc0 03d3 	rsb	r3, r0, r3, lsr #3
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 8004bec:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 8004bf0:	f9b5 2014 	ldrsh.w	r2, [r5, #20]
 8004bf4:	1309      	asrs	r1, r1, #12
 8004bf6:	fb02 f201 	mul.w	r2, r2, r1
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	bfb8      	it	lt
 8004bfe:	f203 73ff 	addwlt	r3, r3, #2047	; 0x7ff
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 8004c02:	2a00      	cmp	r2, #0
 8004c04:	bfbc      	itt	lt
 8004c06:	f502 527f 	addlt.w	r2, r2, #16320	; 0x3fc0
 8004c0a:	323f      	addlt	r2, #63	; 0x3f
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 8004c0c:	12db      	asrs	r3, r3, #11
	calib_data->t_fine = var1 + var2;
 8004c0e:	eb03 33a2 	add.w	r3, r3, r2, asr #14
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8004c12:	eb03 0283 	add.w	r2, r3, r3, lsl #2
	calib_data->t_fine = var1 + var2;
 8004c16:	636b      	str	r3, [r5, #52]	; 0x34
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8004c18:	f112 0380 	adds.w	r3, r2, #128	; 0x80
 8004c1c:	bf48      	it	mi
 8004c1e:	f202 137f 	addwmi	r3, r2, #383	; 0x17f
 8004c22:	f242 1234 	movw	r2, #8500	; 0x2134
 8004c26:	121b      	asrs	r3, r3, #8
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	bfa8      	it	ge
 8004c2c:	4613      	movge	r3, r2
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8004c2e:	4a0a      	ldr	r2, [pc, #40]	; (8004c58 <bme280_get_sensor_data+0x4b8>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	bfb8      	it	lt
 8004c34:	4613      	movlt	r3, r2
 8004c36:	f8ca 3004 	str.w	r3, [sl, #4]
 8004c3a:	e5ed      	b.n	8004818 <bme280_get_sensor_data+0x78>
		pressure = pressure_min;
 8004c3c:	4b05      	ldr	r3, [pc, #20]	; (8004c54 <bme280_get_sensor_data+0x4b4>)
 8004c3e:	e760      	b.n	8004b02 <bme280_get_sensor_data+0x362>
		rslt = BME280_E_NULL_PTR;
 8004c40:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004c44:	e7bf      	b.n	8004bc6 <bme280_get_sensor_data+0x426>
			rslt = BME280_E_COMM_FAIL;
 8004c46:	f06f 0403 	mvn.w	r4, #3
 8004c4a:	e7bc      	b.n	8004bc6 <bme280_get_sensor_data+0x426>
 8004c4c:	0007ffff 	.word	0x0007ffff
 8004c50:	00a7d8c0 	.word	0x00a7d8c0
 8004c54:	002dc6c0 	.word	0x002dc6c0
 8004c58:	fffff060 	.word	0xfffff060

08004c5c <TSL2561_setPowerUp>:
	return false;
}

bool TSL2561_WriteByte(uint8_t regAdr, uint8_t value) {
	uint8_t data[2] = {0, 0};
	data[0] = ((regAdr & 0x0F) | TSL2561_CMD);
 8004c5c:	f44f 7160 	mov.w	r1, #896	; 0x380
	data[1] = value;
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, data, 2, 1000) == HAL_OK) {
 8004c60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
bool TSL2561_setPowerUp(void) {
 8004c64:	b500      	push	{lr}
 8004c66:	b085      	sub	sp, #20
	data[0] = ((regAdr & 0x0F) | TSL2561_CMD);
 8004c68:	aa04      	add	r2, sp, #16
 8004c6a:	f822 1d04 	strh.w	r1, [r2, #-4]!
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, data, 2, 1000) == HAL_OK) {
 8004c6e:	4806      	ldr	r0, [pc, #24]	; (8004c88 <TSL2561_setPowerUp+0x2c>)
 8004c70:	9300      	str	r3, [sp, #0]
 8004c72:	2152      	movs	r1, #82	; 0x52
 8004c74:	2302      	movs	r3, #2
 8004c76:	f001 f8df 	bl	8005e38 <HAL_I2C_Master_Transmit>
}
 8004c7a:	fab0 f080 	clz	r0, r0
 8004c7e:	0940      	lsrs	r0, r0, #5
 8004c80:	b005      	add	sp, #20
 8004c82:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c86:	bf00      	nop
 8004c88:	20002e10 	.word	0x20002e10

08004c8c <TSL2561_setTiming_ms>:
bool TSL2561_setTiming_ms(bool gain, uint8_t time, unsigned int *ms) {
 8004c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch (time) {
 8004c8e:	2901      	cmp	r1, #1
bool TSL2561_setTiming_ms(bool gain, uint8_t time, unsigned int *ms) {
 8004c90:	b085      	sub	sp, #20
 8004c92:	460c      	mov	r4, r1
 8004c94:	4607      	mov	r7, r0
	switch (time) {
 8004c96:	d048      	beq.n	8004d2a <TSL2561_setTiming_ms+0x9e>
 8004c98:	d344      	bcc.n	8004d24 <TSL2561_setTiming_ms+0x98>
 8004c9a:	2902      	cmp	r1, #2
 8004c9c:	d012      	beq.n	8004cc4 <TSL2561_setTiming_ms+0x38>
		default: *ms = 0;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	6013      	str	r3, [r2, #0]
		return false;
	}
}

bool TSL2561_ReadByte(uint8_t regAdr, uint8_t *value) {
	uint8_t data = ((regAdr & 0x0F) | TSL2561_CMD);
 8004ca2:	2381      	movs	r3, #129	; 0x81
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, &data, 1, 1000) == HAL_OK) {
 8004ca4:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	uint8_t data = ((regAdr & 0x0F) | TSL2561_CMD);
 8004ca8:	ad04      	add	r5, sp, #16
 8004caa:	f805 3d04 	strb.w	r3, [r5, #-4]!
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, &data, 1, 1000) == HAL_OK) {
 8004cae:	462a      	mov	r2, r5
 8004cb0:	9600      	str	r6, [sp, #0]
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	2152      	movs	r1, #82	; 0x52
 8004cb6:	481e      	ldr	r0, [pc, #120]	; (8004d30 <TSL2561_setTiming_ms+0xa4>)
 8004cb8:	f001 f8be 	bl	8005e38 <HAL_I2C_Master_Transmit>
 8004cbc:	b130      	cbz	r0, 8004ccc <TSL2561_setTiming_ms+0x40>
	return false;
 8004cbe:	2000      	movs	r0, #0
}
 8004cc0:	b005      	add	sp, #20
 8004cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		case 2:  *ms = 402; break;
 8004cc4:	f44f 73c9 	mov.w	r3, #402	; 0x192
 8004cc8:	6013      	str	r3, [r2, #0]
 8004cca:	e7ea      	b.n	8004ca2 <TSL2561_setTiming_ms+0x16>
		if(HAL_I2C_Master_Receive(&hi2c1, (uint16_t) TSL2561_ADDR, value, 1, 1000) == HAL_OK) {
 8004ccc:	9600      	str	r6, [sp, #0]
 8004cce:	2301      	movs	r3, #1
 8004cd0:	f10d 020b 	add.w	r2, sp, #11
 8004cd4:	2152      	movs	r1, #82	; 0x52
 8004cd6:	4816      	ldr	r0, [pc, #88]	; (8004d30 <TSL2561_setTiming_ms+0xa4>)
 8004cd8:	f001 fa30 	bl	800613c <HAL_I2C_Master_Receive>
 8004cdc:	2800      	cmp	r0, #0
 8004cde:	d1ee      	bne.n	8004cbe <TSL2561_setTiming_ms+0x32>
 8004ce0:	f89d 300b 	ldrb.w	r3, [sp, #11]
		if (gain)
 8004ce4:	b1df      	cbz	r7, 8004d1e <TSL2561_setTiming_ms+0x92>
			timing |= 0x10;
 8004ce6:	f043 0310 	orr.w	r3, r3, #16
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, data, 2, 1000) == HAL_OK) {
 8004cea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
	data[0] = ((regAdr & 0x0F) | TSL2561_CMD);
 8004cee:	2681      	movs	r6, #129	; 0x81
		timing &= ~0x03;
 8004cf0:	f023 0303 	bic.w	r3, r3, #3
		timing |= (time & 0x03);
 8004cf4:	f004 0403 	and.w	r4, r4, #3
 8004cf8:	431c      	orrs	r4, r3
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, data, 2, 1000) == HAL_OK) {
 8004cfa:	9100      	str	r1, [sp, #0]
 8004cfc:	462a      	mov	r2, r5
 8004cfe:	2302      	movs	r3, #2
 8004d00:	2152      	movs	r1, #82	; 0x52
 8004d02:	480b      	ldr	r0, [pc, #44]	; (8004d30 <TSL2561_setTiming_ms+0xa4>)
		timing |= (time & 0x03);
 8004d04:	f88d 400b 	strb.w	r4, [sp, #11]
	data[1] = value;
 8004d08:	f88d 400d 	strb.w	r4, [sp, #13]
	data[0] = ((regAdr & 0x0F) | TSL2561_CMD);
 8004d0c:	f88d 600c 	strb.w	r6, [sp, #12]
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, data, 2, 1000) == HAL_OK) {
 8004d10:	f001 f892 	bl	8005e38 <HAL_I2C_Master_Transmit>
			return true;
 8004d14:	fab0 f080 	clz	r0, r0
 8004d18:	0940      	lsrs	r0, r0, #5
}
 8004d1a:	b005      	add	sp, #20
 8004d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			timing &= ~0x10;
 8004d1e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8004d22:	e7e2      	b.n	8004cea <TSL2561_setTiming_ms+0x5e>
		case 0:  *ms = 14; break;
 8004d24:	230e      	movs	r3, #14
 8004d26:	6013      	str	r3, [r2, #0]
 8004d28:	e7bb      	b.n	8004ca2 <TSL2561_setTiming_ms+0x16>
		case 1:  *ms = 101; break;
 8004d2a:	2365      	movs	r3, #101	; 0x65
 8004d2c:	6013      	str	r3, [r2, #0]
 8004d2e:	e7b8      	b.n	8004ca2 <TSL2561_setTiming_ms+0x16>
 8004d30:	20002e10 	.word	0x20002e10

08004d34 <TSL2561_getData>:
bool TSL2561_getData(unsigned int *data0, unsigned int *data1) {
 8004d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
bool TSL2561_readUInt(uint8_t address, unsigned int *value) {
	char high, low;
	// Set up command byte for read
	uint8_t data = ((address & 0x0F) | TSL2561_CMD);
	uint8_t tmpValue[2] = {0, 0};
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, &data, 1, 1000) == HAL_OK) {
 8004d38:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
	uint8_t data = ((address & 0x0F) | TSL2561_CMD);
 8004d3c:	268c      	movs	r6, #140	; 0x8c
	uint8_t tmpValue[2] = {0, 0};
 8004d3e:	2500      	movs	r5, #0
bool TSL2561_getData(unsigned int *data0, unsigned int *data1) {
 8004d40:	b084      	sub	sp, #16
 8004d42:	4607      	mov	r7, r0
 8004d44:	4688      	mov	r8, r1
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, &data, 1, 1000) == HAL_OK) {
 8004d46:	9400      	str	r4, [sp, #0]
 8004d48:	f10d 020b 	add.w	r2, sp, #11
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	2152      	movs	r1, #82	; 0x52
 8004d50:	481b      	ldr	r0, [pc, #108]	; (8004dc0 <TSL2561_getData+0x8c>)
	uint8_t data = ((address & 0x0F) | TSL2561_CMD);
 8004d52:	f88d 600b 	strb.w	r6, [sp, #11]
	uint8_t tmpValue[2] = {0, 0};
 8004d56:	f8ad 500c 	strh.w	r5, [sp, #12]
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, &data, 1, 1000) == HAL_OK) {
 8004d5a:	f001 f86d 	bl	8005e38 <HAL_I2C_Master_Transmit>
 8004d5e:	b118      	cbz	r0, 8004d68 <TSL2561_getData+0x34>
 8004d60:	2000      	movs	r0, #0
}
 8004d62:	b004      	add	sp, #16
 8004d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(HAL_I2C_Master_Receive(&hi2c1, (uint16_t) TSL2561_ADDR, tmpValue, 2, 1000) == HAL_OK) {
 8004d68:	9400      	str	r4, [sp, #0]
 8004d6a:	aa03      	add	r2, sp, #12
 8004d6c:	2302      	movs	r3, #2
 8004d6e:	2152      	movs	r1, #82	; 0x52
 8004d70:	4813      	ldr	r0, [pc, #76]	; (8004dc0 <TSL2561_getData+0x8c>)
 8004d72:	f001 f9e3 	bl	800613c <HAL_I2C_Master_Receive>
 8004d76:	4605      	mov	r5, r0
 8004d78:	2800      	cmp	r0, #0
 8004d7a:	d1f1      	bne.n	8004d60 <TSL2561_getData+0x2c>
	uint8_t data = ((address & 0x0F) | TSL2561_CMD);
 8004d7c:	208e      	movs	r0, #142	; 0x8e
			low = tmpValue[0];
			high = tmpValue[1];
			// Combine bytes into unsigned int
			*value = high << 8 |  low;
 8004d7e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, &data, 1, 1000) == HAL_OK) {
 8004d82:	9400      	str	r4, [sp, #0]
	uint8_t data = ((address & 0x0F) | TSL2561_CMD);
 8004d84:	f88d 000b 	strb.w	r0, [sp, #11]
			*value = high << 8 |  low;
 8004d88:	603b      	str	r3, [r7, #0]
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, &data, 1, 1000) == HAL_OK) {
 8004d8a:	f10d 020b 	add.w	r2, sp, #11
 8004d8e:	2301      	movs	r3, #1
 8004d90:	2152      	movs	r1, #82	; 0x52
 8004d92:	480b      	ldr	r0, [pc, #44]	; (8004dc0 <TSL2561_getData+0x8c>)
	uint8_t tmpValue[2] = {0, 0};
 8004d94:	f8ad 500c 	strh.w	r5, [sp, #12]
	if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) TSL2561_ADDR, &data, 1, 1000) == HAL_OK) {
 8004d98:	f001 f84e 	bl	8005e38 <HAL_I2C_Master_Transmit>
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	d1df      	bne.n	8004d60 <TSL2561_getData+0x2c>
		if(HAL_I2C_Master_Receive(&hi2c1, (uint16_t) TSL2561_ADDR, tmpValue, 2, 1000) == HAL_OK) {
 8004da0:	9400      	str	r4, [sp, #0]
 8004da2:	aa03      	add	r2, sp, #12
 8004da4:	2302      	movs	r3, #2
 8004da6:	2152      	movs	r1, #82	; 0x52
 8004da8:	4805      	ldr	r0, [pc, #20]	; (8004dc0 <TSL2561_getData+0x8c>)
 8004daa:	f001 f9c7 	bl	800613c <HAL_I2C_Master_Receive>
 8004dae:	2800      	cmp	r0, #0
 8004db0:	d1d6      	bne.n	8004d60 <TSL2561_getData+0x2c>
			*value = high << 8 |  low;
 8004db2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8004db6:	2001      	movs	r0, #1
 8004db8:	f8c8 3000 	str.w	r3, [r8]
 8004dbc:	e7d1      	b.n	8004d62 <TSL2561_getData+0x2e>
 8004dbe:	bf00      	nop
 8004dc0:	20002e10 	.word	0x20002e10
 8004dc4:	00000000 	.word	0x00000000

08004dc8 <TSL2561_getLux>:
bool TSL2561_getLux(unsigned char gain, unsigned int ms, unsigned int CH0, unsigned int CH1, double *lux) {
 8004dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if ((CH0 == 0xFFFF) || (CH1 == 0xFFFF)) {
 8004dcc:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8004dd0:	42a2      	cmp	r2, r4
bool TSL2561_getLux(unsigned char gain, unsigned int ms, unsigned int CH0, unsigned int CH1, double *lux) {
 8004dd2:	b083      	sub	sp, #12
	if ((CH0 == 0xFFFF) || (CH1 == 0xFFFF)) {
 8004dd4:	d069      	beq.n	8004eaa <TSL2561_getLux+0xe2>
 8004dd6:	42a3      	cmp	r3, r4
 8004dd8:	d067      	beq.n	8004eaa <TSL2561_getLux+0xe2>
 8004dda:	9001      	str	r0, [sp, #4]
 8004ddc:	4610      	mov	r0, r2
 8004dde:	461c      	mov	r4, r3
 8004de0:	4688      	mov	r8, r1
	d0 = CH0; d1 = CH1;
 8004de2:	f7fb faf7 	bl	80003d4 <__aeabi_ui2d>
 8004de6:	4606      	mov	r6, r0
 8004de8:	460f      	mov	r7, r1
 8004dea:	4620      	mov	r0, r4
 8004dec:	f7fb faf2 	bl	80003d4 <__aeabi_ui2d>
	ratio = d1 / d0;
 8004df0:	4632      	mov	r2, r6
 8004df2:	463b      	mov	r3, r7
	d0 = CH0; d1 = CH1;
 8004df4:	4682      	mov	sl, r0
 8004df6:	468b      	mov	fp, r1
	ratio = d1 / d0;
 8004df8:	f7fb fc90 	bl	800071c <__aeabi_ddiv>
 8004dfc:	4604      	mov	r4, r0
	d0 *= (402.0/ms);
 8004dfe:	4640      	mov	r0, r8
	ratio = d1 / d0;
 8004e00:	460d      	mov	r5, r1
	d0 *= (402.0/ms);
 8004e02:	f7fb fae7 	bl	80003d4 <__aeabi_ui2d>
 8004e06:	4602      	mov	r2, r0
 8004e08:	460b      	mov	r3, r1
 8004e0a:	a157      	add	r1, pc, #348	; (adr r1, 8004f68 <TSL2561_getLux+0x1a0>)
 8004e0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e10:	f7fb fc84 	bl	800071c <__aeabi_ddiv>
 8004e14:	4632      	mov	r2, r6
 8004e16:	463b      	mov	r3, r7
 8004e18:	4680      	mov	r8, r0
 8004e1a:	4689      	mov	r9, r1
 8004e1c:	f7fb fb54 	bl	80004c8 <__aeabi_dmul>
	d1 *= (402.0/ms);
 8004e20:	465b      	mov	r3, fp
	d0 *= (402.0/ms);
 8004e22:	4606      	mov	r6, r0
 8004e24:	460f      	mov	r7, r1
	d1 *= (402.0/ms);
 8004e26:	4640      	mov	r0, r8
 8004e28:	4649      	mov	r1, r9
 8004e2a:	4652      	mov	r2, sl
 8004e2c:	f7fb fb4c 	bl	80004c8 <__aeabi_dmul>
	if (!gain) {
 8004e30:	9b01      	ldr	r3, [sp, #4]
	d1 *= (402.0/ms);
 8004e32:	4680      	mov	r8, r0
 8004e34:	4689      	mov	r9, r1
	if (!gain) {
 8004e36:	b97b      	cbnz	r3, 8004e58 <TSL2561_getLux+0x90>
		d0 *= 16;
 8004e38:	4630      	mov	r0, r6
 8004e3a:	4639      	mov	r1, r7
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	4b64      	ldr	r3, [pc, #400]	; (8004fd0 <TSL2561_getLux+0x208>)
 8004e40:	f7fb fb42 	bl	80004c8 <__aeabi_dmul>
		d1 *= 16;
 8004e44:	2200      	movs	r2, #0
		d0 *= 16;
 8004e46:	4606      	mov	r6, r0
 8004e48:	460f      	mov	r7, r1
		d1 *= 16;
 8004e4a:	4640      	mov	r0, r8
 8004e4c:	4649      	mov	r1, r9
 8004e4e:	4b60      	ldr	r3, [pc, #384]	; (8004fd0 <TSL2561_getLux+0x208>)
 8004e50:	f7fb fb3a 	bl	80004c8 <__aeabi_dmul>
 8004e54:	4680      	mov	r8, r0
 8004e56:	4689      	mov	r9, r1
	if (ratio < 0.5) {
 8004e58:	2200      	movs	r2, #0
 8004e5a:	4b5e      	ldr	r3, [pc, #376]	; (8004fd4 <TSL2561_getLux+0x20c>)
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	4629      	mov	r1, r5
 8004e60:	f7fb fda4 	bl	80009ac <__aeabi_dcmplt>
 8004e64:	2800      	cmp	r0, #0
 8004e66:	d148      	bne.n	8004efa <TSL2561_getLux+0x132>
	if (ratio < 0.61) {
 8004e68:	a341      	add	r3, pc, #260	; (adr r3, 8004f70 <TSL2561_getLux+0x1a8>)
 8004e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6e:	4620      	mov	r0, r4
 8004e70:	4629      	mov	r1, r5
 8004e72:	f7fb fd9b 	bl	80009ac <__aeabi_dcmplt>
 8004e76:	bb10      	cbnz	r0, 8004ebe <TSL2561_getLux+0xf6>
	if (ratio < 0.80) {
 8004e78:	a33f      	add	r3, pc, #252	; (adr r3, 8004f78 <TSL2561_getLux+0x1b0>)
 8004e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7e:	4620      	mov	r0, r4
 8004e80:	4629      	mov	r1, r5
 8004e82:	f7fb fd93 	bl	80009ac <__aeabi_dcmplt>
 8004e86:	2800      	cmp	r0, #0
 8004e88:	d153      	bne.n	8004f32 <TSL2561_getLux+0x16a>
	if (ratio < 1.30) {
 8004e8a:	a33d      	add	r3, pc, #244	; (adr r3, 8004f80 <TSL2561_getLux+0x1b8>)
 8004e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e90:	4620      	mov	r0, r4
 8004e92:	4629      	mov	r1, r5
 8004e94:	f7fb fd8a 	bl	80009ac <__aeabi_dcmplt>
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	d157      	bne.n	8004f4c <TSL2561_getLux+0x184>
	*lux = 0.0;
 8004e9c:	2000      	movs	r0, #0
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	return true;
 8004ea2:	2301      	movs	r3, #1
	*lux = 0.0;
 8004ea4:	e9c2 0100 	strd	r0, r1, [r2]
	return true;
 8004ea8:	e005      	b.n	8004eb6 <TSL2561_getLux+0xee>
		*lux = 0.0;
 8004eaa:	2000      	movs	r0, #0
 8004eac:	2100      	movs	r1, #0
		return false;
 8004eae:	2300      	movs	r3, #0
		*lux = 0.0;
 8004eb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004eb2:	e9c2 0100 	strd	r0, r1, [r2]
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	b003      	add	sp, #12
 8004eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		*lux = 0.0224 * d0 - 0.031 * d1;
 8004ebe:	a332      	add	r3, pc, #200	; (adr r3, 8004f88 <TSL2561_getLux+0x1c0>)
 8004ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec4:	4630      	mov	r0, r6
 8004ec6:	4639      	mov	r1, r7
 8004ec8:	f7fb fafe 	bl	80004c8 <__aeabi_dmul>
 8004ecc:	a330      	add	r3, pc, #192	; (adr r3, 8004f90 <TSL2561_getLux+0x1c8>)
 8004ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed2:	4604      	mov	r4, r0
 8004ed4:	460d      	mov	r5, r1
 8004ed6:	4640      	mov	r0, r8
 8004ed8:	4649      	mov	r1, r9
 8004eda:	f7fb faf5 	bl	80004c8 <__aeabi_dmul>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	4629      	mov	r1, r5
 8004ee6:	f7fb f937 	bl	8000158 <__aeabi_dsub>
		return true;
 8004eea:	2301      	movs	r3, #1
		*lux = 0.0224 * d0 - 0.031 * d1;
 8004eec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004eee:	e9c2 0100 	strd	r0, r1, [r2]
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	b003      	add	sp, #12
 8004ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		*lux = 0.0304 * d0 - 0.062 * d0 * pow(ratio,1.4);
 8004efa:	a327      	add	r3, pc, #156	; (adr r3, 8004f98 <TSL2561_getLux+0x1d0>)
 8004efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f00:	4620      	mov	r0, r4
 8004f02:	4629      	mov	r1, r5
 8004f04:	f005 fd5e 	bl	800a9c4 <pow>
 8004f08:	a325      	add	r3, pc, #148	; (adr r3, 8004fa0 <TSL2561_getLux+0x1d8>)
 8004f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f0e:	4680      	mov	r8, r0
 8004f10:	4689      	mov	r9, r1
 8004f12:	4630      	mov	r0, r6
 8004f14:	4639      	mov	r1, r7
 8004f16:	f7fb fad7 	bl	80004c8 <__aeabi_dmul>
 8004f1a:	a323      	add	r3, pc, #140	; (adr r3, 8004fa8 <TSL2561_getLux+0x1e0>)
 8004f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f20:	4604      	mov	r4, r0
 8004f22:	460d      	mov	r5, r1
 8004f24:	4630      	mov	r0, r6
 8004f26:	4639      	mov	r1, r7
 8004f28:	f7fb face 	bl	80004c8 <__aeabi_dmul>
 8004f2c:	4642      	mov	r2, r8
 8004f2e:	464b      	mov	r3, r9
 8004f30:	e7d3      	b.n	8004eda <TSL2561_getLux+0x112>
		*lux = 0.0128 * d0 - 0.0153 * d1;
 8004f32:	a31f      	add	r3, pc, #124	; (adr r3, 8004fb0 <TSL2561_getLux+0x1e8>)
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	4630      	mov	r0, r6
 8004f3a:	4639      	mov	r1, r7
 8004f3c:	f7fb fac4 	bl	80004c8 <__aeabi_dmul>
 8004f40:	a31d      	add	r3, pc, #116	; (adr r3, 8004fb8 <TSL2561_getLux+0x1f0>)
 8004f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f46:	4604      	mov	r4, r0
 8004f48:	460d      	mov	r5, r1
 8004f4a:	e7c4      	b.n	8004ed6 <TSL2561_getLux+0x10e>
		*lux = 0.00146 * d0 - 0.00112 * d1;
 8004f4c:	a31c      	add	r3, pc, #112	; (adr r3, 8004fc0 <TSL2561_getLux+0x1f8>)
 8004f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f52:	4630      	mov	r0, r6
 8004f54:	4639      	mov	r1, r7
 8004f56:	f7fb fab7 	bl	80004c8 <__aeabi_dmul>
 8004f5a:	a31b      	add	r3, pc, #108	; (adr r3, 8004fc8 <TSL2561_getLux+0x200>)
 8004f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f60:	4604      	mov	r4, r0
 8004f62:	460d      	mov	r5, r1
 8004f64:	e7b7      	b.n	8004ed6 <TSL2561_getLux+0x10e>
 8004f66:	bf00      	nop
 8004f68:	00000000 	.word	0x00000000
 8004f6c:	40792000 	.word	0x40792000
 8004f70:	b851eb85 	.word	0xb851eb85
 8004f74:	3fe3851e 	.word	0x3fe3851e
 8004f78:	9999999a 	.word	0x9999999a
 8004f7c:	3fe99999 	.word	0x3fe99999
 8004f80:	cccccccd 	.word	0xcccccccd
 8004f84:	3ff4cccc 	.word	0x3ff4cccc
 8004f88:	8db8bac7 	.word	0x8db8bac7
 8004f8c:	3f96f006 	.word	0x3f96f006
 8004f90:	c8b43958 	.word	0xc8b43958
 8004f94:	3f9fbe76 	.word	0x3f9fbe76
 8004f98:	66666666 	.word	0x66666666
 8004f9c:	3ff66666 	.word	0x3ff66666
 8004fa0:	77318fc5 	.word	0x77318fc5
 8004fa4:	3f9f212d 	.word	0x3f9f212d
 8004fa8:	c8b43958 	.word	0xc8b43958
 8004fac:	3fafbe76 	.word	0x3fafbe76
 8004fb0:	eb1c432d 	.word	0xeb1c432d
 8004fb4:	3f8a36e2 	.word	0x3f8a36e2
 8004fb8:	3d07c84b 	.word	0x3d07c84b
 8004fbc:	3f8f559b 	.word	0x3f8f559b
 8004fc0:	102363b2 	.word	0x102363b2
 8004fc4:	3f57ebaf 	.word	0x3f57ebaf
 8004fc8:	d7c6fbd2 	.word	0xd7c6fbd2
 8004fcc:	3f52599e 	.word	0x3f52599e
 8004fd0:	40300000 	.word	0x40300000
 8004fd4:	3fe00000 	.word	0x3fe00000

08004fd8 <configureTimerForRunTimeStats>:
/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{

}
 8004fd8:	4770      	bx	lr
 8004fda:	bf00      	nop

08004fdc <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 8004fdc:	2000      	movs	r0, #0
 8004fde:	4770      	bx	lr

08004fe0 <user_i2c_read>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8004fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8004fe4:	260a      	movs	r6, #10
{
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	ac04      	add	r4, sp, #16
 8004fea:	f804 1d01 	strb.w	r1, [r4, #-1]!
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8004fee:	0045      	lsls	r5, r0, #1
{
 8004ff0:	4617      	mov	r7, r2
 8004ff2:	4698      	mov	r8, r3
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8004ff4:	4622      	mov	r2, r4
 8004ff6:	4629      	mov	r1, r5
 8004ff8:	9600      	str	r6, [sp, #0]
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	480a      	ldr	r0, [pc, #40]	; (8005028 <user_i2c_read+0x48>)
 8004ffe:	f000 ff1b 	bl	8005e38 <HAL_I2C_Master_Transmit>
 8005002:	b970      	cbnz	r0, 8005022 <user_i2c_read+0x42>
  if(HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8005004:	9600      	str	r6, [sp, #0]
 8005006:	4643      	mov	r3, r8
 8005008:	463a      	mov	r2, r7
 800500a:	f045 0101 	orr.w	r1, r5, #1
 800500e:	4806      	ldr	r0, [pc, #24]	; (8005028 <user_i2c_read+0x48>)
 8005010:	f001 f894 	bl	800613c <HAL_I2C_Master_Receive>
 8005014:	3000      	adds	r0, #0
 8005016:	bf18      	it	ne
 8005018:	2001      	movne	r0, #1
 800501a:	4240      	negs	r0, r0

  return 0;
}
 800501c:	b004      	add	sp, #16
 800501e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8005022:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005026:	e7f9      	b.n	800501c <user_i2c_read+0x3c>
 8005028:	20002e10 	.word	0x20002e10

0800502c <user_delay_ms>:

void user_delay_ms(uint32_t period)
{
  HAL_Delay(period);
 800502c:	f000 bc80 	b.w	8005930 <HAL_Delay>

08005030 <user_i2c_write>:
}

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8005030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  int8_t *buf;
  buf = malloc(len +1);
 8005034:	1c5e      	adds	r6, r3, #1
{
 8005036:	b082      	sub	sp, #8
 8005038:	4604      	mov	r4, r0
  buf = malloc(len +1);
 800503a:	4630      	mov	r0, r6
{
 800503c:	461f      	mov	r7, r3
 800503e:	468a      	mov	sl, r1
 8005040:	4691      	mov	r9, r2
  buf = malloc(len +1);
 8005042:	f006 fd19 	bl	800ba78 <malloc>
  buf[0] = reg_addr;
  memcpy(buf +1, data, len);

  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8005046:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
  buf = malloc(len +1);
 800504a:	4605      	mov	r5, r0
  memcpy(buf +1, data, len);
 800504c:	463a      	mov	r2, r7
 800504e:	4649      	mov	r1, r9
  buf[0] = reg_addr;
 8005050:	f800 ab01 	strb.w	sl, [r0], #1
  memcpy(buf +1, data, len);
 8005054:	f006 fd20 	bl	800ba98 <memcpy>
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8005058:	b2b3      	uxth	r3, r6
 800505a:	0061      	lsls	r1, r4, #1
 800505c:	462a      	mov	r2, r5
 800505e:	f8cd 8000 	str.w	r8, [sp]
 8005062:	4807      	ldr	r0, [pc, #28]	; (8005080 <user_i2c_write+0x50>)
 8005064:	f000 fee8 	bl	8005e38 <HAL_I2C_Master_Transmit>
 8005068:	b938      	cbnz	r0, 800507a <user_i2c_write+0x4a>
 800506a:	4604      	mov	r4, r0

  free(buf);
 800506c:	4628      	mov	r0, r5
 800506e:	f006 fd0b 	bl	800ba88 <free>
  return 0;
 8005072:	4620      	mov	r0, r4
}
 8005074:	b002      	add	sp, #8
 8005076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 800507a:	4640      	mov	r0, r8
 800507c:	e7fa      	b.n	8005074 <user_i2c_write+0x44>
 800507e:	bf00      	nop
 8005080:	20002e10 	.word	0x20002e10

08005084 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	4f0d      	ldr	r7, [pc, #52]	; (80050c0 <StartTask01+0x3c>)
 800508a:	4e0e      	ldr	r6, [pc, #56]	; (80050c4 <StartTask01+0x40>)
 800508c:	4d0e      	ldr	r5, [pc, #56]	; (80050c8 <StartTask01+0x44>)
 800508e:	ac04      	add	r4, sp, #16
 8005090:	e003      	b.n	800509a <StartTask01+0x16>
	{
		double lux;
		TSL2561_getLux(gain, ms, data0, data1, &lux);
		sensors_data.lux = lux;
	}
	osDelay(1000);
 8005092:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005096:	f003 fdab 	bl	8008bf0 <osDelay>
	if (TSL2561_getData(&data0, &data1))
 800509a:	a903      	add	r1, sp, #12
 800509c:	a802      	add	r0, sp, #8
 800509e:	f7ff fe49 	bl	8004d34 <TSL2561_getData>
 80050a2:	2800      	cmp	r0, #0
 80050a4:	d0f5      	beq.n	8005092 <StartTask01+0xe>
		TSL2561_getLux(gain, ms, data0, data1, &lux);
 80050a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050aa:	6839      	ldr	r1, [r7, #0]
 80050ac:	7830      	ldrb	r0, [r6, #0]
 80050ae:	9400      	str	r4, [sp, #0]
 80050b0:	f7ff fe8a 	bl	8004dc8 <TSL2561_getLux>
		sensors_data.lux = lux;
 80050b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050b8:	f7fb fcb6 	bl	8000a28 <__aeabi_d2uiz>
 80050bc:	8028      	strh	r0, [r5, #0]
 80050be:	e7e8      	b.n	8005092 <StartTask01+0xe>
 80050c0:	20001900 	.word	0x20001900
 80050c4:	200018fc 	.word	0x200018fc
 80050c8:	20001904 	.word	0x20001904

080050cc <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 80050cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 80050ce:	f242 7010 	movw	r0, #10000	; 0x2710
 80050d2:	f003 fd8d 	bl	8008bf0 <osDelay>
 80050d6:	e7fa      	b.n	80050ce <StartTask03+0x2>

080050d8 <StartTask02>:
{
 80050d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 800519c <StartTask02+0xc4>
 80050dc:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80051a0 <StartTask02+0xc8>
 80050e0:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
		sensors_data.pressure = comp_data.pressure / 10000.0 / 1.333;  /* hPa or mmhg */
 80050e4:	a726      	add	r7, pc, #152	; (adr r7, 8005180 <StartTask02+0xa8>)
 80050e6:	e9d7 6700 	ldrd	r6, r7, [r7]
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 80050ea:	4655      	mov	r5, sl
	rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 80050ec:	46c3      	mov	fp, r8
 80050ee:	4c28      	ldr	r4, [pc, #160]	; (8005190 <StartTask02+0xb8>)
 80050f0:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 80051a4 <StartTask02+0xcc>
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 80050f4:	4629      	mov	r1, r5
 80050f6:	2003      	movs	r0, #3
 80050f8:	f7ff fb02 	bl	8004700 <bme280_set_sensor_mode>
	dev.delay_ms(40);
 80050fc:	f8da 300c 	ldr.w	r3, [sl, #12]
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 8005100:	7020      	strb	r0, [r4, #0]
	dev.delay_ms(40);
 8005102:	2028      	movs	r0, #40	; 0x28
 8005104:	4798      	blx	r3
	rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8005106:	462a      	mov	r2, r5
 8005108:	4659      	mov	r1, fp
 800510a:	2007      	movs	r0, #7
 800510c:	f7ff fb48 	bl	80047a0 <bme280_get_sensor_data>
 8005110:	7020      	strb	r0, [r4, #0]
	if(rslt == BME280_OK)
 8005112:	bb40      	cbnz	r0, 8005166 <StartTask02+0x8e>
		sensors_data.temperature = comp_data.temperature / 100.0;      /* C  */
 8005114:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005118:	f7fb f96c 	bl	80003f4 <__aeabi_i2d>
 800511c:	2200      	movs	r2, #0
 800511e:	4b1d      	ldr	r3, [pc, #116]	; (8005194 <StartTask02+0xbc>)
 8005120:	f7fb fafc 	bl	800071c <__aeabi_ddiv>
 8005124:	f7fb fc80 	bl	8000a28 <__aeabi_d2uiz>
 8005128:	f8a9 0002 	strh.w	r0, [r9, #2]
		sensors_data.humidity = comp_data.humidity / 1024.0;           /* %   */
 800512c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8005130:	f7fb f950 	bl	80003d4 <__aeabi_ui2d>
 8005134:	2200      	movs	r2, #0
 8005136:	4b18      	ldr	r3, [pc, #96]	; (8005198 <StartTask02+0xc0>)
 8005138:	f7fb f9c6 	bl	80004c8 <__aeabi_dmul>
 800513c:	f7fb fc74 	bl	8000a28 <__aeabi_d2uiz>
 8005140:	f8a9 0004 	strh.w	r0, [r9, #4]
		sensors_data.pressure = comp_data.pressure / 10000.0 / 1.333;  /* hPa or mmhg */
 8005144:	f8d8 0000 	ldr.w	r0, [r8]
 8005148:	f7fb f944 	bl	80003d4 <__aeabi_ui2d>
 800514c:	4632      	mov	r2, r6
 800514e:	463b      	mov	r3, r7
 8005150:	f7fb fae4 	bl	800071c <__aeabi_ddiv>
 8005154:	a30c      	add	r3, pc, #48	; (adr r3, 8005188 <StartTask02+0xb0>)
 8005156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515a:	f7fb fadf 	bl	800071c <__aeabi_ddiv>
 800515e:	f7fb fc63 	bl	8000a28 <__aeabi_d2uiz>
 8005162:	f8a9 0006 	strh.w	r0, [r9, #6]
	rslt = bme280_set_sensor_mode(BME280_SLEEP_MODE, &dev);
 8005166:	4629      	mov	r1, r5
 8005168:	2000      	movs	r0, #0
 800516a:	f7ff fac9 	bl	8004700 <bme280_set_sensor_mode>
 800516e:	7020      	strb	r0, [r4, #0]
    osDelay(1000);
 8005170:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005174:	f003 fd3c 	bl	8008bf0 <osDelay>
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 8005178:	e7bc      	b.n	80050f4 <StartTask02+0x1c>
 800517a:	bf00      	nop
 800517c:	f3af 8000 	nop.w
 8005180:	00000000 	.word	0x00000000
 8005184:	40c38800 	.word	0x40c38800
 8005188:	ced91687 	.word	0xced91687
 800518c:	3ff553f7 	.word	0x3ff553f7
 8005190:	20002e0c 	.word	0x20002e0c
 8005194:	40590000 	.word	0x40590000
 8005198:	3f500000 	.word	0x3f500000
 800519c:	20000018 	.word	0x20000018
 80051a0:	20002e64 	.word	0x20002e64
 80051a4:	20001904 	.word	0x20001904

080051a8 <SystemClock_Config>:
{
 80051a8:	b510      	push	{r4, lr}
 80051aa:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80051ac:	2224      	movs	r2, #36	; 0x24
 80051ae:	2100      	movs	r1, #0
 80051b0:	a80b      	add	r0, sp, #44	; 0x2c
 80051b2:	f006 fc95 	bl	800bae0 <memset>
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80051b6:	2401      	movs	r4, #1
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80051b8:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80051ba:	210a      	movs	r1, #10
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80051bc:	2210      	movs	r2, #16
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051be:	a80a      	add	r0, sp, #40	; 0x28
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80051c0:	9305      	str	r3, [sp, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80051c2:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80051c4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80051c8:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80051cc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80051d0:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80051d2:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80051d4:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80051d6:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051da:	f002 fa39 	bl	8007650 <HAL_RCC_OscConfig>
 80051de:	b108      	cbz	r0, 80051e4 <SystemClock_Config+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80051e0:	b672      	cpsid	i
 80051e2:	e7fe      	b.n	80051e2 <SystemClock_Config+0x3a>
 80051e4:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80051e6:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80051e8:	a805      	add	r0, sp, #20
 80051ea:	4619      	mov	r1, r3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80051ec:	e9cd 3306 	strd	r3, r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80051f0:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80051f4:	9205      	str	r2, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80051f6:	f002 fc23 	bl	8007a40 <HAL_RCC_ClockConfig>
 80051fa:	b108      	cbz	r0, 8005200 <SystemClock_Config+0x58>
 80051fc:	b672      	cpsid	i
 80051fe:	e7fe      	b.n	80051fe <SystemClock_Config+0x56>
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005200:	f44f 7300 	mov.w	r3, #512	; 0x200
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005204:	a801      	add	r0, sp, #4
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005206:	e9cd 4301 	strd	r4, r3, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800520a:	f002 fd25 	bl	8007c58 <HAL_RCCEx_PeriphCLKConfig>
 800520e:	b108      	cbz	r0, 8005214 <SystemClock_Config+0x6c>
 8005210:	b672      	cpsid	i
 8005212:	e7fe      	b.n	8005212 <SystemClock_Config+0x6a>
}
 8005214:	b014      	add	sp, #80	; 0x50
 8005216:	bd10      	pop	{r4, pc}

08005218 <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005218:	2400      	movs	r4, #0
{
 800521a:	b580      	push	{r7, lr}
 800521c:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 800521e:	f000 fb63 	bl	80058e8 <HAL_Init>
  SystemClock_Config();
 8005222:	f7ff ffc1 	bl	80051a8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005226:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 800522a:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800522e:	4ba8      	ldr	r3, [pc, #672]	; (80054d0 <main+0x2b8>)
  HAL_GPIO_WritePin(GPIOA, LORA_NSS_Pin|LED1_PIN_Pin|LED3_PIN_Pin|LED2_PIN_Pin, GPIO_PIN_RESET);
 8005230:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005232:	6999      	ldr	r1, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005234:	2602      	movs	r6, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005236:	f041 0120 	orr.w	r1, r1, #32
 800523a:	6199      	str	r1, [r3, #24]
 800523c:	6998      	ldr	r0, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LORA_NSS_Pin|LED1_PIN_Pin|LED3_PIN_Pin|LED2_PIN_Pin, GPIO_PIN_RESET);
 800523e:	f641 4110 	movw	r1, #7184	; 0x1c10
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005242:	f000 0020 	and.w	r0, r0, #32
 8005246:	9007      	str	r0, [sp, #28]
 8005248:	9807      	ldr	r0, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800524a:	699d      	ldr	r5, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LORA_NSS_Pin|LED1_PIN_Pin|LED3_PIN_Pin|LED2_PIN_Pin, GPIO_PIN_RESET);
 800524c:	48a1      	ldr	r0, [pc, #644]	; (80054d4 <main+0x2bc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800524e:	f045 0504 	orr.w	r5, r5, #4
 8005252:	619d      	str	r5, [r3, #24]
 8005254:	699d      	ldr	r5, [r3, #24]
 8005256:	f005 0504 	and.w	r5, r5, #4
 800525a:	9508      	str	r5, [sp, #32]
 800525c:	9d08      	ldr	r5, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800525e:	699d      	ldr	r5, [r3, #24]
 8005260:	f045 0508 	orr.w	r5, r5, #8
 8005264:	619d      	str	r5, [r3, #24]
 8005266:	699b      	ldr	r3, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005268:	2501      	movs	r5, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800526a:	f003 0308 	and.w	r3, r3, #8
 800526e:	9309      	str	r3, [sp, #36]	; 0x24
 8005270:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOA, LORA_NSS_Pin|LED1_PIN_Pin|LED3_PIN_Pin|LED2_PIN_Pin, GPIO_PIN_RESET);
 8005272:	f000 fd0f 	bl	8005c94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LORA_RESET_Pin|CO2_WAKE_UP_Pin, GPIO_PIN_RESET);
 8005276:	4622      	mov	r2, r4
 8005278:	f44f 6101 	mov.w	r1, #2064	; 0x810
 800527c:	4896      	ldr	r0, [pc, #600]	; (80054d8 <main+0x2c0>)
 800527e:	f000 fd09 	bl	8005c94 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LORA_NSS_Pin|LED1_PIN_Pin|LED3_PIN_Pin|LED2_PIN_Pin;
 8005282:	f641 4310 	movw	r3, #7184	; 0x1c10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005286:	a90a      	add	r1, sp, #40	; 0x28
 8005288:	4892      	ldr	r0, [pc, #584]	; (80054d4 <main+0x2bc>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800528a:	e9cd 350a 	strd	r3, r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800528e:	960d      	str	r6, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005290:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005292:	f000 fc05 	bl	8005aa0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LORA_DIO1_Pin|LORA_DIO0_Pin;
 8005296:	f240 4204 	movw	r2, #1028	; 0x404
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800529a:	4b90      	ldr	r3, [pc, #576]	; (80054dc <main+0x2c4>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800529c:	a90a      	add	r1, sp, #40	; 0x28
 800529e:	488e      	ldr	r0, [pc, #568]	; (80054d8 <main+0x2c0>)
  GPIO_InitStruct.Pin = LORA_DIO1_Pin|LORA_DIO0_Pin;
 80052a0:	920a      	str	r2, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80052a2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052a4:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052a6:	f000 fbfb 	bl	8005aa0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LORA_RESET_Pin|CO2_WAKE_UP_Pin;
 80052aa:	f44f 6301 	mov.w	r3, #2064	; 0x810
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052ae:	a90a      	add	r1, sp, #40	; 0x28
 80052b0:	4889      	ldr	r0, [pc, #548]	; (80054d8 <main+0x2c0>)
  GPIO_InitStruct.Pin = LORA_RESET_Pin|CO2_WAKE_UP_Pin;
 80052b2:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052b4:	960d      	str	r6, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052b6:	e9cd 540b 	strd	r5, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052ba:	f000 fbf1 	bl	8005aa0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80052be:	4622      	mov	r2, r4
 80052c0:	2105      	movs	r1, #5
 80052c2:	2008      	movs	r0, #8
 80052c4:	f000 fb58 	bl	8005978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80052c8:	2008      	movs	r0, #8
 80052ca:	f000 fb8b 	bl	80059e4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80052ce:	4622      	mov	r2, r4
 80052d0:	2105      	movs	r1, #5
 80052d2:	2028      	movs	r0, #40	; 0x28
 80052d4:	f000 fb50 	bl	8005978 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80052d8:	2028      	movs	r0, #40	; 0x28
 80052da:	f000 fb83 	bl	80059e4 <HAL_NVIC_EnableIRQ>
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Instance = I2C1;
 80052e2:	4b7f      	ldr	r3, [pc, #508]	; (80054e0 <main+0x2c8>)
 80052e4:	4e7f      	ldr	r6, [pc, #508]	; (80054e4 <main+0x2cc>)
  hi2c1.Init.ClockSpeed = 400000;
 80052e6:	4980      	ldr	r1, [pc, #512]	; (80054e8 <main+0x2d0>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80052e8:	4618      	mov	r0, r3
  hi2c1.Init.OwnAddress1 = 0;
 80052ea:	e9c3 4402 	strd	r4, r4, [r3, #8]
  hi2c1.Init.OwnAddress2 = 0;
 80052ee:	e9c3 4405 	strd	r4, r4, [r3, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80052f2:	e9c3 4407 	strd	r4, r4, [r3, #28]
  hi2c1.Init.ClockSpeed = 400000;
 80052f6:	e9c3 6100 	strd	r6, r1, [r3]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052fa:	611a      	str	r2, [r3, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80052fc:	f000 fcdc 	bl	8005cb8 <HAL_I2C_Init>
 8005300:	b108      	cbz	r0, 8005306 <main+0xee>
 8005302:	b672      	cpsid	i
 8005304:	e7fe      	b.n	8005304 <main+0xec>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005306:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi1.Init.CRCPolynomial = 10;
 800530a:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800530c:	2220      	movs	r2, #32
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800530e:	f44f 7600 	mov.w	r6, #512	; 0x200
  hspi1.Instance = SPI1;
 8005312:	4c76      	ldr	r4, [pc, #472]	; (80054ec <main+0x2d4>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005314:	e9c4 1001 	strd	r1, r0, [r4, #4]
  hspi1.Instance = SPI1;
 8005318:	4975      	ldr	r1, [pc, #468]	; (80054f0 <main+0x2d8>)
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800531a:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800531e:	6160      	str	r0, [r4, #20]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005320:	e9c4 0008 	strd	r0, r0, [r4, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005324:	62a0      	str	r0, [r4, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005326:	4620      	mov	r0, r4
  hspi1.Init.CRCPolynomial = 10;
 8005328:	62e3      	str	r3, [r4, #44]	; 0x2c
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800532a:	61a6      	str	r6, [r4, #24]
  hspi1.Instance = SPI1;
 800532c:	6021      	str	r1, [r4, #0]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800532e:	61e2      	str	r2, [r4, #28]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005330:	f003 f83a 	bl	80083a8 <HAL_SPI_Init>
 8005334:	4603      	mov	r3, r0
 8005336:	b108      	cbz	r0, 800533c <main+0x124>
 8005338:	b672      	cpsid	i
 800533a:	e7fe      	b.n	800533a <main+0x122>
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800533c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8005340:	f44f 7280 	mov.w	r2, #256	; 0x100
  hrtc.Instance = RTC;
 8005344:	4e6b      	ldr	r6, [pc, #428]	; (80054f4 <main+0x2dc>)
 8005346:	496c      	ldr	r1, [pc, #432]	; (80054f8 <main+0x2e0>)
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8005348:	6070      	str	r0, [r6, #4]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800534a:	4630      	mov	r0, r6
  RTC_TimeTypeDef sTime = {0};
 800534c:	f8ad 3018 	strh.w	r3, [sp, #24]
  RTC_DateTypeDef DateToUpdate = {0};
 8005350:	930a      	str	r3, [sp, #40]	; 0x28
  RTC_TimeTypeDef sTime = {0};
 8005352:	f88d 301a 	strb.w	r3, [sp, #26]
  hrtc.Instance = RTC;
 8005356:	6031      	str	r1, [r6, #0]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8005358:	60b2      	str	r2, [r6, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800535a:	f002 fd77 	bl	8007e4c <HAL_RTC_Init>
 800535e:	4603      	mov	r3, r0
 8005360:	b108      	cbz	r0, 8005366 <main+0x14e>
 8005362:	b672      	cpsid	i
 8005364:	e7fe      	b.n	8005364 <main+0x14c>
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8005366:	a906      	add	r1, sp, #24
 8005368:	462a      	mov	r2, r5
 800536a:	4630      	mov	r0, r6
  sTime.Hours = 0x0;
 800536c:	f8ad 3018 	strh.w	r3, [sp, #24]
  sTime.Minutes = 0x0;
 8005370:	f88d 301a 	strb.w	r3, [sp, #26]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8005374:	f002 fde8 	bl	8007f48 <HAL_RTC_SetTime>
 8005378:	b108      	cbz	r0, 800537e <main+0x166>
 800537a:	b672      	cpsid	i
 800537c:	e7fe      	b.n	800537c <main+0x164>
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800537e:	4b5f      	ldr	r3, [pc, #380]	; (80054fc <main+0x2e4>)
  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8005380:	a90a      	add	r1, sp, #40	; 0x28
 8005382:	4630      	mov	r0, r6
 8005384:	462a      	mov	r2, r5
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8005386:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8005388:	f002 fe8a 	bl	80080a0 <HAL_RTC_SetDate>
 800538c:	b108      	cbz	r0, 8005392 <main+0x17a>
 800538e:	b672      	cpsid	i
 8005390:	e7fe      	b.n	8005390 <main+0x178>
  LoRa_init(&hspi1);
 8005392:	4620      	mov	r0, r4
 8005394:	f000 fa8a 	bl	80058ac <LoRa_init>
  result = LoRa_begin(BAND, true, 14, 11, 125E3, 0x4A);
 8005398:	a14b      	add	r1, pc, #300	; (adr r1, 80054c8 <main+0x2b0>)
 800539a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800539e:	224a      	movs	r2, #74	; 0x4a
 80053a0:	230b      	movs	r3, #11
 80053a2:	2600      	movs	r6, #0
 80053a4:	4f56      	ldr	r7, [pc, #344]	; (8005500 <main+0x2e8>)
 80053a6:	e9cd 6203 	strd	r6, r2, [sp, #12]
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	9702      	str	r7, [sp, #8]
 80053ae:	230e      	movs	r3, #14
 80053b0:	462a      	mov	r2, r5
 80053b2:	f000 fa81 	bl	80058b8 <LoRa_begin>
 80053b6:	f8df a188 	ldr.w	sl, [pc, #392]	; 8005540 <main+0x328>
 80053ba:	4604      	mov	r4, r0
 80053bc:	f88a 0000 	strb.w	r0, [sl]
  if(result == 0) {
 80053c0:	2800      	cmp	r0, #0
 80053c2:	d02f      	beq.n	8005424 <main+0x20c>
  TSL2561_setTiming_ms (gain, time, & ms);
 80053c4:	4b4f      	ldr	r3, [pc, #316]	; (8005504 <main+0x2ec>)
 80053c6:	4a50      	ldr	r2, [pc, #320]	; (8005508 <main+0x2f0>)
  rslt = bme280_init(&dev);
 80053c8:	4c50      	ldr	r4, [pc, #320]	; (800550c <main+0x2f4>)
  TSL2561_setTiming_ms (gain, time, & ms);
 80053ca:	7811      	ldrb	r1, [r2, #0]
 80053cc:	7818      	ldrb	r0, [r3, #0]
 80053ce:	4a50      	ldr	r2, [pc, #320]	; (8005510 <main+0x2f8>)
 80053d0:	f7ff fc5c 	bl	8004c8c <TSL2561_setTiming_ms>
  TSL2561_setPowerUp ();
 80053d4:	f7ff fc42 	bl	8004c5c <TSL2561_setPowerUp>
  rslt = bme280_init(&dev);
 80053d8:	4620      	mov	r0, r4
 80053da:	f7fe ffa1 	bl	8004320 <bme280_init>
 80053de:	4d4d      	ldr	r5, [pc, #308]	; (8005514 <main+0x2fc>)
  dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 80053e0:	4b4d      	ldr	r3, [pc, #308]	; (8005518 <main+0x300>)
  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80053e2:	4621      	mov	r1, r4
  dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 80053e4:	63a3      	str	r3, [r4, #56]	; 0x38
  rslt = bme280_init(&dev);
 80053e6:	7028      	strb	r0, [r5, #0]
  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80053e8:	200f      	movs	r0, #15
 80053ea:	f7ff f895 	bl	8004518 <bme280_set_sensor_settings>
 80053ee:	7028      	strb	r0, [r5, #0]
  osKernelInitialize();
 80053f0:	f003 fb68 	bl	8008ac4 <osKernelInitialize>
  Task01Handle = osThreadNew(StartTask01, NULL, &Task01_attributes);
 80053f4:	4a49      	ldr	r2, [pc, #292]	; (800551c <main+0x304>)
 80053f6:	2100      	movs	r1, #0
 80053f8:	4849      	ldr	r0, [pc, #292]	; (8005520 <main+0x308>)
 80053fa:	f003 fb9f 	bl	8008b3c <osThreadNew>
 80053fe:	4b49      	ldr	r3, [pc, #292]	; (8005524 <main+0x30c>)
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 8005400:	4a49      	ldr	r2, [pc, #292]	; (8005528 <main+0x310>)
  Task01Handle = osThreadNew(StartTask01, NULL, &Task01_attributes);
 8005402:	6018      	str	r0, [r3, #0]
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 8005404:	2100      	movs	r1, #0
 8005406:	4849      	ldr	r0, [pc, #292]	; (800552c <main+0x314>)
 8005408:	f003 fb98 	bl	8008b3c <osThreadNew>
 800540c:	4b48      	ldr	r3, [pc, #288]	; (8005530 <main+0x318>)
  Task03Handle = osThreadNew(StartTask03, NULL, &Task03_attributes);
 800540e:	4a49      	ldr	r2, [pc, #292]	; (8005534 <main+0x31c>)
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 8005410:	6018      	str	r0, [r3, #0]
  Task03Handle = osThreadNew(StartTask03, NULL, &Task03_attributes);
 8005412:	2100      	movs	r1, #0
 8005414:	4848      	ldr	r0, [pc, #288]	; (8005538 <main+0x320>)
 8005416:	f003 fb91 	bl	8008b3c <osThreadNew>
 800541a:	4b48      	ldr	r3, [pc, #288]	; (800553c <main+0x324>)
 800541c:	6018      	str	r0, [r3, #0]
  osKernelStart();
 800541e:	f003 fb6b 	bl	8008af8 <osKernelStart>
 8005422:	e7fe      	b.n	8005422 <main+0x20a>
	  HAL_GPIO_WritePin(LED1_PIN_GPIO_Port, LED1_PIN_Pin, GPIO_PIN_SET);
 8005424:	462a      	mov	r2, r5
		  result = LoRa_begin(BAND, true, 14, 11, 125E3, 0x4A);
 8005426:	f20f 09a0 	addw	r9, pc, #160	; 0xa0
 800542a:	e9d9 8900 	ldrd	r8, r9, [r9]
	  HAL_GPIO_WritePin(LED1_PIN_GPIO_Port, LED1_PIN_Pin, GPIO_PIN_SET);
 800542e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005432:	4828      	ldr	r0, [pc, #160]	; (80054d4 <main+0x2bc>)
 8005434:	f000 fc2e 	bl	8005c94 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED2_PIN_GPIO_Port, LED2_PIN_Pin, GPIO_PIN_SET);
 8005438:	462a      	mov	r2, r5
 800543a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800543e:	4825      	ldr	r0, [pc, #148]	; (80054d4 <main+0x2bc>)
 8005440:	f000 fc28 	bl	8005c94 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED3_PIN_GPIO_Port, LED3_PIN_Pin, GPIO_PIN_SET);
 8005444:	462a      	mov	r2, r5
 8005446:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800544a:	4822      	ldr	r0, [pc, #136]	; (80054d4 <main+0x2bc>)
 800544c:	f000 fc22 	bl	8005c94 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8005450:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005454:	f000 fa6c 	bl	8005930 <HAL_Delay>
	  HAL_GPIO_WritePin(LED1_PIN_GPIO_Port, LED1_PIN_Pin, GPIO_PIN_RESET);
 8005458:	4622      	mov	r2, r4
 800545a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800545e:	481d      	ldr	r0, [pc, #116]	; (80054d4 <main+0x2bc>)
 8005460:	f000 fc18 	bl	8005c94 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED2_PIN_GPIO_Port, LED2_PIN_Pin, GPIO_PIN_RESET);
 8005464:	4622      	mov	r2, r4
 8005466:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800546a:	481a      	ldr	r0, [pc, #104]	; (80054d4 <main+0x2bc>)
 800546c:	f000 fc12 	bl	8005c94 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED3_PIN_GPIO_Port, LED3_PIN_Pin, GPIO_PIN_RESET);
 8005470:	4622      	mov	r2, r4
 8005472:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005476:	4817      	ldr	r0, [pc, #92]	; (80054d4 <main+0x2bc>)
 8005478:	f000 fc0c 	bl	8005c94 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED1_PIN_GPIO_Port, LED1_PIN_Pin, GPIO_PIN_SET);
 800547c:	4c15      	ldr	r4, [pc, #84]	; (80054d4 <main+0x2bc>)
	  while(result != 0) {
 800547e:	f89a 3000 	ldrb.w	r3, [sl]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d09e      	beq.n	80053c4 <main+0x1ac>
		  result = LoRa_begin(BAND, true, 14, 11, 125E3, 0x4A);
 8005486:	224a      	movs	r2, #74	; 0x4a
 8005488:	230b      	movs	r3, #11
 800548a:	9204      	str	r2, [sp, #16]
 800548c:	9300      	str	r3, [sp, #0]
 800548e:	4649      	mov	r1, r9
 8005490:	230e      	movs	r3, #14
 8005492:	e9cd 7602 	strd	r7, r6, [sp, #8]
 8005496:	2201      	movs	r2, #1
 8005498:	4640      	mov	r0, r8
 800549a:	f000 fa0d 	bl	80058b8 <LoRa_begin>
			  HAL_GPIO_WritePin(LED1_PIN_GPIO_Port, LED1_PIN_Pin, GPIO_PIN_SET);
 800549e:	2201      	movs	r2, #1
		  result = LoRa_begin(BAND, true, 14, 11, 125E3, 0x4A);
 80054a0:	f88a 0000 	strb.w	r0, [sl]
			  HAL_GPIO_WritePin(LED1_PIN_GPIO_Port, LED1_PIN_Pin, GPIO_PIN_SET);
 80054a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80054a8:	4620      	mov	r0, r4
 80054aa:	f000 fbf3 	bl	8005c94 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED2_PIN_GPIO_Port, LED2_PIN_Pin, GPIO_PIN_RESET);
 80054ae:	4620      	mov	r0, r4
 80054b0:	2200      	movs	r2, #0
 80054b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054b6:	f000 fbed 	bl	8005c94 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED3_PIN_GPIO_Port, LED3_PIN_Pin, GPIO_PIN_RESET);
 80054ba:	2200      	movs	r2, #0
 80054bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054c0:	4620      	mov	r0, r4
 80054c2:	f000 fbe7 	bl	8005c94 <HAL_GPIO_WritePin>
 80054c6:	e7da      	b.n	800547e <main+0x266>
 80054c8:	19d2ded0 	.word	0x19d2ded0
 80054cc:	00000000 	.word	0x00000000
 80054d0:	40021000 	.word	0x40021000
 80054d4:	40010800 	.word	0x40010800
 80054d8:	40010c00 	.word	0x40010c00
 80054dc:	10110000 	.word	0x10110000
 80054e0:	20002e10 	.word	0x20002e10
 80054e4:	40005400 	.word	0x40005400
 80054e8:	00061a80 	.word	0x00061a80
 80054ec:	20002e90 	.word	0x20002e90
 80054f0:	40013000 	.word	0x40013000
 80054f4:	20002e70 	.word	0x20002e70
 80054f8:	40002800 	.word	0x40002800
 80054fc:	00010101 	.word	0x00010101
 8005500:	0001e848 	.word	0x0001e848
 8005504:	200018fc 	.word	0x200018fc
 8005508:	20000058 	.word	0x20000058
 800550c:	20000018 	.word	0x20000018
 8005510:	20001900 	.word	0x20001900
 8005514:	20002e0c 	.word	0x20002e0c
 8005518:	04010205 	.word	0x04010205
 800551c:	0800bd3c 	.word	0x0800bd3c
 8005520:	08005085 	.word	0x08005085
 8005524:	20002e84 	.word	0x20002e84
 8005528:	0800bd60 	.word	0x0800bd60
 800552c:	080050d9 	.word	0x080050d9
 8005530:	20002e08 	.word	0x20002e08
 8005534:	0800bd84 	.word	0x0800bd84
 8005538:	080050cd 	.word	0x080050cd
 800553c:	20002e8c 	.word	0x20002e8c
 8005540:	20002e88 	.word	0x20002e88

08005544 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8005544:	6802      	ldr	r2, [r0, #0]
 8005546:	4b03      	ldr	r3, [pc, #12]	; (8005554 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8005548:	429a      	cmp	r2, r3
 800554a:	d000      	beq.n	800554e <HAL_TIM_PeriodElapsedCallback+0xa>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800554c:	4770      	bx	lr
    HAL_IncTick();
 800554e:	f000 b9dd 	b.w	800590c <HAL_IncTick>
 8005552:	bf00      	nop
 8005554:	40000800 	.word	0x40000800

08005558 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005558:	4b11      	ldr	r3, [pc, #68]	; (80055a0 <HAL_MspInit+0x48>)
{
 800555a:	b510      	push	{r4, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800555c:	6998      	ldr	r0, [r3, #24]
{
 800555e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8005560:	f040 0001 	orr.w	r0, r0, #1
 8005564:	6198      	str	r0, [r3, #24]
 8005566:	699c      	ldr	r4, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005568:	2200      	movs	r2, #0
  __HAL_RCC_AFIO_CLK_ENABLE();
 800556a:	f004 0401 	and.w	r4, r4, #1
 800556e:	9400      	str	r4, [sp, #0]
 8005570:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005572:	69dc      	ldr	r4, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005574:	210f      	movs	r1, #15
  __HAL_RCC_PWR_CLK_ENABLE();
 8005576:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 800557a:	61dc      	str	r4, [r3, #28]
 800557c:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800557e:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8005582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005586:	9301      	str	r3, [sp, #4]
 8005588:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800558a:	f000 f9f5 	bl	8005978 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800558e:	4a05      	ldr	r2, [pc, #20]	; (80055a4 <HAL_MspInit+0x4c>)
 8005590:	6853      	ldr	r3, [r2, #4]
 8005592:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005596:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800559a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800559c:	b002      	add	sp, #8
 800559e:	bd10      	pop	{r4, pc}
 80055a0:	40021000 	.word	0x40021000
 80055a4:	40010000 	.word	0x40010000

080055a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80055a8:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055aa:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 80055ac:	6802      	ldr	r2, [r0, #0]
 80055ae:	4b20      	ldr	r3, [pc, #128]	; (8005630 <HAL_I2C_MspInit+0x88>)
{
 80055b0:	b086      	sub	sp, #24
  if(hi2c->Instance==I2C1)
 80055b2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055b4:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80055b8:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hi2c->Instance==I2C1)
 80055bc:	d001      	beq.n	80055c2 <HAL_I2C_MspInit+0x1a>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80055be:	b006      	add	sp, #24
 80055c0:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80055c2:	f44f 7040 	mov.w	r0, #768	; 0x300
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80055c6:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80055c8:	2612      	movs	r6, #18
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055ca:	4d1a      	ldr	r5, [pc, #104]	; (8005634 <HAL_I2C_MspInit+0x8c>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055cc:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055ce:	69ab      	ldr	r3, [r5, #24]
 80055d0:	f043 0308 	orr.w	r3, r3, #8
 80055d4:	61ab      	str	r3, [r5, #24]
 80055d6:	69ab      	ldr	r3, [r5, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80055d8:	9002      	str	r0, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055da:	f003 0308 	and.w	r3, r3, #8
 80055de:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055e0:	4815      	ldr	r0, [pc, #84]	; (8005638 <HAL_I2C_MspInit+0x90>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055e2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80055e4:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80055e6:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055e8:	f000 fa5a 	bl	8005aa0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80055ec:	4813      	ldr	r0, [pc, #76]	; (800563c <HAL_I2C_MspInit+0x94>)
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80055ee:	4622      	mov	r2, r4
    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80055f0:	6843      	ldr	r3, [r0, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80055f2:	2105      	movs	r1, #5
    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80055f4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80055f8:	f043 0302 	orr.w	r3, r3, #2
 80055fc:	6043      	str	r3, [r0, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 80055fe:	69eb      	ldr	r3, [r5, #28]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8005600:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005602:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005606:	61eb      	str	r3, [r5, #28]
 8005608:	69eb      	ldr	r3, [r5, #28]
 800560a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800560e:	9301      	str	r3, [sp, #4]
 8005610:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8005612:	f000 f9b1 	bl	8005978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005616:	201f      	movs	r0, #31
 8005618:	f000 f9e4 	bl	80059e4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800561c:	4622      	mov	r2, r4
 800561e:	2105      	movs	r1, #5
 8005620:	2020      	movs	r0, #32
 8005622:	f000 f9a9 	bl	8005978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8005626:	2020      	movs	r0, #32
 8005628:	f000 f9dc 	bl	80059e4 <HAL_NVIC_EnableIRQ>
}
 800562c:	b006      	add	sp, #24
 800562e:	bd70      	pop	{r4, r5, r6, pc}
 8005630:	40005400 	.word	0x40005400
 8005634:	40021000 	.word	0x40021000
 8005638:	40010c00 	.word	0x40010c00
 800563c:	40010000 	.word	0x40010000

08005640 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8005640:	6802      	ldr	r2, [r0, #0]
 8005642:	4b10      	ldr	r3, [pc, #64]	; (8005684 <HAL_RTC_MspInit+0x44>)
 8005644:	429a      	cmp	r2, r3
 8005646:	d000      	beq.n	800564a <HAL_RTC_MspInit+0xa>
 8005648:	4770      	bx	lr
{
 800564a:	b530      	push	{r4, r5, lr}
  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800564c:	2501      	movs	r5, #1
{
 800564e:	b083      	sub	sp, #12
    HAL_PWR_EnableBkUpAccess();
 8005650:	f001 fff8 	bl	8007644 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_BKP_CLK_ENABLE();
 8005654:	4b0c      	ldr	r3, [pc, #48]	; (8005688 <HAL_RTC_MspInit+0x48>)
    __HAL_RCC_RTC_ENABLE();
 8005656:	4c0d      	ldr	r4, [pc, #52]	; (800568c <HAL_RTC_MspInit+0x4c>)
    __HAL_RCC_BKP_CLK_ENABLE();
 8005658:	69d9      	ldr	r1, [r3, #28]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 5, 0);
 800565a:	2200      	movs	r2, #0
    __HAL_RCC_BKP_CLK_ENABLE();
 800565c:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8005660:	61d9      	str	r1, [r3, #28]
 8005662:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(RTC_IRQn, 5, 0);
 8005664:	2105      	movs	r1, #5
    __HAL_RCC_BKP_CLK_ENABLE();
 8005666:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800566a:	9301      	str	r3, [sp, #4]
 800566c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(RTC_IRQn, 5, 0);
 800566e:	2003      	movs	r0, #3
    __HAL_RCC_RTC_ENABLE();
 8005670:	6025      	str	r5, [r4, #0]
    HAL_NVIC_SetPriority(RTC_IRQn, 5, 0);
 8005672:	f000 f981 	bl	8005978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8005676:	2003      	movs	r0, #3
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005678:	b003      	add	sp, #12
 800567a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800567e:	f000 b9b1 	b.w	80059e4 <HAL_NVIC_EnableIRQ>
 8005682:	bf00      	nop
 8005684:	40002800 	.word	0x40002800
 8005688:	40021000 	.word	0x40021000
 800568c:	4242043c 	.word	0x4242043c

08005690 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005690:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005692:	2400      	movs	r4, #0
  if(hspi->Instance==SPI1)
 8005694:	6802      	ldr	r2, [r0, #0]
 8005696:	4b1d      	ldr	r3, [pc, #116]	; (800570c <HAL_SPI_MspInit+0x7c>)
{
 8005698:	b086      	sub	sp, #24
  if(hspi->Instance==SPI1)
 800569a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800569c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80056a0:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hspi->Instance==SPI1)
 80056a4:	d001      	beq.n	80056aa <HAL_SPI_MspInit+0x1a>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80056a6:	b006      	add	sp, #24
 80056a8:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80056aa:	21a0      	movs	r1, #160	; 0xa0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056ac:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80056ae:	2503      	movs	r5, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 80056b0:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80056b4:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056b6:	4816      	ldr	r0, [pc, #88]	; (8005710 <HAL_SPI_MspInit+0x80>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80056b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80056bc:	619a      	str	r2, [r3, #24]
 80056be:	699a      	ldr	r2, [r3, #24]
 80056c0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80056c4:	9200      	str	r2, [sp, #0]
 80056c6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056c8:	699a      	ldr	r2, [r3, #24]
 80056ca:	f042 0204 	orr.w	r2, r2, #4
 80056ce:	619a      	str	r2, [r3, #24]
 80056d0:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80056d2:	9102      	str	r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056d4:	f003 0304 	and.w	r3, r3, #4
 80056d8:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056da:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056dc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056de:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80056e0:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056e2:	f000 f9dd 	bl	8005aa0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80056e6:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056e8:	a902      	add	r1, sp, #8
 80056ea:	4809      	ldr	r0, [pc, #36]	; (8005710 <HAL_SPI_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80056ec:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ee:	e9cd 4403 	strd	r4, r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056f2:	f000 f9d5 	bl	8005aa0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80056f6:	4622      	mov	r2, r4
 80056f8:	2105      	movs	r1, #5
 80056fa:	2023      	movs	r0, #35	; 0x23
 80056fc:	f000 f93c 	bl	8005978 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005700:	2023      	movs	r0, #35	; 0x23
 8005702:	f000 f96f 	bl	80059e4 <HAL_NVIC_EnableIRQ>
}
 8005706:	b006      	add	sp, #24
 8005708:	bd70      	pop	{r4, r5, r6, pc}
 800570a:	bf00      	nop
 800570c:	40013000 	.word	0x40013000
 8005710:	40010800 	.word	0x40010800

08005714 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005714:	b510      	push	{r4, lr}
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8005716:	4601      	mov	r1, r0
{
 8005718:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 800571a:	2200      	movs	r2, #0
 800571c:	201e      	movs	r0, #30
 800571e:	f000 f92b 	bl	8005978 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005722:	201e      	movs	r0, #30
 8005724:	f000 f95e 	bl	80059e4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8005728:	4b15      	ldr	r3, [pc, #84]	; (8005780 <HAL_InitTick+0x6c>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800572a:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM4_CLK_ENABLE();
 800572c:	69da      	ldr	r2, [r3, #28]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800572e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM4_CLK_ENABLE();
 8005730:	f042 0204 	orr.w	r2, r2, #4
 8005734:	61da      	str	r2, [r3, #28]
 8005736:	69db      	ldr	r3, [r3, #28]
  uwTimclock = HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8005738:	4c12      	ldr	r4, [pc, #72]	; (8005784 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM4_CLK_ENABLE();
 800573a:	f003 0304 	and.w	r3, r3, #4
 800573e:	9302      	str	r3, [sp, #8]
 8005740:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005742:	f002 fa69 	bl	8007c18 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005746:	f002 fa47 	bl	8007bd8 <HAL_RCC_GetPCLK1Freq>
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800574a:	f240 31e7 	movw	r1, #999	; 0x3e7
  htim4.Init.Prescaler = uwPrescalerValue;
  htim4.Init.ClockDivision = 0;
 800574e:	2200      	movs	r2, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005750:	4b0d      	ldr	r3, [pc, #52]	; (8005788 <HAL_InitTick+0x74>)
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8005752:	60e1      	str	r1, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005754:	fba3 1300 	umull	r1, r3, r3, r0
  htim4.Instance = TIM4;
 8005758:	490c      	ldr	r1, [pc, #48]	; (800578c <HAL_InitTick+0x78>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800575a:	0c9b      	lsrs	r3, r3, #18
 800575c:	3b01      	subs	r3, #1
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800575e:	4620      	mov	r0, r4
  htim4.Instance = TIM4;
 8005760:	e9c4 1300 	strd	r1, r3, [r4]
  htim4.Init.ClockDivision = 0;
 8005764:	6122      	str	r2, [r4, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005766:	60a2      	str	r2, [r4, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8005768:	f003 f86a 	bl	8008840 <HAL_TIM_Base_Init>
 800576c:	b110      	cbz	r0, 8005774 <HAL_InitTick+0x60>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
  }

  /* Return function status */
  return HAL_ERROR;
 800576e:	2001      	movs	r0, #1
}
 8005770:	b008      	add	sp, #32
 8005772:	bd10      	pop	{r4, pc}
    return HAL_TIM_Base_Start_IT(&htim4);
 8005774:	4620      	mov	r0, r4
 8005776:	f003 f8c3 	bl	8008900 <HAL_TIM_Base_Start_IT>
}
 800577a:	b008      	add	sp, #32
 800577c:	bd10      	pop	{r4, pc}
 800577e:	bf00      	nop
 8005780:	40021000 	.word	0x40021000
 8005784:	20002f30 	.word	0x20002f30
 8005788:	431bde83 	.word	0x431bde83
 800578c:	40000800 	.word	0x40000800

08005790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005790:	e7fe      	b.n	8005790 <NMI_Handler>
 8005792:	bf00      	nop

08005794 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005794:	e7fe      	b.n	8005794 <HardFault_Handler>
 8005796:	bf00      	nop

08005798 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005798:	e7fe      	b.n	8005798 <MemManage_Handler>
 800579a:	bf00      	nop

0800579c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800579c:	e7fe      	b.n	800579c <BusFault_Handler>
 800579e:	bf00      	nop

080057a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057a0:	e7fe      	b.n	80057a0 <UsageFault_Handler>
 80057a2:	bf00      	nop

080057a4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop

080057a8 <RTC_IRQHandler>:
void RTC_IRQHandler(void)
{
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 80057a8:	4801      	ldr	r0, [pc, #4]	; (80057b0 <RTC_IRQHandler+0x8>)
 80057aa:	f002 bd7b 	b.w	80082a4 <HAL_RTCEx_RTCIRQHandler>
 80057ae:	bf00      	nop
 80057b0:	20002e70 	.word	0x20002e70

080057b4 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80057b4:	2004      	movs	r0, #4
 80057b6:	f000 ba73 	b.w	8005ca0 <HAL_GPIO_EXTI_IRQHandler>
 80057ba:	bf00      	nop

080057bc <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80057bc:	4801      	ldr	r0, [pc, #4]	; (80057c4 <TIM4_IRQHandler+0x8>)
 80057be:	f003 b8d3 	b.w	8008968 <HAL_TIM_IRQHandler>
 80057c2:	bf00      	nop
 80057c4:	20002f30 	.word	0x20002f30

080057c8 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80057c8:	4801      	ldr	r0, [pc, #4]	; (80057d0 <I2C1_EV_IRQHandler+0x8>)
 80057ca:	f001 b849 	b.w	8006860 <HAL_I2C_EV_IRQHandler>
 80057ce:	bf00      	nop
 80057d0:	20002e10 	.word	0x20002e10

080057d4 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80057d4:	4801      	ldr	r0, [pc, #4]	; (80057dc <I2C1_ER_IRQHandler+0x8>)
 80057d6:	f001 bdb7 	b.w	8007348 <HAL_I2C_ER_IRQHandler>
 80057da:	bf00      	nop
 80057dc:	20002e10 	.word	0x20002e10

080057e0 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80057e0:	4801      	ldr	r0, [pc, #4]	; (80057e8 <SPI1_IRQHandler+0x8>)
 80057e2:	f002 bf97 	b.w	8008714 <HAL_SPI_IRQHandler>
 80057e6:	bf00      	nop
 80057e8:	20002e90 	.word	0x20002e90

080057ec <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80057ec:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80057f0:	f000 ba56 	b.w	8005ca0 <HAL_GPIO_EXTI_IRQHandler>

080057f4 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80057f4:	2001      	movs	r0, #1
 80057f6:	4770      	bx	lr

080057f8 <_kill>:

int _kill(int pid, int sig)
{
 80057f8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80057fa:	f006 f913 	bl	800ba24 <__errno>
 80057fe:	2316      	movs	r3, #22
 8005800:	6003      	str	r3, [r0, #0]
	return -1;
}
 8005802:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005806:	bd08      	pop	{r3, pc}

08005808 <_exit>:

void _exit (int status)
{
 8005808:	b508      	push	{r3, lr}
	errno = EINVAL;
 800580a:	f006 f90b 	bl	800ba24 <__errno>
 800580e:	2316      	movs	r3, #22
 8005810:	6003      	str	r3, [r0, #0]
 8005812:	e7fe      	b.n	8005812 <_exit+0xa>

08005814 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005814:	490d      	ldr	r1, [pc, #52]	; (800584c <_sbrk+0x38>)
{
 8005816:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005818:	4a0d      	ldr	r2, [pc, #52]	; (8005850 <_sbrk+0x3c>)
 800581a:	4c0e      	ldr	r4, [pc, #56]	; (8005854 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 800581c:	680b      	ldr	r3, [r1, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800581e:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8005820:	b12b      	cbz	r3, 800582e <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005822:	4418      	add	r0, r3
 8005824:	4290      	cmp	r0, r2
 8005826:	d808      	bhi.n	800583a <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8005828:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800582a:	4618      	mov	r0, r3
 800582c:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800582e:	4c0a      	ldr	r4, [pc, #40]	; (8005858 <_sbrk+0x44>)
 8005830:	4623      	mov	r3, r4
  if (__sbrk_heap_end + incr > max_heap)
 8005832:	4418      	add	r0, r3
 8005834:	4290      	cmp	r0, r2
    __sbrk_heap_end = &_end;
 8005836:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8005838:	d9f6      	bls.n	8005828 <_sbrk+0x14>
    errno = ENOMEM;
 800583a:	f006 f8f3 	bl	800ba24 <__errno>
 800583e:	220c      	movs	r2, #12
    return (void *)-1;
 8005840:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    errno = ENOMEM;
 8005844:	6002      	str	r2, [r0, #0]
}
 8005846:	4618      	mov	r0, r3
 8005848:	bd10      	pop	{r4, pc}
 800584a:	bf00      	nop
 800584c:	20001910 	.word	0x20001910
 8005850:	20005000 	.word	0x20005000
 8005854:	00000400 	.word	0x00000400
 8005858:	20002fc0 	.word	0x20002fc0

0800585c <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop

08005860 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005860:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005862:	e003      	b.n	800586c <LoopCopyDataInit>

08005864 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005864:	4b0b      	ldr	r3, [pc, #44]	; (8005894 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005866:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005868:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800586a:	3104      	adds	r1, #4

0800586c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800586c:	480a      	ldr	r0, [pc, #40]	; (8005898 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800586e:	4b0b      	ldr	r3, [pc, #44]	; (800589c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005870:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005872:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005874:	d3f6      	bcc.n	8005864 <CopyDataInit>
  ldr r2, =_sbss
 8005876:	4a0a      	ldr	r2, [pc, #40]	; (80058a0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005878:	e002      	b.n	8005880 <LoopFillZerobss>

0800587a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800587a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800587c:	f842 3b04 	str.w	r3, [r2], #4

08005880 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005880:	4b08      	ldr	r3, [pc, #32]	; (80058a4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005882:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005884:	d3f9      	bcc.n	800587a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005886:	f7ff ffe9 	bl	800585c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800588a:	f006 f8d1 	bl	800ba30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800588e:	f7ff fcc3 	bl	8005218 <main>
  bx lr
 8005892:	4770      	bx	lr
  ldr r3, =_sidata
 8005894:	0800be54 	.word	0x0800be54
  ldr r0, =_sdata
 8005898:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800589c:	200000d4 	.word	0x200000d4
  ldr r2, =_sbss
 80058a0:	200000d8 	.word	0x200000d8
  ldr r3, = _ebss
 80058a4:	20002fc0 	.word	0x20002fc0

080058a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80058a8:	e7fe      	b.n	80058a8 <ADC1_2_IRQHandler>
	...

080058ac <LoRa_init>:
extern class LoRa_class LoRa;

extern "C" {

void LoRa_init(SPI_HandleTypeDef *spi) {
	return LoRa.init(spi);
 80058ac:	4601      	mov	r1, r0
 80058ae:	4801      	ldr	r0, [pc, #4]	; (80058b4 <LoRa_init+0x8>)
 80058b0:	f7fb bc5c 	b.w	800116c <_ZN10LoRa_class4initEP19__SPI_HandleTypeDef>
 80058b4:	200000f8 	.word	0x200000f8

080058b8 <LoRa_begin>:
	return LoRa.field_get(field, value, read);
}
uint8_t LoRa_field_get(Address_field* fields, uint32_t* values, uint8_t amt, bool read) {
	return LoRa.field_get(fields, values, amt, read);
}
uint8_t LoRa_begin(uint64_t frequency, bool paboost, uint8_t signal_power, uint8_t SF, uint64_t SBW, uint8_t sync_word) {
 80058b8:	b530      	push	{r4, r5, lr}
 80058ba:	b089      	sub	sp, #36	; 0x24
 80058bc:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
 80058c0:	f89d 4040 	ldrb.w	r4, [sp, #64]	; 0x40
	return LoRa.begin(frequency, paboost, signal_power, SF, SBW, sync_word);
 80058c4:	e9cd 2300 	strd	r2, r3, [sp]
 80058c8:	9502      	str	r5, [sp, #8]
 80058ca:	4602      	mov	r2, r0
 80058cc:	460b      	mov	r3, r1
uint8_t LoRa_begin(uint64_t frequency, bool paboost, uint8_t signal_power, uint8_t SF, uint64_t SBW, uint8_t sync_word) {
 80058ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
	return LoRa.begin(frequency, paboost, signal_power, SF, SBW, sync_word);
 80058d2:	9406      	str	r4, [sp, #24]
 80058d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058d8:	4802      	ldr	r0, [pc, #8]	; (80058e4 <LoRa_begin+0x2c>)
 80058da:	f7fb fe27 	bl	800152c <_ZN10LoRa_class5beginEybhhyh>
}
 80058de:	b009      	add	sp, #36	; 0x24
 80058e0:	bd30      	pop	{r4, r5, pc}
 80058e2:	bf00      	nop
 80058e4:	200000f8 	.word	0x200000f8

080058e8 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80058e8:	4a07      	ldr	r2, [pc, #28]	; (8005908 <HAL_Init+0x20>)
{
 80058ea:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80058ec:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058ee:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80058f0:	f043 0310 	orr.w	r3, r3, #16
 80058f4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058f6:	f000 f82d 	bl	8005954 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80058fa:	2000      	movs	r0, #0
 80058fc:	f7ff ff0a 	bl	8005714 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005900:	f7ff fe2a 	bl	8005558 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8005904:	2000      	movs	r0, #0
 8005906:	bd08      	pop	{r3, pc}
 8005908:	40022000 	.word	0x40022000

0800590c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800590c:	4a03      	ldr	r2, [pc, #12]	; (800591c <HAL_IncTick+0x10>)
 800590e:	4b04      	ldr	r3, [pc, #16]	; (8005920 <HAL_IncTick+0x14>)
 8005910:	6811      	ldr	r1, [r2, #0]
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	440b      	add	r3, r1
 8005916:	6013      	str	r3, [r2, #0]
}
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	20002f78 	.word	0x20002f78
 8005920:	20000060 	.word	0x20000060

08005924 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005924:	4b01      	ldr	r3, [pc, #4]	; (800592c <HAL_GetTick+0x8>)
 8005926:	6818      	ldr	r0, [r3, #0]
}
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	20002f78 	.word	0x20002f78

08005930 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005930:	b538      	push	{r3, r4, r5, lr}
 8005932:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005934:	f7ff fff6 	bl	8005924 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005938:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800593a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 800593c:	d002      	beq.n	8005944 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800593e:	4b04      	ldr	r3, [pc, #16]	; (8005950 <HAL_Delay+0x20>)
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005944:	f7ff ffee 	bl	8005924 <HAL_GetTick>
 8005948:	1b40      	subs	r0, r0, r5
 800594a:	42a0      	cmp	r0, r4
 800594c:	d3fa      	bcc.n	8005944 <HAL_Delay+0x14>
  {
  }
}
 800594e:	bd38      	pop	{r3, r4, r5, pc}
 8005950:	20000060 	.word	0x20000060

08005954 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005954:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005958:	4a06      	ldr	r2, [pc, #24]	; (8005974 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800595a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800595c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800595e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005962:	400b      	ands	r3, r1
 8005964:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005968:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800596c:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800596e:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	e000ed00 	.word	0xe000ed00

08005978 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005978:	4b18      	ldr	r3, [pc, #96]	; (80059dc <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800597a:	b430      	push	{r4, r5}
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005982:	f1c3 0507 	rsb	r5, r3, #7
 8005986:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005988:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800598c:	bf28      	it	cs
 800598e:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005990:	2c06      	cmp	r4, #6
 8005992:	d919      	bls.n	80059c8 <HAL_NVIC_SetPriority+0x50>
 8005994:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005998:	3b03      	subs	r3, #3
 800599a:	409c      	lsls	r4, r3
 800599c:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80059a4:	40aa      	lsls	r2, r5
 80059a6:	ea21 0102 	bic.w	r1, r1, r2
 80059aa:	fa01 f203 	lsl.w	r2, r1, r3
 80059ae:	4322      	orrs	r2, r4
 80059b0:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 80059b2:	2800      	cmp	r0, #0
 80059b4:	b2d2      	uxtb	r2, r2
 80059b6:	db0a      	blt.n	80059ce <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059b8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80059bc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80059c0:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80059c4:	bc30      	pop	{r4, r5}
 80059c6:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80059c8:	2400      	movs	r4, #0
 80059ca:	4623      	mov	r3, r4
 80059cc:	e7e8      	b.n	80059a0 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059ce:	4b04      	ldr	r3, [pc, #16]	; (80059e0 <HAL_NVIC_SetPriority+0x68>)
 80059d0:	f000 000f 	and.w	r0, r0, #15
 80059d4:	4403      	add	r3, r0
 80059d6:	761a      	strb	r2, [r3, #24]
 80059d8:	bc30      	pop	{r4, r5}
 80059da:	4770      	bx	lr
 80059dc:	e000ed00 	.word	0xe000ed00
 80059e0:	e000ecfc 	.word	0xe000ecfc

080059e4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80059e4:	2800      	cmp	r0, #0
 80059e6:	db07      	blt.n	80059f8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059e8:	2301      	movs	r3, #1
 80059ea:	f000 011f 	and.w	r1, r0, #31
 80059ee:	4a03      	ldr	r2, [pc, #12]	; (80059fc <HAL_NVIC_EnableIRQ+0x18>)
 80059f0:	408b      	lsls	r3, r1
 80059f2:	0940      	lsrs	r0, r0, #5
 80059f4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	e000e100 	.word	0xe000e100

08005a00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005a00:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005a02:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8005a06:	2b02      	cmp	r3, #2
 8005a08:	d004      	beq.n	8005a14 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a0a:	2204      	movs	r2, #4
        
    status = HAL_ERROR;
 8005a0c:	2401      	movs	r4, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a0e:	6382      	str	r2, [r0, #56]	; 0x38
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8005a10:	4620      	mov	r0, r4
 8005a12:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a14:	6803      	ldr	r3, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005a16:	491d      	ldr	r1, [pc, #116]	; (8005a8c <HAL_DMA_Abort_IT+0x8c>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a18:	681a      	ldr	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005a1a:	428b      	cmp	r3, r1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a1c:	f022 020e 	bic.w	r2, r2, #14
 8005a20:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	f022 0201 	bic.w	r2, r2, #1
 8005a28:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005a2a:	d021      	beq.n	8005a70 <HAL_DMA_Abort_IT+0x70>
 8005a2c:	4a18      	ldr	r2, [pc, #96]	; (8005a90 <HAL_DMA_Abort_IT+0x90>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d01c      	beq.n	8005a6c <HAL_DMA_Abort_IT+0x6c>
 8005a32:	3214      	adds	r2, #20
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d01d      	beq.n	8005a74 <HAL_DMA_Abort_IT+0x74>
 8005a38:	3214      	adds	r2, #20
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d01d      	beq.n	8005a7a <HAL_DMA_Abort_IT+0x7a>
 8005a3e:	3214      	adds	r2, #20
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d01d      	beq.n	8005a80 <HAL_DMA_Abort_IT+0x80>
 8005a44:	3214      	adds	r2, #20
 8005a46:	4293      	cmp	r3, r2
 8005a48:	bf0c      	ite	eq
 8005a4a:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8005a4e:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
    hdma->State = HAL_DMA_STATE_READY;
 8005a52:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8005a54:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005a56:	4d0f      	ldr	r5, [pc, #60]	; (8005a94 <HAL_DMA_Abort_IT+0x94>)
    if(hdma->XferAbortCallback != NULL)
 8005a58:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005a5a:	606b      	str	r3, [r5, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005a5c:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8005a60:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8005a64:	b17a      	cbz	r2, 8005a86 <HAL_DMA_Abort_IT+0x86>
      hdma->XferAbortCallback(hdma);
 8005a66:	4790      	blx	r2
}
 8005a68:	4620      	mov	r0, r4
 8005a6a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005a6c:	2310      	movs	r3, #16
 8005a6e:	e7f0      	b.n	8005a52 <HAL_DMA_Abort_IT+0x52>
 8005a70:	2301      	movs	r3, #1
 8005a72:	e7ee      	b.n	8005a52 <HAL_DMA_Abort_IT+0x52>
 8005a74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a78:	e7eb      	b.n	8005a52 <HAL_DMA_Abort_IT+0x52>
 8005a7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a7e:	e7e8      	b.n	8005a52 <HAL_DMA_Abort_IT+0x52>
 8005a80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a84:	e7e5      	b.n	8005a52 <HAL_DMA_Abort_IT+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 8005a86:	4614      	mov	r4, r2
 8005a88:	e7c2      	b.n	8005a10 <HAL_DMA_Abort_IT+0x10>
 8005a8a:	bf00      	nop
 8005a8c:	40020008 	.word	0x40020008
 8005a90:	4002001c 	.word	0x4002001c
 8005a94:	40020000 	.word	0x40020000

08005a98 <HAL_DMA_GetState>:
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  /* Return DMA handle state */
  return hdma->State;
}
 8005a98:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
 8005a9c:	4770      	bx	lr
 8005a9e:	bf00      	nop

08005aa0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005aa0:	680a      	ldr	r2, [r1, #0]
 8005aa2:	2a00      	cmp	r2, #0
 8005aa4:	f000 80db 	beq.w	8005c5e <HAL_GPIO_Init+0x1be>
{
 8005aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t config = 0x00u;
 8005aac:	f04f 0a00 	mov.w	sl, #0
{
 8005ab0:	b085      	sub	sp, #20
  uint32_t position = 0x00u;
 8005ab2:	4655      	mov	r5, sl
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005ab4:	f8df c1d0 	ldr.w	ip, [pc, #464]	; 8005c88 <HAL_GPIO_Init+0x1e8>
        temp = AFIO->EXTICR[position >> 2u];
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005ab8:	f8df e1d0 	ldr.w	lr, [pc, #464]	; 8005c8c <HAL_GPIO_Init+0x1ec>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005abc:	4f6d      	ldr	r7, [pc, #436]	; (8005c74 <HAL_GPIO_Init+0x1d4>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005abe:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 8005c90 <HAL_GPIO_Init+0x1f0>
 8005ac2:	e003      	b.n	8005acc <HAL_GPIO_Init+0x2c>
        }
      }
    }

	position++;
 8005ac4:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005ac6:	fa32 f305 	lsrs.w	r3, r2, r5
 8005aca:	d078      	beq.n	8005bbe <HAL_GPIO_Init+0x11e>
    ioposition = (0x01uL << position);
 8005acc:	2301      	movs	r3, #1
 8005ace:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005ad0:	ea02 0403 	and.w	r4, r2, r3
    if (iocurrent == ioposition)
 8005ad4:	42a3      	cmp	r3, r4
 8005ad6:	d1f5      	bne.n	8005ac4 <HAL_GPIO_Init+0x24>
      switch (GPIO_Init->Mode)
 8005ad8:	684a      	ldr	r2, [r1, #4]
 8005ada:	2a12      	cmp	r2, #18
 8005adc:	f000 809e 	beq.w	8005c1c <HAL_GPIO_Init+0x17c>
 8005ae0:	f200 8087 	bhi.w	8005bf2 <HAL_GPIO_Init+0x152>
 8005ae4:	2a02      	cmp	r2, #2
 8005ae6:	f000 809d 	beq.w	8005c24 <HAL_GPIO_Init+0x184>
 8005aea:	d97c      	bls.n	8005be6 <HAL_GPIO_Init+0x146>
 8005aec:	2a03      	cmp	r2, #3
 8005aee:	d069      	beq.n	8005bc4 <HAL_GPIO_Init+0x124>
 8005af0:	2a11      	cmp	r2, #17
 8005af2:	d102      	bne.n	8005afa <HAL_GPIO_Init+0x5a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005af4:	68cb      	ldr	r3, [r1, #12]
 8005af6:	f103 0a04 	add.w	sl, r3, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005afa:	2cff      	cmp	r4, #255	; 0xff
 8005afc:	d866      	bhi.n	8005bcc <HAL_GPIO_Init+0x12c>
 8005afe:	4681      	mov	r9, r0
 8005b00:	6803      	ldr	r3, [r0, #0]
 8005b02:	00aa      	lsls	r2, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005b04:	260f      	movs	r6, #15
 8005b06:	fa06 fb02 	lsl.w	fp, r6, r2
 8005b0a:	ea23 030b 	bic.w	r3, r3, fp
 8005b0e:	fa0a f202 	lsl.w	r2, sl, r2
 8005b12:	4313      	orrs	r3, r2
 8005b14:	f8c9 3000 	str.w	r3, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005b18:	684a      	ldr	r2, [r1, #4]
 8005b1a:	00d3      	lsls	r3, r2, #3
 8005b1c:	d561      	bpl.n	8005be2 <HAL_GPIO_Init+0x142>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005b1e:	f8dc 9018 	ldr.w	r9, [ip, #24]
 8005b22:	f025 0303 	bic.w	r3, r5, #3
 8005b26:	f049 0901 	orr.w	r9, r9, #1
 8005b2a:	f8cc 9018 	str.w	r9, [ip, #24]
 8005b2e:	f8dc 9018 	ldr.w	r9, [ip, #24]
 8005b32:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005b36:	f009 0901 	and.w	r9, r9, #1
 8005b3a:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b3e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005b42:	f005 0903 	and.w	r9, r5, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005b46:	f8dd b00c 	ldr.w	fp, [sp, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005b4a:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8005b4e:	f8d3 b008 	ldr.w	fp, [r3, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005b52:	fa06 f609 	lsl.w	r6, r6, r9
 8005b56:	ea2b 0606 	bic.w	r6, fp, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005b5a:	4570      	cmp	r0, lr
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005b5c:	9601      	str	r6, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005b5e:	d011      	beq.n	8005b84 <HAL_GPIO_Init+0xe4>
 8005b60:	4540      	cmp	r0, r8
 8005b62:	d063      	beq.n	8005c2c <HAL_GPIO_Init+0x18c>
 8005b64:	4e44      	ldr	r6, [pc, #272]	; (8005c78 <HAL_GPIO_Init+0x1d8>)
 8005b66:	42b0      	cmp	r0, r6
 8005b68:	d07a      	beq.n	8005c60 <HAL_GPIO_Init+0x1c0>
 8005b6a:	4e44      	ldr	r6, [pc, #272]	; (8005c7c <HAL_GPIO_Init+0x1dc>)
 8005b6c:	42b0      	cmp	r0, r6
 8005b6e:	bf0c      	ite	eq
 8005b70:	f04f 0b03 	moveq.w	fp, #3
 8005b74:	f04f 0b04 	movne.w	fp, #4
 8005b78:	9e01      	ldr	r6, [sp, #4]
 8005b7a:	fa0b f909 	lsl.w	r9, fp, r9
 8005b7e:	ea46 0609 	orr.w	r6, r6, r9
 8005b82:	9601      	str	r6, [sp, #4]
        AFIO->EXTICR[position >> 2u] = temp;
 8005b84:	609e      	str	r6, [r3, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8005b86:	683b      	ldr	r3, [r7, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005b88:	03d6      	lsls	r6, r2, #15
          SET_BIT(EXTI->IMR, iocurrent);
 8005b8a:	bf4c      	ite	mi
 8005b8c:	4323      	orrmi	r3, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005b8e:	43a3      	bicpl	r3, r4
 8005b90:	603b      	str	r3, [r7, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8005b92:	687b      	ldr	r3, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005b94:	0396      	lsls	r6, r2, #14
          SET_BIT(EXTI->EMR, iocurrent);
 8005b96:	bf4c      	ite	mi
 8005b98:	4323      	orrmi	r3, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005b9a:	43a3      	bicpl	r3, r4
 8005b9c:	607b      	str	r3, [r7, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8005b9e:	68bb      	ldr	r3, [r7, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ba0:	02d6      	lsls	r6, r2, #11
          SET_BIT(EXTI->RTSR, iocurrent);
 8005ba2:	bf4c      	ite	mi
 8005ba4:	4323      	orrmi	r3, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005ba6:	43a3      	bicpl	r3, r4
 8005ba8:	60bb      	str	r3, [r7, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005baa:	0292      	lsls	r2, r2, #10
          SET_BIT(EXTI->FTSR, iocurrent);
 8005bac:	68fb      	ldr	r3, [r7, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005bae:	d515      	bpl.n	8005bdc <HAL_GPIO_Init+0x13c>
          SET_BIT(EXTI->FTSR, iocurrent);
 8005bb0:	431c      	orrs	r4, r3
 8005bb2:	60fc      	str	r4, [r7, #12]
 8005bb4:	680a      	ldr	r2, [r1, #0]
	position++;
 8005bb6:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005bb8:	fa32 f305 	lsrs.w	r3, r2, r5
 8005bbc:	d186      	bne.n	8005acc <HAL_GPIO_Init+0x2c>
  }
}
 8005bbe:	b005      	add	sp, #20
 8005bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005bc4:	2cff      	cmp	r4, #255	; 0xff
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005bc6:	f04f 0a00 	mov.w	sl, #0
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005bca:	d998      	bls.n	8005afe <HAL_GPIO_Init+0x5e>
 8005bcc:	f105 4280 	add.w	r2, r5, #1073741824	; 0x40000000
 8005bd0:	3a08      	subs	r2, #8
 8005bd2:	6843      	ldr	r3, [r0, #4]
 8005bd4:	0092      	lsls	r2, r2, #2
 8005bd6:	f100 0904 	add.w	r9, r0, #4
 8005bda:	e793      	b.n	8005b04 <HAL_GPIO_Init+0x64>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005bdc:	ea23 0404 	bic.w	r4, r3, r4
 8005be0:	60fc      	str	r4, [r7, #12]
 8005be2:	680a      	ldr	r2, [r1, #0]
 8005be4:	e76e      	b.n	8005ac4 <HAL_GPIO_Init+0x24>
      switch (GPIO_Init->Mode)
 8005be6:	b1a2      	cbz	r2, 8005c12 <HAL_GPIO_Init+0x172>
 8005be8:	2a01      	cmp	r2, #1
 8005bea:	d186      	bne.n	8005afa <HAL_GPIO_Init+0x5a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005bec:	f8d1 a00c 	ldr.w	sl, [r1, #12]
          break;
 8005bf0:	e783      	b.n	8005afa <HAL_GPIO_Init+0x5a>
      switch (GPIO_Init->Mode)
 8005bf2:	4e23      	ldr	r6, [pc, #140]	; (8005c80 <HAL_GPIO_Init+0x1e0>)
 8005bf4:	42b2      	cmp	r2, r6
 8005bf6:	d00c      	beq.n	8005c12 <HAL_GPIO_Init+0x172>
 8005bf8:	d920      	bls.n	8005c3c <HAL_GPIO_Init+0x19c>
 8005bfa:	4e22      	ldr	r6, [pc, #136]	; (8005c84 <HAL_GPIO_Init+0x1e4>)
 8005bfc:	42b2      	cmp	r2, r6
 8005bfe:	d008      	beq.n	8005c12 <HAL_GPIO_Init+0x172>
 8005c00:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8005c04:	42b2      	cmp	r2, r6
 8005c06:	d004      	beq.n	8005c12 <HAL_GPIO_Init+0x172>
 8005c08:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8005c0c:	42b2      	cmp	r2, r6
 8005c0e:	f47f af74 	bne.w	8005afa <HAL_GPIO_Init+0x5a>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005c12:	688a      	ldr	r2, [r1, #8]
 8005c14:	b9e2      	cbnz	r2, 8005c50 <HAL_GPIO_Init+0x1b0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005c16:	f04f 0a04 	mov.w	sl, #4
 8005c1a:	e76e      	b.n	8005afa <HAL_GPIO_Init+0x5a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005c1c:	68cb      	ldr	r3, [r1, #12]
 8005c1e:	f103 0a0c 	add.w	sl, r3, #12
          break;
 8005c22:	e76a      	b.n	8005afa <HAL_GPIO_Init+0x5a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005c24:	68cb      	ldr	r3, [r1, #12]
 8005c26:	f103 0a08 	add.w	sl, r3, #8
          break;
 8005c2a:	e766      	b.n	8005afa <HAL_GPIO_Init+0x5a>
 8005c2c:	f04f 0b01 	mov.w	fp, #1
 8005c30:	fa0b f909 	lsl.w	r9, fp, r9
 8005c34:	ea46 0609 	orr.w	r6, r6, r9
 8005c38:	9601      	str	r6, [sp, #4]
 8005c3a:	e7a3      	b.n	8005b84 <HAL_GPIO_Init+0xe4>
      switch (GPIO_Init->Mode)
 8005c3c:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8005c40:	42b2      	cmp	r2, r6
 8005c42:	d0e6      	beq.n	8005c12 <HAL_GPIO_Init+0x172>
 8005c44:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8005c48:	42b2      	cmp	r2, r6
 8005c4a:	f47f af56 	bne.w	8005afa <HAL_GPIO_Init+0x5a>
 8005c4e:	e7e0      	b.n	8005c12 <HAL_GPIO_Init+0x172>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005c50:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8005c52:	bf0c      	ite	eq
 8005c54:	6103      	streq	r3, [r0, #16]
            GPIOx->BRR = ioposition;
 8005c56:	6143      	strne	r3, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005c58:	f04f 0a08 	mov.w	sl, #8
 8005c5c:	e74d      	b.n	8005afa <HAL_GPIO_Init+0x5a>
 8005c5e:	4770      	bx	lr
 8005c60:	f04f 0b02 	mov.w	fp, #2
 8005c64:	9e01      	ldr	r6, [sp, #4]
 8005c66:	fa0b f909 	lsl.w	r9, fp, r9
 8005c6a:	ea46 0609 	orr.w	r6, r6, r9
 8005c6e:	9601      	str	r6, [sp, #4]
 8005c70:	e788      	b.n	8005b84 <HAL_GPIO_Init+0xe4>
 8005c72:	bf00      	nop
 8005c74:	40010400 	.word	0x40010400
 8005c78:	40011000 	.word	0x40011000
 8005c7c:	40011400 	.word	0x40011400
 8005c80:	10210000 	.word	0x10210000
 8005c84:	10310000 	.word	0x10310000
 8005c88:	40021000 	.word	0x40021000
 8005c8c:	40010800 	.word	0x40010800
 8005c90:	40010c00 	.word	0x40010c00

08005c94 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c94:	b902      	cbnz	r2, 8005c98 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005c96:	0409      	lsls	r1, r1, #16
 8005c98:	6101      	str	r1, [r0, #16]
  }
}
 8005c9a:	4770      	bx	lr

08005c9c <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop

08005ca0 <HAL_GPIO_EXTI_IRQHandler>:
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005ca0:	4a04      	ldr	r2, [pc, #16]	; (8005cb4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8005ca2:	6951      	ldr	r1, [r2, #20]
 8005ca4:	4201      	tst	r1, r0
 8005ca6:	d100      	bne.n	8005caa <HAL_GPIO_EXTI_IRQHandler+0xa>
 8005ca8:	4770      	bx	lr
{
 8005caa:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005cac:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005cae:	f7ff fff5 	bl	8005c9c <HAL_GPIO_EXTI_Callback>
}
 8005cb2:	bd08      	pop	{r3, pc}
 8005cb4:	40010400 	.word	0x40010400

08005cb8 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	f000 809f 	beq.w	8005dfc <HAL_I2C_Init+0x144>
{
 8005cbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005cc0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005cc4:	4604      	mov	r4, r0
 8005cc6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f000 808f 	beq.w	8005dee <HAL_I2C_Init+0x136>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005cd0:	2224      	movs	r2, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005cd2:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005cd4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	f022 0201 	bic.w	r2, r2, #1
 8005cde:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ce6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005cee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005cf0:	f001 ff72 	bl	8007bd8 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005cf4:	6862      	ldr	r2, [r4, #4]
 8005cf6:	4b4b      	ldr	r3, [pc, #300]	; (8005e24 <HAL_I2C_Init+0x16c>)
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d84b      	bhi.n	8005d94 <HAL_I2C_Init+0xdc>
 8005cfc:	4b4a      	ldr	r3, [pc, #296]	; (8005e28 <HAL_I2C_Init+0x170>)
 8005cfe:	4298      	cmp	r0, r3
 8005d00:	d97a      	bls.n	8005df8 <HAL_I2C_Init+0x140>
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d02:	1e43      	subs	r3, r0, #1
 8005d04:	0052      	lsls	r2, r2, #1
 8005d06:	fbb3 f2f2 	udiv	r2, r3, r2
  freqrange = I2C_FREQRANGE(pclk1);
 8005d0a:	4948      	ldr	r1, [pc, #288]	; (8005e2c <HAL_I2C_Init+0x174>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d0c:	6823      	ldr	r3, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8005d0e:	fba1 1000 	umull	r1, r0, r1, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d12:	6859      	ldr	r1, [r3, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8005d14:	0c80      	lsrs	r0, r0, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d16:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8005d1a:	4301      	orrs	r1, r0
 8005d1c:	6059      	str	r1, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005d1e:	6a19      	ldr	r1, [r3, #32]
 8005d20:	3001      	adds	r0, #1
 8005d22:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8005d26:	4308      	orrs	r0, r1
 8005d28:	6218      	str	r0, [r3, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d2a:	1c50      	adds	r0, r2, #1
 8005d2c:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8005d30:	2804      	cmp	r0, #4
 8005d32:	bf38      	it	cc
 8005d34:	2004      	movcc	r0, #4
 8005d36:	69d9      	ldr	r1, [r3, #28]
 8005d38:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8005d3c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d40:	2500      	movs	r5, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8005d42:	2620      	movs	r6, #32
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d44:	4308      	orrs	r0, r1
 8005d46:	61d8      	str	r0, [r3, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005d48:	6819      	ldr	r1, [r3, #0]
 8005d4a:	e9d4 2007 	ldrd	r2, r0, [r4, #28]
 8005d4e:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8005d52:	4302      	orrs	r2, r0
 8005d54:	430a      	orrs	r2, r1
 8005d56:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005d58:	6899      	ldr	r1, [r3, #8]
 8005d5a:	e9d4 0203 	ldrd	r0, r2, [r4, #12]
 8005d5e:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8005d62:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8005d66:	4302      	orrs	r2, r0
 8005d68:	430a      	orrs	r2, r1
 8005d6a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005d6c:	68d9      	ldr	r1, [r3, #12]
 8005d6e:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 8005d72:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8005d76:	4302      	orrs	r2, r0
 8005d78:	430a      	orrs	r2, r1
 8005d7a:	60da      	str	r2, [r3, #12]
  __HAL_I2C_ENABLE(hi2c);
 8005d7c:	681a      	ldr	r2, [r3, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 8005d7e:	4628      	mov	r0, r5
  __HAL_I2C_ENABLE(hi2c);
 8005d80:	f042 0201 	orr.w	r2, r2, #1
 8005d84:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d86:	6425      	str	r5, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005d88:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d8c:	6325      	str	r5, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d8e:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
}
 8005d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005d94:	4b26      	ldr	r3, [pc, #152]	; (8005e30 <HAL_I2C_Init+0x178>)
 8005d96:	4298      	cmp	r0, r3
 8005d98:	d92e      	bls.n	8005df8 <HAL_I2C_Init+0x140>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005d9a:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8005d9e:	4d23      	ldr	r5, [pc, #140]	; (8005e2c <HAL_I2C_Init+0x174>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005da0:	6823      	ldr	r3, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8005da2:	fba5 6500 	umull	r6, r5, r5, r0
 8005da6:	0cad      	lsrs	r5, r5, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005da8:	fb01 f105 	mul.w	r1, r1, r5
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005dac:	685e      	ldr	r6, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005dae:	4f21      	ldr	r7, [pc, #132]	; (8005e34 <HAL_I2C_Init+0x17c>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005db0:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005db4:	fba7 7101 	umull	r7, r1, r7, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005db8:	4335      	orrs	r5, r6
 8005dba:	605d      	str	r5, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005dbc:	6a1d      	ldr	r5, [r3, #32]
 8005dbe:	0989      	lsrs	r1, r1, #6
 8005dc0:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8005dc4:	3101      	adds	r1, #1
 8005dc6:	4329      	orrs	r1, r5
 8005dc8:	6219      	str	r1, [r3, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005dca:	69d9      	ldr	r1, [r3, #28]
 8005dcc:	68a5      	ldr	r5, [r4, #8]
 8005dce:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8005dd2:	3801      	subs	r0, #1
 8005dd4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8005dd8:	b995      	cbnz	r5, 8005e00 <HAL_I2C_Init+0x148>
 8005dda:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005dde:	fbb0 f0f2 	udiv	r0, r0, r2
 8005de2:	3001      	adds	r0, #1
 8005de4:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8005de8:	b9c0      	cbnz	r0, 8005e1c <HAL_I2C_Init+0x164>
 8005dea:	2001      	movs	r0, #1
 8005dec:	e7a8      	b.n	8005d40 <HAL_I2C_Init+0x88>
    hi2c->Lock = HAL_UNLOCKED;
 8005dee:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8005df2:	f7ff fbd9 	bl	80055a8 <HAL_I2C_MspInit>
 8005df6:	e76b      	b.n	8005cd0 <HAL_I2C_Init+0x18>
    return HAL_ERROR;
 8005df8:	2001      	movs	r0, #1
}
 8005dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8005dfc:	2001      	movs	r0, #1
}
 8005dfe:	4770      	bx	lr
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005e00:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005e04:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005e08:	fbb0 f0f2 	udiv	r0, r0, r2
 8005e0c:	3001      	adds	r0, #1
 8005e0e:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d0e9      	beq.n	8005dea <HAL_I2C_Init+0x132>
 8005e16:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8005e1a:	e791      	b.n	8005d40 <HAL_I2C_Init+0x88>
 8005e1c:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8005e20:	e78e      	b.n	8005d40 <HAL_I2C_Init+0x88>
 8005e22:	bf00      	nop
 8005e24:	000186a0 	.word	0x000186a0
 8005e28:	001e847f 	.word	0x001e847f
 8005e2c:	431bde83 	.word	0x431bde83
 8005e30:	003d08ff 	.word	0x003d08ff
 8005e34:	10624dd3 	.word	0x10624dd3

08005e38 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	b082      	sub	sp, #8
 8005e40:	4699      	mov	r9, r3
 8005e42:	460f      	mov	r7, r1
 8005e44:	4690      	mov	r8, r2
 8005e46:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e48:	f7ff fd6c 	bl	8005924 <HAL_GetTick>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e4c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005e50:	2b20      	cmp	r3, #32
 8005e52:	d003      	beq.n	8005e5c <HAL_I2C_Master_Transmit+0x24>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
    {
      return HAL_BUSY;
 8005e54:	2002      	movs	r0, #2
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005e56:	b002      	add	sp, #8
 8005e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e5c:	4606      	mov	r6, r0
 8005e5e:	e005      	b.n	8005e6c <HAL_I2C_Master_Transmit+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e60:	f7ff fd60 	bl	8005924 <HAL_GetTick>
 8005e64:	1b80      	subs	r0, r0, r6
 8005e66:	2819      	cmp	r0, #25
 8005e68:	f200 80e3 	bhi.w	8006032 <HAL_I2C_Master_Transmit+0x1fa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	699a      	ldr	r2, [r3, #24]
 8005e70:	43d2      	mvns	r2, r2
 8005e72:	f012 0a02 	ands.w	sl, r2, #2
 8005e76:	d0f3      	beq.n	8005e60 <HAL_I2C_Master_Transmit+0x28>
    __HAL_LOCK(hi2c);
 8005e78:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8005e7c:	2a01      	cmp	r2, #1
 8005e7e:	d0e9      	beq.n	8005e54 <HAL_I2C_Master_Transmit+0x1c>
 8005e80:	2101      	movs	r1, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e82:	681a      	ldr	r2, [r3, #0]
    __HAL_LOCK(hi2c);
 8005e84:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e88:	07d2      	lsls	r2, r2, #31
 8005e8a:	d402      	bmi.n	8005e92 <HAL_I2C_Master_Transmit+0x5a>
      __HAL_I2C_ENABLE(hi2c);
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	430a      	orrs	r2, r1
 8005e90:	601a      	str	r2, [r3, #0]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005e92:	2100      	movs	r1, #0
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005e94:	f04f 0c21 	mov.w	ip, #33	; 0x21
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005e98:	2010      	movs	r0, #16
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ea0:	601a      	str	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ea2:	4aa5      	ldr	r2, [pc, #660]	; (8006138 <HAL_I2C_Master_Transmit+0x300>)
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005ea4:	f884 c03d 	strb.w	ip, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005ea8:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005eac:	6421      	str	r1, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8005eae:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005eb2:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005eb4:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005eb6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8005eb8:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ebc:	2a08      	cmp	r2, #8
    hi2c->XferSize    = hi2c->XferCount;
 8005ebe:	8521      	strh	r1, [r4, #40]	; 0x28
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ec0:	d072      	beq.n	8005fa8 <HAL_I2C_Master_Transmit+0x170>
 8005ec2:	2a01      	cmp	r2, #1
 8005ec4:	d070      	beq.n	8005fa8 <HAL_I2C_Master_Transmit+0x170>
 8005ec6:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8005eca:	d06d      	beq.n	8005fa8 <HAL_I2C_Master_Transmit+0x170>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005ecc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005ece:	2a12      	cmp	r2, #18
 8005ed0:	d06a      	beq.n	8005fa8 <HAL_I2C_Master_Transmit+0x170>
 8005ed2:	1c68      	adds	r0, r5, #1
 8005ed4:	f040 808b 	bne.w	8005fee <HAL_I2C_Master_Transmit+0x1b6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ed8:	695a      	ldr	r2, [r3, #20]
 8005eda:	07d1      	lsls	r1, r2, #31
 8005edc:	d5fc      	bpl.n	8005ed8 <HAL_I2C_Master_Transmit+0xa0>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ede:	6922      	ldr	r2, [r4, #16]
 8005ee0:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8005ee4:	f040 80c9 	bne.w	800607a <HAL_I2C_Master_Transmit+0x242>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ee8:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8005eec:	611f      	str	r7, [r3, #16]
 8005eee:	1c6f      	adds	r7, r5, #1
 8005ef0:	d004      	beq.n	8005efc <HAL_I2C_Master_Transmit+0xc4>
 8005ef2:	e0e9      	b.n	80060c8 <HAL_I2C_Master_Transmit+0x290>
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ef4:	695a      	ldr	r2, [r3, #20]
 8005ef6:	0551      	lsls	r1, r2, #21
 8005ef8:	f100 80a9 	bmi.w	800604e <HAL_I2C_Master_Transmit+0x216>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005efc:	695a      	ldr	r2, [r3, #20]
 8005efe:	0790      	lsls	r0, r2, #30
 8005f00:	d5f8      	bpl.n	8005ef4 <HAL_I2C_Master_Transmit+0xbc>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f02:	2200      	movs	r2, #0
 8005f04:	9201      	str	r2, [sp, #4]
 8005f06:	695a      	ldr	r2, [r3, #20]
 8005f08:	9201      	str	r2, [sp, #4]
 8005f0a:	699a      	ldr	r2, [r3, #24]
 8005f0c:	9201      	str	r2, [sp, #4]
 8005f0e:	9a01      	ldr	r2, [sp, #4]
    while (hi2c->XferSize > 0U)
 8005f10:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8005f12:	2a00      	cmp	r2, #0
 8005f14:	f000 80e7 	beq.w	80060e6 <HAL_I2C_Master_Transmit+0x2ae>
 8005f18:	1c68      	adds	r0, r5, #1
 8005f1a:	d003      	beq.n	8005f24 <HAL_I2C_Master_Transmit+0xec>
 8005f1c:	e049      	b.n	8005fb2 <HAL_I2C_Master_Transmit+0x17a>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f1e:	695a      	ldr	r2, [r3, #20]
 8005f20:	0552      	lsls	r2, r2, #21
 8005f22:	d42a      	bmi.n	8005f7a <HAL_I2C_Master_Transmit+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f24:	695a      	ldr	r2, [r3, #20]
 8005f26:	0611      	lsls	r1, r2, #24
 8005f28:	d5f9      	bpl.n	8005f1e <HAL_I2C_Master_Transmit+0xe6>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f2a:	6a67      	ldr	r7, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8005f2c:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f30:	4638      	mov	r0, r7
 8005f32:	f810 2b01 	ldrb.w	r2, [r0], #1
      hi2c->XferSize--;
 8005f36:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f3a:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8005f3c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005f3e:	b289      	uxth	r1, r1
      hi2c->XferCount--;
 8005f40:	3a01      	subs	r2, #1
 8005f42:	b292      	uxth	r2, r2
 8005f44:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005f46:	695a      	ldr	r2, [r3, #20]
      hi2c->pBuffPtr++;
 8005f48:	6260      	str	r0, [r4, #36]	; 0x24
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005f4a:	0750      	lsls	r0, r2, #29
      hi2c->XferSize--;
 8005f4c:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005f4e:	d50c      	bpl.n	8005f6a <HAL_I2C_Master_Transmit+0x132>
 8005f50:	b159      	cbz	r1, 8005f6a <HAL_I2C_Master_Transmit+0x132>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f52:	787a      	ldrb	r2, [r7, #1]
        hi2c->XferSize--;
 8005f54:	f1ac 0c02 	sub.w	ip, ip, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f58:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8005f5a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8005f5c:	3702      	adds	r7, #2
        hi2c->XferCount--;
 8005f5e:	3a01      	subs	r2, #1
 8005f60:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 8005f62:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8005f66:	6267      	str	r7, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8005f68:	8562      	strh	r2, [r4, #42]	; 0x2a
 8005f6a:	1c6f      	adds	r7, r5, #1
 8005f6c:	d130      	bne.n	8005fd0 <HAL_I2C_Master_Transmit+0x198>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f6e:	695a      	ldr	r2, [r3, #20]
 8005f70:	0750      	lsls	r0, r2, #29
 8005f72:	d4cd      	bmi.n	8005f10 <HAL_I2C_Master_Transmit+0xd8>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f74:	695a      	ldr	r2, [r3, #20]
 8005f76:	0551      	lsls	r1, r2, #21
 8005f78:	d5f9      	bpl.n	8005f6e <HAL_I2C_Master_Transmit+0x136>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f7a:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f7c:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f80:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f82:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f84:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f86:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f8a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f8e:	6c23      	ldr	r3, [r4, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f90:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f94:	f043 0304 	orr.w	r3, r3, #4
 8005f98:	6423      	str	r3, [r4, #64]	; 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f9c:	2b04      	cmp	r3, #4
 8005f9e:	d07e      	beq.n	800609e <HAL_I2C_Master_Transmit+0x266>
      return HAL_ERROR;
 8005fa0:	2001      	movs	r0, #1
}
 8005fa2:	b002      	add	sp, #8
 8005fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fae:	601a      	str	r2, [r3, #0]
 8005fb0:	e78f      	b.n	8005ed2 <HAL_I2C_Master_Transmit+0x9a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fb2:	695a      	ldr	r2, [r3, #20]
 8005fb4:	0617      	lsls	r7, r2, #24
 8005fb6:	d4b8      	bmi.n	8005f2a <HAL_I2C_Master_Transmit+0xf2>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005fb8:	695a      	ldr	r2, [r3, #20]
 8005fba:	0557      	lsls	r7, r2, #21
 8005fbc:	d4dd      	bmi.n	8005f7a <HAL_I2C_Master_Transmit+0x142>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fbe:	f7ff fcb1 	bl	8005924 <HAL_GetTick>
 8005fc2:	1b80      	subs	r0, r0, r6
 8005fc4:	4285      	cmp	r5, r0
 8005fc6:	d371      	bcc.n	80060ac <HAL_I2C_Master_Transmit+0x274>
 8005fc8:	2d00      	cmp	r5, #0
 8005fca:	d06f      	beq.n	80060ac <HAL_I2C_Master_Transmit+0x274>
 8005fcc:	6823      	ldr	r3, [r4, #0]
 8005fce:	e7a3      	b.n	8005f18 <HAL_I2C_Master_Transmit+0xe0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005fd0:	695a      	ldr	r2, [r3, #20]
 8005fd2:	0752      	lsls	r2, r2, #29
 8005fd4:	d49c      	bmi.n	8005f10 <HAL_I2C_Master_Transmit+0xd8>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005fd6:	695a      	ldr	r2, [r3, #20]
 8005fd8:	0552      	lsls	r2, r2, #21
 8005fda:	d4ce      	bmi.n	8005f7a <HAL_I2C_Master_Transmit+0x142>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fdc:	f7ff fca2 	bl	8005924 <HAL_GetTick>
 8005fe0:	1b80      	subs	r0, r0, r6
 8005fe2:	4285      	cmp	r5, r0
 8005fe4:	d362      	bcc.n	80060ac <HAL_I2C_Master_Transmit+0x274>
 8005fe6:	2d00      	cmp	r5, #0
 8005fe8:	d060      	beq.n	80060ac <HAL_I2C_Master_Transmit+0x274>
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	e7bd      	b.n	8005f6a <HAL_I2C_Master_Transmit+0x132>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fee:	695a      	ldr	r2, [r3, #20]
 8005ff0:	07d2      	lsls	r2, r2, #31
 8005ff2:	f53f af74 	bmi.w	8005ede <HAL_I2C_Master_Transmit+0xa6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ff6:	f7ff fc95 	bl	8005924 <HAL_GetTick>
 8005ffa:	1b80      	subs	r0, r0, r6
 8005ffc:	4285      	cmp	r5, r0
 8005ffe:	6823      	ldr	r3, [r4, #0]
 8006000:	d302      	bcc.n	8006008 <HAL_I2C_Master_Transmit+0x1d0>
 8006002:	2d00      	cmp	r5, #0
 8006004:	f47f af65 	bne.w	8005ed2 <HAL_I2C_Master_Transmit+0x9a>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006008:	2100      	movs	r1, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800600a:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800600c:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800600e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006012:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006016:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8006018:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800601c:	f042 0220 	orr.w	r2, r2, #32
 8006020:	6422      	str	r2, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	05dd      	lsls	r5, r3, #23
 8006026:	d5bb      	bpl.n	8005fa0 <HAL_I2C_Master_Transmit+0x168>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006028:	f44f 7300 	mov.w	r3, #512	; 0x200
      return HAL_ERROR;
 800602c:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800602e:	6423      	str	r3, [r4, #64]	; 0x40
 8006030:	e711      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1e>
        hi2c->State             = HAL_I2C_STATE_READY;
 8006032:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006034:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006038:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800603c:	f884 a03e 	strb.w	sl, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006040:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8006042:	f884 a03c 	strb.w	sl, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006046:	f043 0320 	orr.w	r3, r3, #32
 800604a:	6423      	str	r3, [r4, #64]	; 0x40
 800604c:	e702      	b.n	8005e54 <HAL_I2C_Master_Transmit+0x1c>
      hi2c->PreviousState       = I2C_STATE_NONE;
 800604e:	2200      	movs	r2, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8006050:	2020      	movs	r0, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006052:	f46f 6580 	mvn.w	r5, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006056:	6819      	ldr	r1, [r3, #0]
 8006058:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800605c:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800605e:	615d      	str	r5, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006060:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006062:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006066:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800606a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800606c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006070:	f043 0304 	orr.w	r3, r3, #4
 8006074:	6423      	str	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8006076:	2001      	movs	r0, #1
 8006078:	e6ed      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1e>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800607a:	11fa      	asrs	r2, r7, #7
 800607c:	f002 0206 	and.w	r2, r2, #6
 8006080:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8006084:	611a      	str	r2, [r3, #16]
 8006086:	1c69      	adds	r1, r5, #1
 8006088:	d003      	beq.n	8006092 <HAL_I2C_Master_Transmit+0x25a>
 800608a:	e039      	b.n	8006100 <HAL_I2C_Master_Transmit+0x2c8>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800608c:	695a      	ldr	r2, [r3, #20]
 800608e:	0550      	lsls	r0, r2, #21
 8006090:	d4dd      	bmi.n	800604e <HAL_I2C_Master_Transmit+0x216>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006092:	695a      	ldr	r2, [r3, #20]
 8006094:	0712      	lsls	r2, r2, #28
 8006096:	d5f9      	bpl.n	800608c <HAL_I2C_Master_Transmit+0x254>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006098:	b2ff      	uxtb	r7, r7
 800609a:	611f      	str	r7, [r3, #16]
 800609c:	e727      	b.n	8005eee <HAL_I2C_Master_Transmit+0xb6>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800609e:	6822      	ldr	r2, [r4, #0]
        return HAL_ERROR;
 80060a0:	2001      	movs	r0, #1
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a2:	6813      	ldr	r3, [r2, #0]
 80060a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060a8:	6013      	str	r3, [r2, #0]
 80060aa:	e6d4      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1e>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80060ac:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80060ae:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80060b0:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80060b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80060b6:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80060ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80060bc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80060c0:	f043 0320 	orr.w	r3, r3, #32
 80060c4:	6423      	str	r3, [r4, #64]	; 0x40
 80060c6:	e768      	b.n	8005f9a <HAL_I2C_Master_Transmit+0x162>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060c8:	695a      	ldr	r2, [r3, #20]
 80060ca:	0792      	lsls	r2, r2, #30
 80060cc:	f53f af19 	bmi.w	8005f02 <HAL_I2C_Master_Transmit+0xca>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060d0:	695a      	ldr	r2, [r3, #20]
 80060d2:	0552      	lsls	r2, r2, #21
 80060d4:	d4bb      	bmi.n	800604e <HAL_I2C_Master_Transmit+0x216>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d6:	f7ff fc25 	bl	8005924 <HAL_GetTick>
 80060da:	1b80      	subs	r0, r0, r6
 80060dc:	4285      	cmp	r5, r0
 80060de:	d31d      	bcc.n	800611c <HAL_I2C_Master_Transmit+0x2e4>
 80060e0:	b1e5      	cbz	r5, 800611c <HAL_I2C_Master_Transmit+0x2e4>
 80060e2:	6823      	ldr	r3, [r4, #0]
 80060e4:	e703      	b.n	8005eee <HAL_I2C_Master_Transmit+0xb6>
    hi2c->State = HAL_I2C_STATE_READY;
 80060e6:	2520      	movs	r5, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060e8:	6819      	ldr	r1, [r3, #0]
    return HAL_OK;
 80060ea:	4610      	mov	r0, r2
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060ec:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80060f0:	6019      	str	r1, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80060f2:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80060f6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060fa:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    return HAL_OK;
 80060fe:	e6aa      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006100:	695a      	ldr	r2, [r3, #20]
 8006102:	0711      	lsls	r1, r2, #28
 8006104:	d4c8      	bmi.n	8006098 <HAL_I2C_Master_Transmit+0x260>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006106:	695a      	ldr	r2, [r3, #20]
 8006108:	0550      	lsls	r0, r2, #21
 800610a:	d4a0      	bmi.n	800604e <HAL_I2C_Master_Transmit+0x216>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800610c:	f7ff fc0a 	bl	8005924 <HAL_GetTick>
 8006110:	1b80      	subs	r0, r0, r6
 8006112:	4285      	cmp	r5, r0
 8006114:	d302      	bcc.n	800611c <HAL_I2C_Master_Transmit+0x2e4>
 8006116:	b10d      	cbz	r5, 800611c <HAL_I2C_Master_Transmit+0x2e4>
 8006118:	6823      	ldr	r3, [r4, #0]
 800611a:	e7b4      	b.n	8006086 <HAL_I2C_Master_Transmit+0x24e>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800611c:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 800611e:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006120:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006122:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006126:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800612a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800612c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006130:	f043 0320 	orr.w	r3, r3, #32
 8006134:	6423      	str	r3, [r4, #64]	; 0x40
 8006136:	e733      	b.n	8005fa0 <HAL_I2C_Master_Transmit+0x168>
 8006138:	ffff0000 	.word	0xffff0000

0800613c <HAL_I2C_Master_Receive>:
{
 800613c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006140:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8006142:	2000      	movs	r0, #0
{
 8006144:	b086      	sub	sp, #24
 8006146:	4699      	mov	r9, r3
 8006148:	460f      	mov	r7, r1
 800614a:	4690      	mov	r8, r2
  __IO uint32_t count = 0U;
 800614c:	9000      	str	r0, [sp, #0]
{
 800614e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  uint32_t tickstart = HAL_GetTick();
 8006150:	f7ff fbe8 	bl	8005924 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006154:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006158:	2b20      	cmp	r3, #32
 800615a:	d003      	beq.n	8006164 <HAL_I2C_Master_Receive+0x28>
      return HAL_BUSY;
 800615c:	2002      	movs	r0, #2
}
 800615e:	b006      	add	sp, #24
 8006160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006164:	4605      	mov	r5, r0
 8006166:	e005      	b.n	8006174 <HAL_I2C_Master_Receive+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006168:	f7ff fbdc 	bl	8005924 <HAL_GetTick>
 800616c:	1b40      	subs	r0, r0, r5
 800616e:	2819      	cmp	r0, #25
 8006170:	f200 808a 	bhi.w	8006288 <HAL_I2C_Master_Receive+0x14c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006174:	6822      	ldr	r2, [r4, #0]
 8006176:	6993      	ldr	r3, [r2, #24]
 8006178:	43db      	mvns	r3, r3
 800617a:	f013 0a02 	ands.w	sl, r3, #2
 800617e:	d0f3      	beq.n	8006168 <HAL_I2C_Master_Receive+0x2c>
    __HAL_LOCK(hi2c);
 8006180:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8006184:	2b01      	cmp	r3, #1
 8006186:	d0e9      	beq.n	800615c <HAL_I2C_Master_Receive+0x20>
 8006188:	2101      	movs	r1, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800618a:	6813      	ldr	r3, [r2, #0]
    __HAL_LOCK(hi2c);
 800618c:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006190:	07db      	lsls	r3, r3, #31
 8006192:	d402      	bmi.n	800619a <HAL_I2C_Master_Receive+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8006194:	6813      	ldr	r3, [r2, #0]
 8006196:	430b      	orrs	r3, r1
 8006198:	6013      	str	r3, [r2, #0]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800619a:	2010      	movs	r0, #16
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800619c:	2100      	movs	r1, #0
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800619e:	f04f 0c22 	mov.w	ip, #34	; 0x22
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061a2:	6813      	ldr	r3, [r2, #0]
 80061a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061a8:	6013      	str	r3, [r2, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061aa:	4b9f      	ldr	r3, [pc, #636]	; (8006428 <HAL_I2C_Master_Receive+0x2ec>)
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80061ac:	f884 c03d 	strb.w	ip, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80061b0:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80061b4:	6421      	str	r1, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 80061b6:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80061ba:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061bc:	62e3      	str	r3, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80061be:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061c0:	6813      	ldr	r3, [r2, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80061c2:	2908      	cmp	r1, #8
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    hi2c->pBuffPtr    = pData;
 80061c8:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 80061cc:	8520      	strh	r0, [r4, #40]	; 0x28
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061ce:	6013      	str	r3, [r2, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80061d0:	d035      	beq.n	800623e <HAL_I2C_Master_Receive+0x102>
 80061d2:	2901      	cmp	r1, #1
 80061d4:	d033      	beq.n	800623e <HAL_I2C_Master_Receive+0x102>
 80061d6:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80061da:	d030      	beq.n	800623e <HAL_I2C_Master_Receive+0x102>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80061dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80061de:	2b11      	cmp	r3, #17
 80061e0:	d02d      	beq.n	800623e <HAL_I2C_Master_Receive+0x102>
 80061e2:	1c71      	adds	r1, r6, #1
 80061e4:	d130      	bne.n	8006248 <HAL_I2C_Master_Receive+0x10c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061e6:	6953      	ldr	r3, [r2, #20]
 80061e8:	07db      	lsls	r3, r3, #31
 80061ea:	d5fc      	bpl.n	80061e6 <HAL_I2C_Master_Receive+0xaa>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80061ec:	6923      	ldr	r3, [r4, #16]
 80061ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061f2:	f040 81a8 	bne.w	8006546 <HAL_I2C_Master_Receive+0x40a>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80061f6:	f047 0701 	orr.w	r7, r7, #1
 80061fa:	b2ff      	uxtb	r7, r7
 80061fc:	6117      	str	r7, [r2, #16]
 80061fe:	1c71      	adds	r1, r6, #1
 8006200:	d003      	beq.n	800620a <HAL_I2C_Master_Receive+0xce>
 8006202:	e1d1      	b.n	80065a8 <HAL_I2C_Master_Receive+0x46c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006204:	6953      	ldr	r3, [r2, #20]
 8006206:	055f      	lsls	r7, r3, #21
 8006208:	d44c      	bmi.n	80062a4 <HAL_I2C_Master_Receive+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800620a:	6953      	ldr	r3, [r2, #20]
 800620c:	079b      	lsls	r3, r3, #30
 800620e:	d5f9      	bpl.n	8006204 <HAL_I2C_Master_Receive+0xc8>
    if (hi2c->XferSize == 0U)
 8006210:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006212:	2b00      	cmp	r3, #0
 8006214:	d15e      	bne.n	80062d4 <HAL_I2C_Master_Receive+0x198>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006216:	9301      	str	r3, [sp, #4]
 8006218:	6953      	ldr	r3, [r2, #20]
 800621a:	9301      	str	r3, [sp, #4]
 800621c:	6993      	ldr	r3, [r2, #24]
 800621e:	9301      	str	r3, [sp, #4]
 8006220:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006222:	6813      	ldr	r3, [r2, #0]
 8006224:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006228:	6013      	str	r3, [r2, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800622a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800622c:	2220      	movs	r2, #32
    return HAL_OK;
 800622e:	4618      	mov	r0, r3
    hi2c->State = HAL_I2C_STATE_READY;
 8006230:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8006234:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006238:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 800623c:	e78f      	b.n	800615e <HAL_I2C_Master_Receive+0x22>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800623e:	6813      	ldr	r3, [r2, #0]
 8006240:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006244:	6013      	str	r3, [r2, #0]
 8006246:	e7cc      	b.n	80061e2 <HAL_I2C_Master_Receive+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006248:	6953      	ldr	r3, [r2, #20]
 800624a:	07d8      	lsls	r0, r3, #31
 800624c:	d4ce      	bmi.n	80061ec <HAL_I2C_Master_Receive+0xb0>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800624e:	f7ff fb69 	bl	8005924 <HAL_GetTick>
 8006252:	1b40      	subs	r0, r0, r5
 8006254:	4286      	cmp	r6, r0
 8006256:	6822      	ldr	r2, [r4, #0]
 8006258:	d301      	bcc.n	800625e <HAL_I2C_Master_Receive+0x122>
 800625a:	2e00      	cmp	r6, #0
 800625c:	d1c1      	bne.n	80061e2 <HAL_I2C_Master_Receive+0xa6>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800625e:	2100      	movs	r1, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8006260:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006262:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006264:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006268:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800626c:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800626e:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006272:	f043 0320 	orr.w	r3, r3, #32
 8006276:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006278:	6813      	ldr	r3, [r2, #0]
 800627a:	05d8      	lsls	r0, r3, #23
 800627c:	d526      	bpl.n	80062cc <HAL_I2C_Master_Receive+0x190>
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800627e:	f44f 7300 	mov.w	r3, #512	; 0x200
      return HAL_ERROR;
 8006282:	2001      	movs	r0, #1
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006284:	6423      	str	r3, [r4, #64]	; 0x40
 8006286:	e76a      	b.n	800615e <HAL_I2C_Master_Receive+0x22>
        hi2c->State             = HAL_I2C_STATE_READY;
 8006288:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800628a:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800628e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006292:	f884 a03e 	strb.w	sl, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006296:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8006298:	f884 a03c 	strb.w	sl, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800629c:	f043 0320 	orr.w	r3, r3, #32
 80062a0:	6423      	str	r3, [r4, #64]	; 0x40
 80062a2:	e75b      	b.n	800615c <HAL_I2C_Master_Receive+0x20>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80062a4:	2100      	movs	r1, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062a6:	f46f 6580 	mvn.w	r5, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 80062aa:	2020      	movs	r0, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ac:	6813      	ldr	r3, [r2, #0]
 80062ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80062b2:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062b4:	6155      	str	r5, [r2, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80062b6:	6321      	str	r1, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062b8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062bc:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80062c2:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062c6:	f043 0304 	orr.w	r3, r3, #4
 80062ca:	6423      	str	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80062cc:	2001      	movs	r0, #1
}
 80062ce:	b006      	add	sp, #24
 80062d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (hi2c->XferSize == 1U)
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	f000 8091 	beq.w	80063fc <HAL_I2C_Master_Receive+0x2c0>
    else if (hi2c->XferSize == 2U)
 80062da:	2b02      	cmp	r3, #2
 80062dc:	f000 818f 	beq.w	80065fe <HAL_I2C_Master_Receive+0x4c2>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062e0:	2000      	movs	r0, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062e2:	6811      	ldr	r1, [r2, #0]
 80062e4:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80062e8:	6011      	str	r1, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ea:	9004      	str	r0, [sp, #16]
 80062ec:	6951      	ldr	r1, [r2, #20]
 80062ee:	9104      	str	r1, [sp, #16]
 80062f0:	6992      	ldr	r2, [r2, #24]
 80062f2:	9204      	str	r2, [sp, #16]
 80062f4:	9a04      	ldr	r2, [sp, #16]
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80062f6:	f8df 8138 	ldr.w	r8, [pc, #312]	; 8006430 <HAL_I2C_Master_Receive+0x2f4>
 80062fa:	4f4c      	ldr	r7, [pc, #304]	; (800642c <HAL_I2C_Master_Receive+0x2f0>)
    while (hi2c->XferSize > 0U)
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d094      	beq.n	800622a <HAL_I2C_Master_Receive+0xee>
      if (hi2c->XferSize <= 3U)
 8006300:	2b03      	cmp	r3, #3
 8006302:	f200 808f 	bhi.w	8006424 <HAL_I2C_Master_Receive+0x2e8>
        if (hi2c->XferSize == 1U)
 8006306:	2b01      	cmp	r3, #1
 8006308:	f000 80ea 	beq.w	80064e0 <HAL_I2C_Master_Receive+0x3a4>
        else if (hi2c->XferSize == 2U)
 800630c:	2b02      	cmp	r3, #2
 800630e:	d136      	bne.n	800637e <HAL_I2C_Master_Receive+0x242>
 8006310:	1c71      	adds	r1, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006312:	6822      	ldr	r2, [r4, #0]
 8006314:	f040 80d7 	bne.w	80064c6 <HAL_I2C_Master_Receive+0x38a>
 8006318:	6953      	ldr	r3, [r2, #20]
 800631a:	075b      	lsls	r3, r3, #29
 800631c:	d5fc      	bpl.n	8006318 <HAL_I2C_Master_Receive+0x1dc>
 800631e:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006320:	6823      	ldr	r3, [r4, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006322:	6a61      	ldr	r1, [r4, #36]	; 0x24
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800632a:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 8006330:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8006332:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8006334:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8006336:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 8006338:	3101      	adds	r1, #1
          hi2c->XferSize--;
 800633a:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 800633c:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 800633e:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8006340:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8006342:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006344:	b662      	cpsie	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006346:	6822      	ldr	r2, [r4, #0]
 8006348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800634a:	6912      	ldr	r2, [r2, #16]
 800634c:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 800634e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8006350:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 8006352:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferCount--;
 8006354:	3a01      	subs	r2, #1
          hi2c->XferSize--;
 8006356:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 8006358:	3101      	adds	r1, #1
          hi2c->XferCount--;
 800635a:	b292      	uxth	r2, r2
          hi2c->XferSize--;
 800635c:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 800635e:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferCount--;
 8006360:	8562      	strh	r2, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8006362:	8523      	strh	r3, [r4, #40]	; 0x28
 8006364:	e7ca      	b.n	80062fc <HAL_I2C_Master_Receive+0x1c0>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006366:	6953      	ldr	r3, [r2, #20]
 8006368:	0758      	lsls	r0, r3, #29
 800636a:	d40e      	bmi.n	800638a <HAL_I2C_Master_Receive+0x24e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800636c:	f7ff fada 	bl	8005924 <HAL_GetTick>
 8006370:	1b40      	subs	r0, r0, r5
 8006372:	4286      	cmp	r6, r0
 8006374:	f0c0 8096 	bcc.w	80064a4 <HAL_I2C_Master_Receive+0x368>
 8006378:	2e00      	cmp	r6, #0
 800637a:	f000 8093 	beq.w	80064a4 <HAL_I2C_Master_Receive+0x368>
 800637e:	1c71      	adds	r1, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006380:	6822      	ldr	r2, [r4, #0]
 8006382:	d1f0      	bne.n	8006366 <HAL_I2C_Master_Receive+0x22a>
 8006384:	6953      	ldr	r3, [r2, #20]
 8006386:	075b      	lsls	r3, r3, #29
 8006388:	d5fc      	bpl.n	8006384 <HAL_I2C_Master_Receive+0x248>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800638a:	6813      	ldr	r3, [r2, #0]
 800638c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006390:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006392:	b672      	cpsid	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006394:	6822      	ldr	r2, [r4, #0]
 8006396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006398:	6912      	ldr	r2, [r2, #16]
 800639a:	701a      	strb	r2, [r3, #0]
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800639c:	f8d8 3000 	ldr.w	r3, [r8]
          hi2c->XferCount--;
 80063a0:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80063a2:	08db      	lsrs	r3, r3, #3
 80063a4:	fba7 2303 	umull	r2, r3, r7, r3
          hi2c->XferSize--;
 80063a8:	8d20      	ldrh	r0, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 80063aa:	6a62      	ldr	r2, [r4, #36]	; 0x24
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80063ac:	0a1b      	lsrs	r3, r3, #8
          hi2c->XferCount--;
 80063ae:	3901      	subs	r1, #1
 80063b0:	b289      	uxth	r1, r1
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80063b2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
          hi2c->XferCount--;
 80063b6:	8561      	strh	r1, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 80063b8:	3801      	subs	r0, #1
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80063ba:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
          hi2c->pBuffPtr++;
 80063be:	1c51      	adds	r1, r2, #1
 80063c0:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80063c2:	8520      	strh	r0, [r4, #40]	; 0x28
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80063c4:	9300      	str	r3, [sp, #0]
 80063c6:	e004      	b.n	80063d2 <HAL_I2C_Master_Receive+0x296>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80063c8:	6823      	ldr	r3, [r4, #0]
 80063ca:	6959      	ldr	r1, [r3, #20]
 80063cc:	0749      	lsls	r1, r1, #29
 80063ce:	f100 8099 	bmi.w	8006504 <HAL_I2C_Master_Receive+0x3c8>
            count--;
 80063d2:	9b00      	ldr	r3, [sp, #0]
 80063d4:	3b01      	subs	r3, #1
 80063d6:	9300      	str	r3, [sp, #0]
            if (count == 0U)
 80063d8:	9b00      	ldr	r3, [sp, #0]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1f4      	bne.n	80063c8 <HAL_I2C_Master_Receive+0x28c>
              hi2c->State               = HAL_I2C_STATE_READY;
 80063de:	2220      	movs	r2, #32
              hi2c->PreviousState       = I2C_STATE_NONE;
 80063e0:	6323      	str	r3, [r4, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80063e2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063e6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063ea:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80063ec:	f042 0220 	orr.w	r2, r2, #32
 80063f0:	6422      	str	r2, [r4, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80063f2:	b662      	cpsie	i
              return HAL_ERROR;
 80063f4:	2001      	movs	r0, #1
              __HAL_UNLOCK(hi2c);
 80063f6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 80063fa:	e6b0      	b.n	800615e <HAL_I2C_Master_Receive+0x22>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063fc:	6813      	ldr	r3, [r2, #0]
 80063fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006402:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006404:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006406:	2200      	movs	r2, #0
 8006408:	6823      	ldr	r3, [r4, #0]
 800640a:	9202      	str	r2, [sp, #8]
 800640c:	695a      	ldr	r2, [r3, #20]
 800640e:	9202      	str	r2, [sp, #8]
 8006410:	699a      	ldr	r2, [r3, #24]
 8006412:	9202      	str	r2, [sp, #8]
 8006414:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800641c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800641e:	b662      	cpsie	i
 8006420:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006422:	e768      	b.n	80062f6 <HAL_I2C_Master_Receive+0x1ba>
 8006424:	b976      	cbnz	r6, 8006444 <HAL_I2C_Master_Receive+0x308>
 8006426:	e034      	b.n	8006492 <HAL_I2C_Master_Receive+0x356>
 8006428:	ffff0000 	.word	0xffff0000
 800642c:	14f8b589 	.word	0x14f8b589
 8006430:	2000005c 	.word	0x2000005c
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006434:	695a      	ldr	r2, [r3, #20]
 8006436:	06d1      	lsls	r1, r2, #27
 8006438:	d475      	bmi.n	8006526 <HAL_I2C_Master_Receive+0x3ea>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800643a:	f7ff fa73 	bl	8005924 <HAL_GetTick>
 800643e:	1b40      	subs	r0, r0, r5
 8006440:	4286      	cmp	r6, r0
 8006442:	d32f      	bcc.n	80064a4 <HAL_I2C_Master_Receive+0x368>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	695a      	ldr	r2, [r3, #20]
 8006448:	0650      	lsls	r0, r2, #25
 800644a:	d5f3      	bpl.n	8006434 <HAL_I2C_Master_Receive+0x2f8>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800644c:	691a      	ldr	r2, [r3, #16]
 800644e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006450:	701a      	strb	r2, [r3, #0]
        hi2c->XferCount--;
 8006452:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006454:	6821      	ldr	r1, [r4, #0]
        hi2c->XferCount--;
 8006456:	3a01      	subs	r2, #1
 8006458:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 800645a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 800645c:	8562      	strh	r2, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800645e:	6948      	ldr	r0, [r1, #20]
        hi2c->pBuffPtr++;
 8006460:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8006462:	3b01      	subs	r3, #1
 8006464:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 8006466:	f102 0c01 	add.w	ip, r2, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800646a:	0740      	lsls	r0, r0, #29
        hi2c->XferSize--;
 800646c:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 800646e:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006472:	f57f af43 	bpl.w	80062fc <HAL_I2C_Master_Receive+0x1c0>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006476:	690b      	ldr	r3, [r1, #16]
 8006478:	7053      	strb	r3, [r2, #1]
          hi2c->XferSize--;
 800647a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800647c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800647e:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8006480:	3b01      	subs	r3, #1
          hi2c->XferCount--;
 8006482:	3a01      	subs	r2, #1
          hi2c->XferSize--;
 8006484:	b29b      	uxth	r3, r3
          hi2c->XferCount--;
 8006486:	b292      	uxth	r2, r2
          hi2c->pBuffPtr++;
 8006488:	3101      	adds	r1, #1
          hi2c->XferSize--;
 800648a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800648c:	8562      	strh	r2, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800648e:	6261      	str	r1, [r4, #36]	; 0x24
 8006490:	e734      	b.n	80062fc <HAL_I2C_Master_Receive+0x1c0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	695a      	ldr	r2, [r3, #20]
 8006496:	0652      	lsls	r2, r2, #25
 8006498:	d4d8      	bmi.n	800644c <HAL_I2C_Master_Receive+0x310>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800649a:	695a      	ldr	r2, [r3, #20]
 800649c:	06d5      	lsls	r5, r2, #27
 800649e:	d442      	bmi.n	8006526 <HAL_I2C_Master_Receive+0x3ea>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064a0:	f7ff fa40 	bl	8005924 <HAL_GetTick>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80064a4:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80064a6:	2320      	movs	r3, #32
          return HAL_ERROR;
 80064a8:	2001      	movs	r0, #1
        hi2c->PreviousState     = I2C_STATE_NONE;
 80064aa:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80064ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80064b0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80064b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80064b6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80064ba:	f043 0320 	orr.w	r3, r3, #32
 80064be:	6423      	str	r3, [r4, #64]	; 0x40
}
 80064c0:	b006      	add	sp, #24
 80064c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064c6:	6953      	ldr	r3, [r2, #20]
 80064c8:	0758      	lsls	r0, r3, #29
 80064ca:	f53f af28 	bmi.w	800631e <HAL_I2C_Master_Receive+0x1e2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064ce:	f7ff fa29 	bl	8005924 <HAL_GetTick>
 80064d2:	1b40      	subs	r0, r0, r5
 80064d4:	4286      	cmp	r6, r0
 80064d6:	d3e5      	bcc.n	80064a4 <HAL_I2C_Master_Receive+0x368>
 80064d8:	2e00      	cmp	r6, #0
 80064da:	f47f af19 	bne.w	8006310 <HAL_I2C_Master_Receive+0x1d4>
 80064de:	e7e1      	b.n	80064a4 <HAL_I2C_Master_Receive+0x368>
 80064e0:	b946      	cbnz	r6, 80064f4 <HAL_I2C_Master_Receive+0x3b8>
 80064e2:	e086      	b.n	80065f2 <HAL_I2C_Master_Receive+0x4b6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80064e4:	695a      	ldr	r2, [r3, #20]
 80064e6:	06d2      	lsls	r2, r2, #27
 80064e8:	d41d      	bmi.n	8006526 <HAL_I2C_Master_Receive+0x3ea>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064ea:	f7ff fa1b 	bl	8005924 <HAL_GetTick>
 80064ee:	1b40      	subs	r0, r0, r5
 80064f0:	4286      	cmp	r6, r0
 80064f2:	d3d7      	bcc.n	80064a4 <HAL_I2C_Master_Receive+0x368>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	695a      	ldr	r2, [r3, #20]
 80064f8:	0651      	lsls	r1, r2, #25
 80064fa:	d5f3      	bpl.n	80064e4 <HAL_I2C_Master_Receive+0x3a8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064fc:	691a      	ldr	r2, [r3, #16]
 80064fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006500:	701a      	strb	r2, [r3, #0]
 8006502:	e7ba      	b.n	800647a <HAL_I2C_Master_Receive+0x33e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006504:	6819      	ldr	r1, [r3, #0]
 8006506:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800650a:	6019      	str	r1, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	7053      	strb	r3, [r2, #1]
          hi2c->XferCount--;
 8006510:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8006512:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8006514:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8006516:	3b01      	subs	r3, #1
 8006518:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 800651a:	3101      	adds	r1, #1
          hi2c->XferSize--;
 800651c:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 800651e:	8563      	strh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8006520:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8006522:	8522      	strh	r2, [r4, #40]	; 0x28
 8006524:	e70e      	b.n	8006344 <HAL_I2C_Master_Receive+0x208>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006526:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006528:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 800652c:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800652e:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006530:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006532:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006536:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800653a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800653c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006540:	6423      	str	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 8006542:	2001      	movs	r0, #1
 8006544:	e60b      	b.n	800615e <HAL_I2C_Master_Receive+0x22>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006546:	ea4f 18e7 	mov.w	r8, r7, asr #7
 800654a:	f008 0806 	and.w	r8, r8, #6
 800654e:	f048 03f0 	orr.w	r3, r8, #240	; 0xf0
 8006552:	6113      	str	r3, [r2, #16]
 8006554:	1c73      	adds	r3, r6, #1
 8006556:	d004      	beq.n	8006562 <HAL_I2C_Master_Receive+0x426>
 8006558:	e039      	b.n	80065ce <HAL_I2C_Master_Receive+0x492>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800655a:	6953      	ldr	r3, [r2, #20]
 800655c:	0559      	lsls	r1, r3, #21
 800655e:	f53f aea1 	bmi.w	80062a4 <HAL_I2C_Master_Receive+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006562:	6953      	ldr	r3, [r2, #20]
 8006564:	0718      	lsls	r0, r3, #28
 8006566:	d5f8      	bpl.n	800655a <HAL_I2C_Master_Receive+0x41e>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006568:	b2ff      	uxtb	r7, r7
 800656a:	6117      	str	r7, [r2, #16]
 800656c:	1c70      	adds	r0, r6, #1
 800656e:	d004      	beq.n	800657a <HAL_I2C_Master_Receive+0x43e>
 8006570:	e059      	b.n	8006626 <HAL_I2C_Master_Receive+0x4ea>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006572:	6953      	ldr	r3, [r2, #20]
 8006574:	055b      	lsls	r3, r3, #21
 8006576:	f53f ae95 	bmi.w	80062a4 <HAL_I2C_Master_Receive+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800657a:	6953      	ldr	r3, [r2, #20]
 800657c:	0799      	lsls	r1, r3, #30
 800657e:	d5f8      	bpl.n	8006572 <HAL_I2C_Master_Receive+0x436>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006580:	2300      	movs	r3, #0
 8006582:	9305      	str	r3, [sp, #20]
 8006584:	6953      	ldr	r3, [r2, #20]
 8006586:	9305      	str	r3, [sp, #20]
 8006588:	6993      	ldr	r3, [r2, #24]
 800658a:	9305      	str	r3, [sp, #20]
 800658c:	9b05      	ldr	r3, [sp, #20]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800658e:	6813      	ldr	r3, [r2, #0]
 8006590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	1c71      	adds	r1, r6, #1
 8006598:	d157      	bne.n	800664a <HAL_I2C_Master_Receive+0x50e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800659a:	6953      	ldr	r3, [r2, #20]
 800659c:	07db      	lsls	r3, r3, #31
 800659e:	d5fc      	bpl.n	800659a <HAL_I2C_Master_Receive+0x45e>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80065a0:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 80065a4:	6113      	str	r3, [r2, #16]
 80065a6:	e62a      	b.n	80061fe <HAL_I2C_Master_Receive+0xc2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065a8:	6953      	ldr	r3, [r2, #20]
 80065aa:	0798      	lsls	r0, r3, #30
 80065ac:	f53f ae30 	bmi.w	8006210 <HAL_I2C_Master_Receive+0xd4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80065b0:	6953      	ldr	r3, [r2, #20]
 80065b2:	0558      	lsls	r0, r3, #21
 80065b4:	f53f ae76 	bmi.w	80062a4 <HAL_I2C_Master_Receive+0x168>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065b8:	f7ff f9b4 	bl	8005924 <HAL_GetTick>
 80065bc:	1b40      	subs	r0, r0, r5
 80065be:	4286      	cmp	r6, r0
 80065c0:	f4ff af70 	bcc.w	80064a4 <HAL_I2C_Master_Receive+0x368>
 80065c4:	2e00      	cmp	r6, #0
 80065c6:	f43f af6d 	beq.w	80064a4 <HAL_I2C_Master_Receive+0x368>
 80065ca:	6822      	ldr	r2, [r4, #0]
 80065cc:	e617      	b.n	80061fe <HAL_I2C_Master_Receive+0xc2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065ce:	6953      	ldr	r3, [r2, #20]
 80065d0:	071b      	lsls	r3, r3, #28
 80065d2:	d4c9      	bmi.n	8006568 <HAL_I2C_Master_Receive+0x42c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80065d4:	6953      	ldr	r3, [r2, #20]
 80065d6:	0559      	lsls	r1, r3, #21
 80065d8:	f53f ae64 	bmi.w	80062a4 <HAL_I2C_Master_Receive+0x168>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065dc:	f7ff f9a2 	bl	8005924 <HAL_GetTick>
 80065e0:	1b40      	subs	r0, r0, r5
 80065e2:	4286      	cmp	r6, r0
 80065e4:	f4ff af5e 	bcc.w	80064a4 <HAL_I2C_Master_Receive+0x368>
 80065e8:	2e00      	cmp	r6, #0
 80065ea:	f43f af5b 	beq.w	80064a4 <HAL_I2C_Master_Receive+0x368>
 80065ee:	6822      	ldr	r2, [r4, #0]
 80065f0:	e7b0      	b.n	8006554 <HAL_I2C_Master_Receive+0x418>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	695a      	ldr	r2, [r3, #20]
 80065f6:	0650      	lsls	r0, r2, #25
 80065f8:	f57f af4f 	bpl.w	800649a <HAL_I2C_Master_Receive+0x35e>
 80065fc:	e77e      	b.n	80064fc <HAL_I2C_Master_Receive+0x3c0>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065fe:	6813      	ldr	r3, [r2, #0]
 8006600:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006604:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006606:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006608:	2200      	movs	r2, #0
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	9203      	str	r2, [sp, #12]
 800660e:	695a      	ldr	r2, [r3, #20]
 8006610:	9203      	str	r2, [sp, #12]
 8006612:	699a      	ldr	r2, [r3, #24]
 8006614:	9203      	str	r2, [sp, #12]
 8006616:	9a03      	ldr	r2, [sp, #12]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800661e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006620:	b662      	cpsie	i
 8006622:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006624:	e667      	b.n	80062f6 <HAL_I2C_Master_Receive+0x1ba>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006626:	6953      	ldr	r3, [r2, #20]
 8006628:	079f      	lsls	r7, r3, #30
 800662a:	d4a9      	bmi.n	8006580 <HAL_I2C_Master_Receive+0x444>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800662c:	6953      	ldr	r3, [r2, #20]
 800662e:	055f      	lsls	r7, r3, #21
 8006630:	f53f ae38 	bmi.w	80062a4 <HAL_I2C_Master_Receive+0x168>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006634:	f7ff f976 	bl	8005924 <HAL_GetTick>
 8006638:	1b40      	subs	r0, r0, r5
 800663a:	4286      	cmp	r6, r0
 800663c:	f4ff af32 	bcc.w	80064a4 <HAL_I2C_Master_Receive+0x368>
 8006640:	2e00      	cmp	r6, #0
 8006642:	f43f af2f 	beq.w	80064a4 <HAL_I2C_Master_Receive+0x368>
 8006646:	6822      	ldr	r2, [r4, #0]
 8006648:	e790      	b.n	800656c <HAL_I2C_Master_Receive+0x430>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800664a:	6953      	ldr	r3, [r2, #20]
 800664c:	07df      	lsls	r7, r3, #31
 800664e:	d4a7      	bmi.n	80065a0 <HAL_I2C_Master_Receive+0x464>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006650:	f7ff f968 	bl	8005924 <HAL_GetTick>
 8006654:	1b40      	subs	r0, r0, r5
 8006656:	4286      	cmp	r6, r0
 8006658:	d315      	bcc.n	8006686 <HAL_I2C_Master_Receive+0x54a>
 800665a:	6822      	ldr	r2, [r4, #0]
 800665c:	4611      	mov	r1, r2
 800665e:	2e00      	cmp	r6, #0
 8006660:	d199      	bne.n	8006596 <HAL_I2C_Master_Receive+0x45a>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006662:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8006664:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006666:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006668:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800666c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006670:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8006672:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006676:	f043 0320 	orr.w	r3, r3, #32
 800667a:	6423      	str	r3, [r4, #64]	; 0x40
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800667c:	680b      	ldr	r3, [r1, #0]
 800667e:	05d8      	lsls	r0, r3, #23
 8006680:	f53f adfd 	bmi.w	800627e <HAL_I2C_Master_Receive+0x142>
 8006684:	e622      	b.n	80062cc <HAL_I2C_Master_Receive+0x190>
 8006686:	6821      	ldr	r1, [r4, #0]
 8006688:	e7eb      	b.n	8006662 <HAL_I2C_Master_Receive+0x526>
 800668a:	bf00      	nop

0800668c <HAL_I2C_MasterTxCpltCallback>:
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop

08006690 <HAL_I2C_MasterRxCpltCallback>:
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop

08006694 <HAL_I2C_SlaveTxCpltCallback>:
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop

08006698 <HAL_I2C_SlaveRxCpltCallback>:
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop

0800669c <HAL_I2C_AddrCallback>:
}
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop

080066a0 <HAL_I2C_ListenCpltCallback>:
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop

080066a4 <HAL_I2C_MemTxCpltCallback>:
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop

080066a8 <I2C_MemoryTransmit_TXE_BTF>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066a8:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if (hi2c->EventCount == 0U)
 80066ac:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 80066ae:	b538      	push	{r3, r4, r5, lr}
 80066b0:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 80066b2:	b959      	cbnz	r1, 80066cc <I2C_MemoryTransmit_TXE_BTF+0x24>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80066b4:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80066b6:	6801      	ldr	r1, [r0, #0]
 80066b8:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80066ba:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80066bc:	d02a      	beq.n	8006714 <I2C_MemoryTransmit_TXE_BTF+0x6c>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80066be:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80066c2:	610a      	str	r2, [r1, #16]
      hi2c->EventCount++;
 80066c4:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80066c6:	3201      	adds	r2, #1
 80066c8:	6502      	str	r2, [r0, #80]	; 0x50
}
 80066ca:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->EventCount == 1U)
 80066cc:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80066ce:	2901      	cmp	r1, #1
 80066d0:	d026      	beq.n	8006720 <I2C_MemoryTransmit_TXE_BTF+0x78>
  else if (hi2c->EventCount == 2U)
 80066d2:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80066d4:	2902      	cmp	r1, #2
 80066d6:	d1f8      	bne.n	80066ca <I2C_MemoryTransmit_TXE_BTF+0x22>
 80066d8:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80066da:	2a22      	cmp	r2, #34	; 0x22
 80066dc:	d02c      	beq.n	8006738 <I2C_MemoryTransmit_TXE_BTF+0x90>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80066de:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 80066e0:	b289      	uxth	r1, r1
 80066e2:	bb29      	cbnz	r1, 8006730 <I2C_MemoryTransmit_TXE_BTF+0x88>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80066e4:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 80066e6:	b289      	uxth	r1, r1
 80066e8:	2900      	cmp	r1, #0
 80066ea:	d1ee      	bne.n	80066ca <I2C_MemoryTransmit_TXE_BTF+0x22>
 80066ec:	2a21      	cmp	r2, #33	; 0x21
 80066ee:	d1ec      	bne.n	80066ca <I2C_MemoryTransmit_TXE_BTF+0x22>
      hi2c->State = HAL_I2C_STATE_READY;
 80066f0:	2520      	movs	r5, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80066f2:	6802      	ldr	r2, [r0, #0]
 80066f4:	6854      	ldr	r4, [r2, #4]
 80066f6:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 80066fa:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066fc:	6814      	ldr	r4, [r2, #0]
 80066fe:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8006702:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006704:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006706:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800670a:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800670e:	f7ff ffc9 	bl	80066a4 <HAL_I2C_MemTxCpltCallback>
}
 8006712:	bd38      	pop	{r3, r4, r5, pc}
 8006714:	b2d2      	uxtb	r2, r2
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006716:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8006718:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800671a:	3202      	adds	r2, #2
 800671c:	6502      	str	r2, [r0, #80]	; 0x50
}
 800671e:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006720:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8006722:	6801      	ldr	r1, [r0, #0]
 8006724:	b2d2      	uxtb	r2, r2
 8006726:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8006728:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800672a:	3201      	adds	r2, #1
 800672c:	6502      	str	r2, [r0, #80]	; 0x50
}
 800672e:	bd38      	pop	{r3, r4, r5, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006730:	2a21      	cmp	r2, #33	; 0x21
 8006732:	d007      	beq.n	8006744 <I2C_MemoryTransmit_TXE_BTF+0x9c>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
}
 8006736:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006738:	6802      	ldr	r2, [r0, #0]
 800673a:	6813      	ldr	r3, [r2, #0]
 800673c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006740:	6013      	str	r3, [r2, #0]
}
 8006742:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006744:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8006746:	6802      	ldr	r2, [r0, #0]
 8006748:	f811 0b01 	ldrb.w	r0, [r1], #1
 800674c:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 800674e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8006750:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006752:	3a01      	subs	r2, #1
 8006754:	b292      	uxth	r2, r2
 8006756:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006758:	bd38      	pop	{r3, r4, r5, pc}
 800675a:	bf00      	nop

0800675c <HAL_I2C_MemRxCpltCallback>:
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop

08006760 <HAL_I2C_ErrorCallback>:
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop

08006764 <HAL_I2C_AbortCpltCallback>:
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop

08006768 <I2C_DMAAbort>:
{
 8006768:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t count = 0U;
 800676a:	2400      	movs	r4, #0
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800676c:	4b3a      	ldr	r3, [pc, #232]	; (8006858 <I2C_DMAAbort+0xf0>)
 800676e:	4d3b      	ldr	r5, [pc, #236]	; (800685c <I2C_DMAAbort+0xf4>)
 8006770:	681b      	ldr	r3, [r3, #0]
{
 8006772:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006774:	08db      	lsrs	r3, r3, #3
 8006776:	fba5 2303 	umull	r2, r3, r5, r3
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800677a:	6a41      	ldr	r1, [r0, #36]	; 0x24
  __IO uint32_t count = 0U;
 800677c:	9401      	str	r4, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800677e:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006780:	f891 003d 	ldrb.w	r0, [r1, #61]	; 0x3d
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006784:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006788:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800678c:	680a      	ldr	r2, [r1, #0]
 800678e:	9301      	str	r3, [sp, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006790:	b2c0      	uxtb	r0, r0
 8006792:	e005      	b.n	80067a0 <I2C_DMAAbort+0x38>
    count--;
 8006794:	9b01      	ldr	r3, [sp, #4]
 8006796:	3b01      	subs	r3, #1
 8006798:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800679a:	6813      	ldr	r3, [r2, #0]
 800679c:	059b      	lsls	r3, r3, #22
 800679e:	d506      	bpl.n	80067ae <I2C_DMAAbort+0x46>
    if (count == 0U)
 80067a0:	9b01      	ldr	r3, [sp, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1f6      	bne.n	8006794 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067a6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067a8:	f043 0320 	orr.w	r3, r3, #32
 80067ac:	640b      	str	r3, [r1, #64]	; 0x40
 80067ae:	e9d1 430d 	ldrd	r4, r3, [r1, #52]	; 0x34
  if (hi2c->hdmatx != NULL)
 80067b2:	b34c      	cbz	r4, 8006808 <I2C_DMAAbort+0xa0>
    hi2c->hdmatx->XferCpltCallback = NULL;
 80067b4:	2500      	movs	r5, #0
 80067b6:	62a5      	str	r5, [r4, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 80067b8:	b1fb      	cbz	r3, 80067fa <I2C_DMAAbort+0x92>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ba:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 80067bc:	629d      	str	r5, [r3, #40]	; 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067be:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 80067c2:	6016      	str	r6, [r2, #0]
  hi2c->XferCount = 0U;
 80067c4:	854d      	strh	r5, [r1, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 80067c6:	6365      	str	r5, [r4, #52]	; 0x34
    hi2c->hdmarx->XferAbortCallback = NULL;
 80067c8:	2400      	movs	r4, #0
 80067ca:	635c      	str	r4, [r3, #52]	; 0x34
  __HAL_I2C_DISABLE(hi2c);
 80067cc:	6813      	ldr	r3, [r2, #0]
 80067ce:	f023 0301 	bic.w	r3, r3, #1
 80067d2:	6013      	str	r3, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80067d4:	f891 303d 	ldrb.w	r3, [r1, #61]	; 0x3d
 80067d8:	2b60      	cmp	r3, #96	; 0x60
 80067da:	d02a      	beq.n	8006832 <I2C_DMAAbort+0xca>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80067dc:	f000 0028 	and.w	r0, r0, #40	; 0x28
 80067e0:	2828      	cmp	r0, #40	; 0x28
 80067e2:	d019      	beq.n	8006818 <I2C_DMAAbort+0xb0>
      hi2c->State = HAL_I2C_STATE_READY;
 80067e4:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067e6:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80067e8:	f881 203d 	strb.w	r2, [r1, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067ec:	f881 303e 	strb.w	r3, [r1, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80067f0:	4608      	mov	r0, r1
 80067f2:	f7ff ffb5 	bl	8006760 <HAL_I2C_ErrorCallback>
}
 80067f6:	b002      	add	sp, #8
 80067f8:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067fa:	6815      	ldr	r5, [r2, #0]
 80067fc:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8006800:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8006802:	854b      	strh	r3, [r1, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006804:	6363      	str	r3, [r4, #52]	; 0x34
 8006806:	e7e1      	b.n	80067cc <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8006808:	b1fb      	cbz	r3, 800684a <I2C_DMAAbort+0xe2>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800680a:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 800680c:	629c      	str	r4, [r3, #40]	; 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800680e:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8006812:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8006814:	854c      	strh	r4, [r1, #42]	; 0x2a
 8006816:	e7d7      	b.n	80067c8 <I2C_DMAAbort+0x60>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006818:	2400      	movs	r4, #0
      __HAL_I2C_ENABLE(hi2c);
 800681a:	6813      	ldr	r3, [r2, #0]
 800681c:	f043 0301 	orr.w	r3, r3, #1
 8006820:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006822:	6813      	ldr	r3, [r2, #0]
 8006824:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006828:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800682a:	630c      	str	r4, [r1, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800682c:	f881 003d 	strb.w	r0, [r1, #61]	; 0x3d
 8006830:	e7de      	b.n	80067f0 <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006832:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8006834:	2220      	movs	r2, #32
    HAL_I2C_AbortCpltCallback(hi2c);
 8006836:	4608      	mov	r0, r1
    hi2c->State         = HAL_I2C_STATE_READY;
 8006838:	f881 203d 	strb.w	r2, [r1, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800683c:	f881 303e 	strb.w	r3, [r1, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006840:	640b      	str	r3, [r1, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8006842:	f7ff ff8f 	bl	8006764 <HAL_I2C_AbortCpltCallback>
}
 8006846:	b002      	add	sp, #8
 8006848:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800684a:	6814      	ldr	r4, [r2, #0]
 800684c:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8006850:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8006852:	854b      	strh	r3, [r1, #42]	; 0x2a
 8006854:	e7ba      	b.n	80067cc <I2C_DMAAbort+0x64>
 8006856:	bf00      	nop
 8006858:	2000005c 	.word	0x2000005c
 800685c:	14f8b589 	.word	0x14f8b589

08006860 <HAL_I2C_EV_IRQHandler>:
{
 8006860:	b570      	push	{r4, r5, r6, lr}
 8006862:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006864:	6803      	ldr	r3, [r0, #0]
{
 8006866:	b08e      	sub	sp, #56	; 0x38
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006868:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800686a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800686c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006870:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006874:	b2d2      	uxtb	r2, r2
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006876:	2a10      	cmp	r2, #16
 8006878:	d020      	beq.n	80068bc <HAL_I2C_EV_IRQHandler+0x5c>
 800687a:	2a40      	cmp	r2, #64	; 0x40
 800687c:	d01e      	beq.n	80068bc <HAL_I2C_EV_IRQHandler+0x5c>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800687e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006880:	b2c9      	uxtb	r1, r1
 8006882:	2a00      	cmp	r2, #0
 8006884:	f000 80bb 	beq.w	80069fe <HAL_I2C_EV_IRQHandler+0x19e>
  uint32_t sr2itflags               = 0U;
 8006888:	2600      	movs	r6, #0
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800688a:	695a      	ldr	r2, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800688c:	f3c2 0540 	ubfx	r5, r2, #1, #1
 8006890:	2d00      	cmp	r5, #0
 8006892:	d078      	beq.n	8006986 <HAL_I2C_EV_IRQHandler+0x126>
 8006894:	0585      	lsls	r5, r0, #22
 8006896:	d57b      	bpl.n	8006990 <HAL_I2C_EV_IRQHandler+0x130>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006898:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800689a:	b102      	cbz	r2, 800689e <HAL_I2C_EV_IRQHandler+0x3e>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800689c:	699e      	ldr	r6, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800689e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80068a2:	f002 0228 	and.w	r2, r2, #40	; 0x28
 80068a6:	2a28      	cmp	r2, #40	; 0x28
 80068a8:	f000 8216 	beq.w	8006cd8 <HAL_I2C_EV_IRQHandler+0x478>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80068ac:	f06f 0102 	mvn.w	r1, #2
    __HAL_UNLOCK(hi2c);
 80068b0:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80068b2:	6159      	str	r1, [r3, #20]
    __HAL_UNLOCK(hi2c);
 80068b4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 80068b8:	b00e      	add	sp, #56	; 0x38
 80068ba:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80068bc:	699e      	ldr	r6, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80068be:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80068c0:	f011 0f01 	tst.w	r1, #1
 80068c4:	d139      	bne.n	800693a <HAL_I2C_EV_IRQHandler+0xda>
 80068c6:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 80068ca:	d0f5      	beq.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 80068cc:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 80068d0:	d0f2      	beq.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068d2:	070d      	lsls	r5, r1, #28
 80068d4:	f140 8099 	bpl.w	8006a0a <HAL_I2C_EV_IRQHandler+0x1aa>
 80068d8:	0585      	lsls	r5, r0, #22
 80068da:	f100 81ee 	bmi.w	8006cba <HAL_I2C_EV_IRQHandler+0x45a>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80068de:	0776      	lsls	r6, r6, #29
 80068e0:	f140 8100 	bpl.w	8006ae4 <HAL_I2C_EV_IRQHandler+0x284>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80068e4:	685d      	ldr	r5, [r3, #4]
 80068e6:	052d      	lsls	r5, r5, #20
 80068e8:	d4e6      	bmi.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 80068ea:	f3c1 0580 	ubfx	r5, r1, #2, #1
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80068ee:	0609      	lsls	r1, r1, #24
 80068f0:	f140 81a2 	bpl.w	8006c38 <HAL_I2C_EV_IRQHandler+0x3d8>
 80068f4:	0546      	lsls	r6, r0, #21
 80068f6:	f140 819f 	bpl.w	8006c38 <HAL_I2C_EV_IRQHandler+0x3d8>
 80068fa:	2d00      	cmp	r5, #0
 80068fc:	f040 819f 	bne.w	8006c3e <HAL_I2C_EV_IRQHandler+0x3de>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006900:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006904:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006906:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800690a:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800690c:	b2c9      	uxtb	r1, r1
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800690e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006910:	2800      	cmp	r0, #0
 8006912:	f040 837d 	bne.w	8007010 <HAL_I2C_EV_IRQHandler+0x7b0>
 8006916:	2a21      	cmp	r2, #33	; 0x21
 8006918:	f000 842d 	beq.w	8007176 <HAL_I2C_EV_IRQHandler+0x916>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800691c:	2940      	cmp	r1, #64	; 0x40
 800691e:	d1cb      	bne.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006920:	2a22      	cmp	r2, #34	; 0x22
 8006922:	d1c9      	bne.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    if (hi2c->XferCount == 0U)
 8006924:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006926:	b292      	uxth	r2, r2
 8006928:	2a00      	cmp	r2, #0
 800692a:	f000 8445 	beq.w	80071b8 <HAL_I2C_EV_IRQHandler+0x958>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800692e:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8006932:	2a40      	cmp	r2, #64	; 0x40
 8006934:	f040 80b6 	bne.w	8006aa4 <HAL_I2C_EV_IRQHandler+0x244>
 8006938:	e187      	b.n	8006c4a <HAL_I2C_EV_IRQHandler+0x3ea>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800693a:	0585      	lsls	r5, r0, #22
 800693c:	d562      	bpl.n	8006a04 <HAL_I2C_EV_IRQHandler+0x1a4>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800693e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006940:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8006944:	f000 81e3 	beq.w	8006d0e <HAL_I2C_EV_IRQHandler+0x4ae>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006948:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800694a:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800694e:	bf04      	itt	eq
 8006950:	2208      	moveq	r2, #8
 8006952:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006954:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8006958:	2a40      	cmp	r2, #64	; 0x40
 800695a:	f000 81d1 	beq.w	8006d00 <HAL_I2C_EV_IRQHandler+0x4a0>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800695e:	6922      	ldr	r2, [r4, #16]
 8006960:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8006964:	f000 8191 	beq.w	8006c8a <HAL_I2C_EV_IRQHandler+0x42a>
      if (hi2c->EventCount == 0U)
 8006968:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800696a:	2a00      	cmp	r2, #0
 800696c:	f000 81d2 	beq.w	8006d14 <HAL_I2C_EV_IRQHandler+0x4b4>
      else if (hi2c->EventCount == 1U)
 8006970:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006972:	2a01      	cmp	r2, #1
 8006974:	d1a0      	bne.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006976:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006978:	11d2      	asrs	r2, r2, #7
 800697a:	f002 0206 	and.w	r2, r2, #6
 800697e:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8006982:	611a      	str	r2, [r3, #16]
 8006984:	e798      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006986:	06d6      	lsls	r6, r2, #27
 8006988:	d502      	bpl.n	8006990 <HAL_I2C_EV_IRQHandler+0x130>
 800698a:	0586      	lsls	r6, r0, #22
 800698c:	f100 80d8 	bmi.w	8006b40 <HAL_I2C_EV_IRQHandler+0x2e0>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006990:	f001 01f7 	and.w	r1, r1, #247	; 0xf7
 8006994:	2921      	cmp	r1, #33	; 0x21
 8006996:	f3c2 0580 	ubfx	r5, r2, #2, #1
 800699a:	d04e      	beq.n	8006a3a <HAL_I2C_EV_IRQHandler+0x1da>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800699c:	0651      	lsls	r1, r2, #25
 800699e:	f140 808b 	bpl.w	8006ab8 <HAL_I2C_EV_IRQHandler+0x258>
 80069a2:	0542      	lsls	r2, r0, #21
 80069a4:	f140 8088 	bpl.w	8006ab8 <HAL_I2C_EV_IRQHandler+0x258>
 80069a8:	2d00      	cmp	r5, #0
 80069aa:	f040 8088 	bne.w	8006abe <HAL_I2C_EV_IRQHandler+0x25e>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80069ae:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 80069b2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80069b4:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 80069b6:	b292      	uxth	r2, r2
 80069b8:	2a00      	cmp	r2, #0
 80069ba:	f43f af7d 	beq.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069be:	691a      	ldr	r2, [r3, #16]
 80069c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069c2:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80069c4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80069c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80069c8:	3b01      	subs	r3, #1
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80069ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80069d0:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80069d2:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 80069d4:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f47f af6e 	bne.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 80069dc:	292a      	cmp	r1, #42	; 0x2a
 80069de:	f47f af6b 	bne.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80069e2:	2522      	movs	r5, #34	; 0x22
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80069e4:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80069e6:	6822      	ldr	r2, [r4, #0]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80069e8:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80069ea:	6853      	ldr	r3, [r2, #4]
 80069ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069f0:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80069f2:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80069f4:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80069f8:	f7ff fe4e 	bl	8006698 <HAL_I2C_SlaveRxCpltCallback>
 80069fc:	e75c      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80069fe:	699e      	ldr	r6, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006a00:	695a      	ldr	r2, [r3, #20]
 8006a02:	e743      	b.n	800688c <HAL_I2C_EV_IRQHandler+0x2c>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a04:	070d      	lsls	r5, r1, #28
 8006a06:	f53f af6a 	bmi.w	80068de <HAL_I2C_EV_IRQHandler+0x7e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a0a:	078d      	lsls	r5, r1, #30
 8006a0c:	f57f af67 	bpl.w	80068de <HAL_I2C_EV_IRQHandler+0x7e>
 8006a10:	0585      	lsls	r5, r0, #22
 8006a12:	f57f af64 	bpl.w	80068de <HAL_I2C_EV_IRQHandler+0x7e>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006a16:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006a1a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006a1c:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a1e:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006a22:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a24:	2922      	cmp	r1, #34	; 0x22
 8006a26:	f000 820d 	beq.w	8006e44 <HAL_I2C_EV_IRQHandler+0x5e4>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a2e:	695a      	ldr	r2, [r3, #20]
 8006a30:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a38:	e73e      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a3a:	0612      	lsls	r2, r2, #24
 8006a3c:	d527      	bpl.n	8006a8e <HAL_I2C_EV_IRQHandler+0x22e>
 8006a3e:	0546      	lsls	r6, r0, #21
 8006a40:	d525      	bpl.n	8006a8e <HAL_I2C_EV_IRQHandler+0x22e>
 8006a42:	bb3d      	cbnz	r5, 8006a94 <HAL_I2C_EV_IRQHandler+0x234>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a44:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8006a48:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a4a:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8006a4c:	b292      	uxth	r2, r2
 8006a4e:	2a00      	cmp	r2, #0
 8006a50:	f43f af32 	beq.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a54:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006a56:	f815 2b01 	ldrb.w	r2, [r5], #1
 8006a5a:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8006a5c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8006a5e:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8006a60:	3a01      	subs	r2, #1
 8006a62:	b292      	uxth	r2, r2
 8006a64:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006a66:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006a68:	b292      	uxth	r2, r2
 8006a6a:	2a00      	cmp	r2, #0
 8006a6c:	f47f af24 	bne.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 8006a70:	2829      	cmp	r0, #41	; 0x29
 8006a72:	f47f af21 	bne.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a76:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a78:	685a      	ldr	r2, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006a7a:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a80:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a82:	6321      	str	r1, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a84:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006a88:	f7ff fe04 	bl	8006694 <HAL_I2C_SlaveTxCpltCallback>
 8006a8c:	e714      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a8e:	2d00      	cmp	r5, #0
 8006a90:	f43f af12 	beq.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 8006a94:	0580      	lsls	r0, r0, #22
 8006a96:	f57f af0f 	bpl.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
  if (hi2c->XferCount != 0U)
 8006a9a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006a9c:	b292      	uxth	r2, r2
 8006a9e:	2a00      	cmp	r2, #0
 8006aa0:	f43f af0a 	beq.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006aa4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006aa6:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006aaa:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8006aac:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8006aae:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	8563      	strh	r3, [r4, #42]	; 0x2a
 8006ab6:	e6ff      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ab8:	2d00      	cmp	r5, #0
 8006aba:	f43f aefd 	beq.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 8006abe:	0586      	lsls	r6, r0, #22
 8006ac0:	f57f aefa 	bpl.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
  if (hi2c->XferCount != 0U)
 8006ac4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006ac6:	b292      	uxth	r2, r2
 8006ac8:	2a00      	cmp	r2, #0
 8006aca:	f43f aef5 	beq.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ad2:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8006ad4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8006ad6:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8006adc:	3201      	adds	r2, #1
    hi2c->XferCount--;
 8006ade:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8006ae0:	6262      	str	r2, [r4, #36]	; 0x24
 8006ae2:	e6e9      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	0516      	lsls	r6, r2, #20
 8006ae8:	f53f aee6 	bmi.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006aec:	064d      	lsls	r5, r1, #25
 8006aee:	f3c1 0280 	ubfx	r2, r1, #2, #1
 8006af2:	f140 80b0 	bpl.w	8006c56 <HAL_I2C_EV_IRQHandler+0x3f6>
 8006af6:	0541      	lsls	r1, r0, #21
 8006af8:	f140 80ad 	bpl.w	8006c56 <HAL_I2C_EV_IRQHandler+0x3f6>
 8006afc:	2a00      	cmp	r2, #0
 8006afe:	f040 80ad 	bne.w	8006c5c <HAL_I2C_EV_IRQHandler+0x3fc>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006b02:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8006b06:	2922      	cmp	r1, #34	; 0x22
 8006b08:	f47f aed6 	bne.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    tmp = hi2c->XferCount;
 8006b0c:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8006b0e:	b289      	uxth	r1, r1
    if (tmp > 3U)
 8006b10:	2903      	cmp	r1, #3
 8006b12:	f240 82ef 	bls.w	80070f4 <HAL_I2C_EV_IRQHandler+0x894>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b16:	691a      	ldr	r2, [r3, #16]
 8006b18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b1a:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8006b1c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8006b1e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8006b20:	3b01      	subs	r3, #1
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8006b26:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8006b28:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 8006b2e:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 8006b30:	f47f aec2 	bne.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006b34:	6822      	ldr	r2, [r4, #0]
 8006b36:	6853      	ldr	r3, [r2, #4]
 8006b38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b3c:	6053      	str	r3, [r2, #4]
 8006b3e:	e6bb      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b40:	f894 603d 	ldrb.w	r6, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b44:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b46:	b2f6      	uxtb	r6, r6
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b48:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006b4c:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006b4e:	950d      	str	r5, [sp, #52]	; 0x34
 8006b50:	695a      	ldr	r2, [r3, #20]
 8006b52:	920d      	str	r2, [sp, #52]	; 0x34
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	f042 0201 	orr.w	r2, r2, #1
 8006b5a:	601a      	str	r2, [r3, #0]
 8006b5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b64:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006b66:	685a      	ldr	r2, [r3, #4]
 8006b68:	0510      	lsls	r0, r2, #20
 8006b6a:	d522      	bpl.n	8006bb2 <HAL_I2C_EV_IRQHandler+0x352>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006b6c:	f006 02f7 	and.w	r2, r6, #247	; 0xf7
 8006b70:	2a22      	cmp	r2, #34	; 0x22
 8006b72:	f000 8140 	beq.w	8006df6 <HAL_I2C_EV_IRQHandler+0x596>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006b76:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006b78:	6802      	ldr	r2, [r0, #0]
 8006b7a:	6852      	ldr	r2, [r2, #4]
 8006b7c:	b292      	uxth	r2, r2
 8006b7e:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8006b80:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006b82:	b292      	uxth	r2, r2
 8006b84:	b11a      	cbz	r2, 8006b8e <HAL_I2C_EV_IRQHandler+0x32e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b86:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006b88:	f042 0204 	orr.w	r2, r2, #4
 8006b8c:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b94:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006b96:	f7fe ff7f 	bl	8005a98 <HAL_DMA_GetState>
 8006b9a:	2801      	cmp	r0, #1
 8006b9c:	d009      	beq.n	8006bb2 <HAL_I2C_EV_IRQHandler+0x352>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ba0:	4aa6      	ldr	r2, [pc, #664]	; (8006e3c <HAL_I2C_EV_IRQHandler+0x5dc>)
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006ba2:	4618      	mov	r0, r3
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006ba4:	635a      	str	r2, [r3, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006ba6:	f7fe ff2b 	bl	8005a00 <HAL_DMA_Abort_IT>
 8006baa:	b110      	cbz	r0, 8006bb2 <HAL_I2C_EV_IRQHandler+0x352>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006bac:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006bae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006bb0:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8006bb2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	b313      	cbz	r3, 8006bfe <HAL_I2C_EV_IRQHandler+0x39e>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006bb8:	6823      	ldr	r3, [r4, #0]
 8006bba:	695a      	ldr	r2, [r3, #20]
 8006bbc:	0751      	lsls	r1, r2, #29
 8006bbe:	d50a      	bpl.n	8006bd6 <HAL_I2C_EV_IRQHandler+0x376>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bc0:	691a      	ldr	r2, [r3, #16]
 8006bc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bc4:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8006bc6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8006bc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8006bca:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8006bcc:	1c59      	adds	r1, r3, #1
      hi2c->XferCount--;
 8006bce:	b292      	uxth	r2, r2
 8006bd0:	6823      	ldr	r3, [r4, #0]
 8006bd2:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8006bd4:	6261      	str	r1, [r4, #36]	; 0x24
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bd6:	695a      	ldr	r2, [r3, #20]
 8006bd8:	0652      	lsls	r2, r2, #25
 8006bda:	d509      	bpl.n	8006bf0 <HAL_I2C_EV_IRQHandler+0x390>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bdc:	691a      	ldr	r2, [r3, #16]
 8006bde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006be0:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8006be2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8006be4:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8006be6:	3b01      	subs	r3, #1
 8006be8:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8006bea:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8006bec:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8006bee:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount != 0U)
 8006bf0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	b11b      	cbz	r3, 8006bfe <HAL_I2C_EV_IRQHandler+0x39e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006bf6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006bf8:	f043 0304 	orr.w	r3, r3, #4
 8006bfc:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006bfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	f040 8095 	bne.w	8006d30 <HAL_I2C_EV_IRQHandler+0x4d0>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006c06:	2e2a      	cmp	r6, #42	; 0x2a
 8006c08:	f000 815c 	beq.w	8006ec4 <HAL_I2C_EV_IRQHandler+0x664>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006c0c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006c10:	2b28      	cmp	r3, #40	; 0x28
 8006c12:	f000 80de 	beq.w	8006dd2 <HAL_I2C_EV_IRQHandler+0x572>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006c16:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006c18:	2b22      	cmp	r3, #34	; 0x22
 8006c1a:	d002      	beq.n	8006c22 <HAL_I2C_EV_IRQHandler+0x3c2>
 8006c1c:	2e22      	cmp	r6, #34	; 0x22
 8006c1e:	f47f ae4b 	bne.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006c22:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8006c24:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8006c26:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c28:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8006c2a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c2e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c32:	f7ff fd31 	bl	8006698 <HAL_I2C_SlaveRxCpltCallback>
 8006c36:	e63f      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c38:	2d00      	cmp	r5, #0
 8006c3a:	f43f ae3d 	beq.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 8006c3e:	0581      	lsls	r1, r0, #22
 8006c40:	f57f ae3a 	bpl.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8006c44:	2a10      	cmp	r2, #16
 8006c46:	f000 8145 	beq.w	8006ed4 <HAL_I2C_EV_IRQHandler+0x674>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006c4a:	4620      	mov	r0, r4
}
 8006c4c:	b00e      	add	sp, #56	; 0x38
 8006c4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006c52:	f7ff bd29 	b.w	80066a8 <I2C_MemoryTransmit_TXE_BTF>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c56:	2a00      	cmp	r2, #0
 8006c58:	f43f ae2e 	beq.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 8006c5c:	0586      	lsls	r6, r0, #22
 8006c5e:	f57f ae2b 	bpl.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c62:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8006c64:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006c66:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006c68:	b292      	uxth	r2, r2
 8006c6a:	2a04      	cmp	r2, #4
 8006c6c:	f000 8185 	beq.w	8006f7a <HAL_I2C_EV_IRQHandler+0x71a>
  else if (hi2c->XferCount == 3U)
 8006c70:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006c72:	b292      	uxth	r2, r2
 8006c74:	2a03      	cmp	r2, #3
 8006c76:	f000 8187 	beq.w	8006f88 <HAL_I2C_EV_IRQHandler+0x728>
  else if (hi2c->XferCount == 2U)
 8006c7a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006c7c:	b292      	uxth	r2, r2
 8006c7e:	2a02      	cmp	r2, #2
 8006c80:	f000 8200 	beq.w	8007084 <HAL_I2C_EV_IRQHandler+0x824>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	700b      	strb	r3, [r1, #0]
 8006c88:	e724      	b.n	8006ad4 <HAL_I2C_EV_IRQHandler+0x274>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006c8a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8006c8e:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006c90:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006c92:	bf16      	itet	ne
 8006c94:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006c98:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006c9c:	b2d2      	uxtbne	r2, r2
 8006c9e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006ca0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8006ca2:	2a00      	cmp	r2, #0
 8006ca4:	f000 80eb 	beq.w	8006e7e <HAL_I2C_EV_IRQHandler+0x61e>
 8006ca8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006caa:	2a00      	cmp	r2, #0
 8006cac:	f000 80e7 	beq.w	8006e7e <HAL_I2C_EV_IRQHandler+0x61e>
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006cb0:	685a      	ldr	r2, [r3, #4]
 8006cb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cb6:	605a      	str	r2, [r3, #4]
 8006cb8:	e5fe      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006cba:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8006cbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cbe:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006cc0:	611a      	str	r2, [r3, #16]
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8006cc2:	2900      	cmp	r1, #0
 8006cc4:	f000 8092 	beq.w	8006dec <HAL_I2C_EV_IRQHandler+0x58c>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8006cc8:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8006cca:	2a00      	cmp	r2, #0
 8006ccc:	d1f0      	bne.n	8006cb0 <HAL_I2C_EV_IRQHandler+0x450>
 8006cce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006cd0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006cd2:	2a00      	cmp	r2, #0
 8006cd4:	d1ec      	bne.n	8006cb0 <HAL_I2C_EV_IRQHandler+0x450>
 8006cd6:	e5ef      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006cd8:	685a      	ldr	r2, [r3, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006cda:	ea6f 0196 	mvn.w	r1, r6, lsr #2
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ce2:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006ce4:	0633      	lsls	r3, r6, #24
    __HAL_UNLOCK(hi2c);
 8006ce6:	f04f 0300 	mov.w	r3, #0
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006cea:	f001 0101 	and.w	r1, r1, #1
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006cee:	bf54      	ite	pl
 8006cf0:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006cf2:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8006cf4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	f7ff fccf 	bl	800669c <HAL_I2C_AddrCallback>
 8006cfe:	e5db      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    if (hi2c->EventCount == 0U)
 8006d00:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006d02:	b97a      	cbnz	r2, 8006d24 <HAL_I2C_EV_IRQHandler+0x4c4>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006d04:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006d06:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d0a:	611a      	str	r2, [r3, #16]
 8006d0c:	e5d4      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006d0e:	2201      	movs	r2, #1
 8006d10:	62e2      	str	r2, [r4, #44]	; 0x2c
 8006d12:	e61f      	b.n	8006954 <HAL_I2C_EV_IRQHandler+0xf4>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006d14:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006d16:	11d2      	asrs	r2, r2, #7
 8006d18:	f002 0206 	and.w	r2, r2, #6
 8006d1c:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8006d20:	611a      	str	r2, [r3, #16]
 8006d22:	e5c9      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006d24:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006d26:	f042 0201 	orr.w	r2, r2, #1
 8006d2a:	b2d2      	uxtb	r2, r2
 8006d2c:	611a      	str	r2, [r3, #16]
 8006d2e:	e5c3      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d30:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006d34:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d38:	b2c9      	uxtb	r1, r1
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006d3a:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006d3c:	2a10      	cmp	r2, #16
 8006d3e:	6823      	ldr	r3, [r4, #0]
 8006d40:	f000 80a2 	beq.w	8006e88 <HAL_I2C_EV_IRQHandler+0x628>
 8006d44:	2a40      	cmp	r2, #64	; 0x40
 8006d46:	f000 809f 	beq.w	8006e88 <HAL_I2C_EV_IRQHandler+0x628>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006d4a:	f001 0228 	and.w	r2, r1, #40	; 0x28
 8006d4e:	2a28      	cmp	r2, #40	; 0x28
 8006d50:	f000 80e6 	beq.w	8006f20 <HAL_I2C_EV_IRQHandler+0x6c0>
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	0510      	lsls	r0, r2, #20
 8006d58:	d407      	bmi.n	8006d6a <HAL_I2C_EV_IRQHandler+0x50a>
 8006d5a:	2960      	cmp	r1, #96	; 0x60
 8006d5c:	d005      	beq.n	8006d6a <HAL_I2C_EV_IRQHandler+0x50a>
      hi2c->State = HAL_I2C_STATE_READY;
 8006d5e:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d60:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8006d62:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d66:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8006d74:	f000 8094 	beq.w	8006ea0 <HAL_I2C_EV_IRQHandler+0x640>
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006d78:	6b61      	ldr	r1, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006d7a:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006d7c:	f891 0021 	ldrb.w	r0, [r1, #33]	; 0x21
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006d80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006d84:	2801      	cmp	r0, #1
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006d86:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006d88:	f000 810d 	beq.w	8006fa6 <HAL_I2C_EV_IRQHandler+0x746>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006d8c:	4b2b      	ldr	r3, [pc, #172]	; (8006e3c <HAL_I2C_EV_IRQHandler+0x5dc>)
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006d8e:	4608      	mov	r0, r1
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006d90:	634b      	str	r3, [r1, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006d92:	f7fe fe35 	bl	8005a00 <HAL_DMA_Abort_IT>
 8006d96:	b150      	cbz	r0, 8006dae <HAL_I2C_EV_IRQHandler+0x54e>
        hi2c->State = HAL_I2C_STATE_READY;
 8006d98:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE(hi2c);
 8006d9a:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006d9c:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8006d9e:	6813      	ldr	r3, [r2, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006da0:	6b41      	ldr	r1, [r0, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8006da2:	f023 0301 	bic.w	r3, r3, #1
 8006da6:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8006da8:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006dac:	4788      	blx	r1
  CurrentError = hi2c->ErrorCode;
 8006dae:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006db0:	0718      	lsls	r0, r3, #28
 8006db2:	d004      	beq.n	8006dbe <HAL_I2C_EV_IRQHandler+0x55e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006db4:	6822      	ldr	r2, [r4, #0]
 8006db6:	6853      	ldr	r3, [r2, #4]
 8006db8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006dbc:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8006dbe:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006dc2:	6c22      	ldr	r2, [r4, #64]	; 0x40
  CurrentState = hi2c->State;
 8006dc4:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006dc6:	0751      	lsls	r1, r2, #29
 8006dc8:	f57f ad76 	bpl.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 8006dcc:	2b28      	cmp	r3, #40	; 0x28
 8006dce:	f47f ad73 	bne.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006dd2:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8006dd4:	2220      	movs	r2, #32
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006dd6:	491a      	ldr	r1, [pc, #104]	; (8006e40 <HAL_I2C_EV_IRQHandler+0x5e0>)
      HAL_I2C_ListenCpltCallback(hi2c);
 8006dd8:	4620      	mov	r0, r4
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006dda:	62e1      	str	r1, [r4, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006ddc:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006dde:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006de2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006de6:	f7ff fc5b 	bl	80066a0 <HAL_I2C_ListenCpltCallback>
 8006dea:	e565      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8006dec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006dee:	2a00      	cmp	r2, #0
 8006df0:	f47f af6a 	bne.w	8006cc8 <HAL_I2C_EV_IRQHandler+0x468>
 8006df4:	e560      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006df6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006df8:	6802      	ldr	r2, [r0, #0]
 8006dfa:	6852      	ldr	r2, [r2, #4]
 8006dfc:	b292      	uxth	r2, r2
 8006dfe:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8006e00:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006e02:	b292      	uxth	r2, r2
 8006e04:	b11a      	cbz	r2, 8006e0e <HAL_I2C_EV_IRQHandler+0x5ae>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e06:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006e08:	f042 0204 	orr.w	r2, r2, #4
 8006e0c:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006e0e:	685a      	ldr	r2, [r3, #4]
 8006e10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e14:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006e16:	f7fe fe3f 	bl	8005a98 <HAL_DMA_GetState>
 8006e1a:	2801      	cmp	r0, #1
 8006e1c:	f43f aec9 	beq.w	8006bb2 <HAL_I2C_EV_IRQHandler+0x352>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006e20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006e22:	4a06      	ldr	r2, [pc, #24]	; (8006e3c <HAL_I2C_EV_IRQHandler+0x5dc>)
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006e24:	4618      	mov	r0, r3
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006e26:	635a      	str	r2, [r3, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006e28:	f7fe fdea 	bl	8005a00 <HAL_DMA_Abort_IT>
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	f43f aec0 	beq.w	8006bb2 <HAL_I2C_EV_IRQHandler+0x352>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006e32:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006e34:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006e36:	4798      	blx	r3
 8006e38:	e6bb      	b.n	8006bb2 <HAL_I2C_EV_IRQHandler+0x352>
 8006e3a:	bf00      	nop
 8006e3c:	08006769 	.word	0x08006769
 8006e40:	ffff0000 	.word	0xffff0000
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006e44:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8006e46:	b911      	cbnz	r1, 8006e4e <HAL_I2C_EV_IRQHandler+0x5ee>
 8006e48:	2a40      	cmp	r2, #64	; 0x40
 8006e4a:	f000 80e5 	beq.w	8007018 <HAL_I2C_EV_IRQHandler+0x7b8>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006e4e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006e50:	b922      	cbnz	r2, 8006e5c <HAL_I2C_EV_IRQHandler+0x5fc>
 8006e52:	6921      	ldr	r1, [r4, #16]
 8006e54:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 8006e58:	f000 80e5 	beq.w	8007026 <HAL_I2C_EV_IRQHandler+0x7c6>
      if (hi2c->XferCount == 0U)
 8006e5c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006e5e:	b292      	uxth	r2, r2
 8006e60:	2a00      	cmp	r2, #0
 8006e62:	d162      	bne.n	8006f2a <HAL_I2C_EV_IRQHandler+0x6ca>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e64:	9203      	str	r2, [sp, #12]
 8006e66:	695a      	ldr	r2, [r3, #20]
 8006e68:	9203      	str	r2, [sp, #12]
 8006e6a:	699a      	ldr	r2, [r3, #24]
 8006e6c:	9203      	str	r2, [sp, #12]
 8006e6e:	9a03      	ldr	r2, [sp, #12]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e76:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	6523      	str	r3, [r4, #80]	; 0x50
 8006e7c:	e51c      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006e7e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006e80:	2a00      	cmp	r2, #0
 8006e82:	f47f af25 	bne.w	8006cd0 <HAL_I2C_EV_IRQHandler+0x470>
 8006e86:	e517      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006e88:	2922      	cmp	r1, #34	; 0x22
 8006e8a:	f47f af5e 	bne.w	8006d4a <HAL_I2C_EV_IRQHandler+0x4ea>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e94:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006e96:	685a      	ldr	r2, [r3, #4]
 8006e98:	0515      	lsls	r5, r2, #20
 8006e9a:	f53f af66 	bmi.w	8006d6a <HAL_I2C_EV_IRQHandler+0x50a>
 8006e9e:	e75e      	b.n	8006d5e <HAL_I2C_EV_IRQHandler+0x4fe>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006ea0:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8006ea4:	2960      	cmp	r1, #96	; 0x60
 8006ea6:	f000 809d 	beq.w	8006fe4 <HAL_I2C_EV_IRQHandler+0x784>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006eaa:	695a      	ldr	r2, [r3, #20]
 8006eac:	0655      	lsls	r5, r2, #25
 8006eae:	d505      	bpl.n	8006ebc <HAL_I2C_EV_IRQHandler+0x65c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eb0:	691a      	ldr	r2, [r3, #16]
 8006eb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006eb4:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006eb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006eb8:	3301      	adds	r3, #1
 8006eba:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	f7ff fc4f 	bl	8006760 <HAL_I2C_ErrorCallback>
 8006ec2:	e774      	b.n	8006dae <HAL_I2C_EV_IRQHandler+0x54e>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006ec4:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 8006ec6:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ec8:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006eca:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ece:	f7ff fbe3 	bl	8006698 <HAL_I2C_SlaveRxCpltCallback>
 8006ed2:	e69b      	b.n	8006c0c <HAL_I2C_EV_IRQHandler+0x3ac>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006ed4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006ed6:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8006eda:	2a21      	cmp	r2, #33	; 0x21
 8006edc:	f47f acec 	bne.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    if (hi2c->XferCount != 0U)
 8006ee0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006ee2:	b292      	uxth	r2, r2
 8006ee4:	2a00      	cmp	r2, #0
 8006ee6:	f47f addd 	bne.w	8006aa4 <HAL_I2C_EV_IRQHandler+0x244>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006eea:	2908      	cmp	r1, #8
 8006eec:	d005      	beq.n	8006efa <HAL_I2C_EV_IRQHandler+0x69a>
 8006eee:	2920      	cmp	r1, #32
 8006ef0:	d003      	beq.n	8006efa <HAL_I2C_EV_IRQHandler+0x69a>
 8006ef2:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8006ef6:	f040 81e8 	bne.w	80072ca <HAL_I2C_EV_IRQHandler+0xa6a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006efa:	2100      	movs	r1, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8006efc:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006efe:	685a      	ldr	r2, [r3, #4]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006f00:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006f02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006f06:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f0e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006f10:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006f12:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f16:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006f1a:	f7ff fbb7 	bl	800668c <HAL_I2C_MasterTxCpltCallback>
 8006f1e:	e4cb      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f20:	2100      	movs	r1, #0
 8006f22:	6321      	str	r1, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f24:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8006f28:	e721      	b.n	8006d6e <HAL_I2C_EV_IRQHandler+0x50e>
      else if (hi2c->XferCount == 1U)
 8006f2a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006f2c:	b292      	uxth	r2, r2
 8006f2e:	2a01      	cmp	r2, #1
 8006f30:	f000 8087 	beq.w	8007042 <HAL_I2C_EV_IRQHandler+0x7e2>
      else if (hi2c->XferCount == 2U)
 8006f34:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006f36:	b292      	uxth	r2, r2
 8006f38:	2a02      	cmp	r2, #2
 8006f3a:	f000 8143 	beq.w	80071c4 <HAL_I2C_EV_IRQHandler+0x964>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f44:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006f46:	685a      	ldr	r2, [r3, #4]
 8006f48:	0511      	lsls	r1, r2, #20
 8006f4a:	d50e      	bpl.n	8006f6a <HAL_I2C_EV_IRQHandler+0x70a>
 8006f4c:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8006f50:	d007      	beq.n	8006f62 <HAL_I2C_EV_IRQHandler+0x702>
 8006f52:	3801      	subs	r0, #1
 8006f54:	281f      	cmp	r0, #31
 8006f56:	d808      	bhi.n	8006f6a <HAL_I2C_EV_IRQHandler+0x70a>
 8006f58:	4aad      	ldr	r2, [pc, #692]	; (8007210 <HAL_I2C_EV_IRQHandler+0x9b0>)
 8006f5a:	fa22 f000 	lsr.w	r0, r2, r0
 8006f5e:	07c2      	lsls	r2, r0, #31
 8006f60:	d503      	bpl.n	8006f6a <HAL_I2C_EV_IRQHandler+0x70a>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006f68:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	920a      	str	r2, [sp, #40]	; 0x28
 8006f6e:	695a      	ldr	r2, [r3, #20]
 8006f70:	920a      	str	r2, [sp, #40]	; 0x28
 8006f72:	699b      	ldr	r3, [r3, #24]
 8006f74:	930a      	str	r3, [sp, #40]	; 0x28
 8006f76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f78:	e77e      	b.n	8006e78 <HAL_I2C_EV_IRQHandler+0x618>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f7a:	685a      	ldr	r2, [r3, #4]
 8006f7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f80:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	700b      	strb	r3, [r1, #0]
 8006f86:	e5a5      	b.n	8006ad4 <HAL_I2C_EV_IRQHandler+0x274>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f88:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006f8a:	2804      	cmp	r0, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f90:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006f92:	f43f ae77 	beq.w	8006c84 <HAL_I2C_EV_IRQHandler+0x424>
 8006f96:	2802      	cmp	r0, #2
 8006f98:	f43f ae74 	beq.w	8006c84 <HAL_I2C_EV_IRQHandler+0x424>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fa2:	601a      	str	r2, [r3, #0]
 8006fa4:	e66e      	b.n	8006c84 <HAL_I2C_EV_IRQHandler+0x424>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006fa6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006fa8:	4a9a      	ldr	r2, [pc, #616]	; (8007214 <HAL_I2C_EV_IRQHandler+0x9b4>)
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006faa:	4618      	mov	r0, r3
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006fac:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006fae:	f7fe fd27 	bl	8005a00 <HAL_DMA_Abort_IT>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	f43f aefb 	beq.w	8006dae <HAL_I2C_EV_IRQHandler+0x54e>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006fb8:	6823      	ldr	r3, [r4, #0]
 8006fba:	695a      	ldr	r2, [r3, #20]
 8006fbc:	0652      	lsls	r2, r2, #25
 8006fbe:	d506      	bpl.n	8006fce <HAL_I2C_EV_IRQHandler+0x76e>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fc0:	691a      	ldr	r2, [r3, #16]
 8006fc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fc4:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8006fc6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006fc8:	6823      	ldr	r3, [r4, #0]
 8006fca:	3201      	adds	r2, #1
 8006fcc:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8006fce:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8006fd0:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006fd2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8006fd4:	f022 0201 	bic.w	r2, r2, #1
 8006fd8:	601a      	str	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006fda:	6b43      	ldr	r3, [r0, #52]	; 0x34
        hi2c->State = HAL_I2C_STATE_READY;
 8006fdc:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006fe0:	4798      	blx	r3
 8006fe2:	e6e4      	b.n	8006dae <HAL_I2C_EV_IRQHandler+0x54e>
    hi2c->State = HAL_I2C_STATE_READY;
 8006fe4:	2120      	movs	r1, #32
 8006fe6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fea:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006fec:	695a      	ldr	r2, [r3, #20]
 8006fee:	0656      	lsls	r6, r2, #25
 8006ff0:	d506      	bpl.n	8007000 <HAL_I2C_EV_IRQHandler+0x7a0>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ff2:	691a      	ldr	r2, [r3, #16]
 8006ff4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ff6:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006ff8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006ffa:	6823      	ldr	r3, [r4, #0]
 8006ffc:	3201      	adds	r2, #1
 8006ffe:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8007000:	681a      	ldr	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8007002:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8007004:	f022 0201 	bic.w	r2, r2, #1
 8007008:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800700a:	f7ff fbab 	bl	8006764 <HAL_I2C_AbortCpltCallback>
 800700e:	e6ce      	b.n	8006dae <HAL_I2C_EV_IRQHandler+0x54e>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007010:	2a21      	cmp	r2, #33	; 0x21
 8007012:	f43f ac87 	beq.w	8006924 <HAL_I2C_EV_IRQHandler+0xc4>
 8007016:	e481      	b.n	800691c <HAL_I2C_EV_IRQHandler+0xbc>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007018:	9101      	str	r1, [sp, #4]
 800701a:	695a      	ldr	r2, [r3, #20]
 800701c:	9201      	str	r2, [sp, #4]
 800701e:	699b      	ldr	r3, [r3, #24]
 8007020:	9301      	str	r3, [sp, #4]
 8007022:	9b01      	ldr	r3, [sp, #4]
 8007024:	e448      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007026:	9202      	str	r2, [sp, #8]
 8007028:	695a      	ldr	r2, [r3, #20]
 800702a:	9202      	str	r2, [sp, #8]
 800702c:	699a      	ldr	r2, [r3, #24]
 800702e:	9202      	str	r2, [sp, #8]
 8007030:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007038:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800703a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800703c:	3301      	adds	r3, #1
 800703e:	6523      	str	r3, [r4, #80]	; 0x50
 8007040:	e43a      	b.n	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007042:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8007046:	f000 810f 	beq.w	8007268 <HAL_I2C_EV_IRQHandler+0xa08>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800704a:	2808      	cmp	r0, #8
 800704c:	f000 80fc 	beq.w	8007248 <HAL_I2C_EV_IRQHandler+0x9e8>
 8007050:	2820      	cmp	r0, #32
 8007052:	f000 80f9 	beq.w	8007248 <HAL_I2C_EV_IRQHandler+0x9e8>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007056:	2d12      	cmp	r5, #18
 8007058:	f000 80f3 	beq.w	8007242 <HAL_I2C_EV_IRQHandler+0x9e2>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800705c:	2810      	cmp	r0, #16
 800705e:	d805      	bhi.n	800706c <HAL_I2C_EV_IRQHandler+0x80c>
 8007060:	4a6d      	ldr	r2, [pc, #436]	; (8007218 <HAL_I2C_EV_IRQHandler+0x9b8>)
 8007062:	fa22 f000 	lsr.w	r0, r2, r0
 8007066:	07c6      	lsls	r6, r0, #31
 8007068:	f100 812a 	bmi.w	80072c0 <HAL_I2C_EV_IRQHandler+0xa60>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800706c:	681a      	ldr	r2, [r3, #0]
 800706e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007072:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007074:	2200      	movs	r2, #0
 8007076:	9206      	str	r2, [sp, #24]
 8007078:	695a      	ldr	r2, [r3, #20]
 800707a:	9206      	str	r2, [sp, #24]
 800707c:	699b      	ldr	r3, [r3, #24]
 800707e:	9306      	str	r3, [sp, #24]
 8007080:	9b06      	ldr	r3, [sp, #24]
 8007082:	e6f9      	b.n	8006e78 <HAL_I2C_EV_IRQHandler+0x618>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007084:	2801      	cmp	r0, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007086:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007088:	d071      	beq.n	800716e <HAL_I2C_EV_IRQHandler+0x90e>
 800708a:	2810      	cmp	r0, #16
 800708c:	d06f      	beq.n	800716e <HAL_I2C_EV_IRQHandler+0x90e>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800708e:	2804      	cmp	r0, #4
 8007090:	f000 8107 	beq.w	80072a2 <HAL_I2C_EV_IRQHandler+0xa42>
 8007094:	2802      	cmp	r0, #2
 8007096:	f000 8104 	beq.w	80072a2 <HAL_I2C_EV_IRQHandler+0xa42>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800709a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800709e:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80070a0:	2020      	movs	r0, #32
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 80070a6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070a8:	6822      	ldr	r2, [r4, #0]
    hi2c->XferCount--;
 80070aa:	3b01      	subs	r3, #1
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80070b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070b2:	6912      	ldr	r2, [r2, #16]
    hi2c->pBuffPtr++;
 80070b4:	1c59      	adds	r1, r3, #1
 80070b6:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070b8:	705a      	strb	r2, [r3, #1]
    hi2c->XferCount--;
 80070ba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80070bc:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 80070be:	3b01      	subs	r3, #1
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80070c4:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 80070c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80070c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->pBuffPtr++;
 80070cc:	3201      	adds	r2, #1
 80070ce:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80070d0:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80070d2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80070d6:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80070da:	2b40      	cmp	r3, #64	; 0x40
 80070dc:	f000 80d8 	beq.w	8007290 <HAL_I2C_EV_IRQHandler+0xa30>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80070e0:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80070e2:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80070e4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80070e8:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80070ea:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80070ec:	f7ff fad0 	bl	8006690 <HAL_I2C_MasterRxCpltCallback>
 80070f0:	f7ff bbe2 	b.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80070f4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80070f6:	2802      	cmp	r0, #2
 80070f8:	f43f abde 	beq.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 80070fc:	2901      	cmp	r1, #1
 80070fe:	f63f abdb 	bhi.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007102:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8007106:	4845      	ldr	r0, [pc, #276]	; (800721c <HAL_I2C_EV_IRQHandler+0x9bc>)
  __IO uint32_t count = 0U;
 8007108:	920c      	str	r2, [sp, #48]	; 0x30
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800710a:	6802      	ldr	r2, [r0, #0]
 800710c:	fbb2 f2f1 	udiv	r2, r2, r1
 8007110:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007114:	920c      	str	r2, [sp, #48]	; 0x30
    count--;
 8007116:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007118:	3a01      	subs	r2, #1
 800711a:	920c      	str	r2, [sp, #48]	; 0x30
    if (count == 0U)
 800711c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800711e:	2900      	cmp	r1, #0
 8007120:	f000 80f5 	beq.w	800730e <HAL_I2C_EV_IRQHandler+0xaae>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 800712a:	d1f4      	bne.n	8007116 <HAL_I2C_EV_IRQHandler+0x8b6>
        hi2c->State = HAL_I2C_STATE_READY;
 800712c:	2020      	movs	r0, #32
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800712e:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007130:	6a65      	ldr	r5, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007132:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8007136:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007138:	6859      	ldr	r1, [r3, #4]
 800713a:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800713e:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	702b      	strb	r3, [r5, #0]
        hi2c->XferCount--;
 8007144:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8007146:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8007148:	3b01      	subs	r3, #1
 800714a:	b29b      	uxth	r3, r3
 800714c:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800714e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007152:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 8007156:	3101      	adds	r1, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007158:	2b40      	cmp	r3, #64	; 0x40
        hi2c->pBuffPtr++;
 800715a:	6261      	str	r1, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800715c:	d1c1      	bne.n	80070e2 <HAL_I2C_EV_IRQHandler+0x882>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800715e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007162:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 8007164:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007166:	f7ff faf9 	bl	800675c <HAL_I2C_MemRxCpltCallback>
 800716a:	f7ff bba5 	b.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800716e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007172:	601a      	str	r2, [r3, #0]
 8007174:	e794      	b.n	80070a0 <HAL_I2C_EV_IRQHandler+0x840>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007176:	2d08      	cmp	r5, #8
 8007178:	d005      	beq.n	8007186 <HAL_I2C_EV_IRQHandler+0x926>
 800717a:	2d20      	cmp	r5, #32
 800717c:	d003      	beq.n	8007186 <HAL_I2C_EV_IRQHandler+0x926>
 800717e:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8007182:	f040 80b3 	bne.w	80072ec <HAL_I2C_EV_IRQHandler+0xa8c>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007186:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8007188:	2020      	movs	r0, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800718a:	6859      	ldr	r1, [r3, #4]
 800718c:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8007190:	6059      	str	r1, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007192:	6819      	ldr	r1, [r3, #0]
 8007194:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8007198:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800719a:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800719c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80071a0:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 80071a4:	4620      	mov	r0, r4
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80071a6:	2b40      	cmp	r3, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071a8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80071ac:	f000 809a 	beq.w	80072e4 <HAL_I2C_EV_IRQHandler+0xa84>
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80071b0:	f7ff fa6c 	bl	800668c <HAL_I2C_MasterTxCpltCallback>
 80071b4:	f7ff bb80 	b.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80071b8:	685a      	ldr	r2, [r3, #4]
 80071ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071be:	605a      	str	r2, [r3, #4]
 80071c0:	f7ff bb7a 	b.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80071c4:	2810      	cmp	r0, #16
 80071c6:	d92b      	bls.n	8007220 <HAL_I2C_EV_IRQHandler+0x9c0>
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071c8:	2100      	movs	r1, #0
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071d0:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071d2:	9108      	str	r1, [sp, #32]
 80071d4:	695a      	ldr	r2, [r3, #20]
 80071d6:	9208      	str	r2, [sp, #32]
 80071d8:	699a      	ldr	r2, [r3, #24]
 80071da:	9208      	str	r2, [sp, #32]
 80071dc:	9a08      	ldr	r2, [sp, #32]
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071e4:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80071e6:	685a      	ldr	r2, [r3, #4]
 80071e8:	0515      	lsls	r5, r2, #20
 80071ea:	f57f ae45 	bpl.w	8006e78 <HAL_I2C_EV_IRQHandler+0x618>
 80071ee:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80071f2:	d008      	beq.n	8007206 <HAL_I2C_EV_IRQHandler+0x9a6>
 80071f4:	3801      	subs	r0, #1
 80071f6:	281f      	cmp	r0, #31
 80071f8:	f63f ae3e 	bhi.w	8006e78 <HAL_I2C_EV_IRQHandler+0x618>
 80071fc:	4a04      	ldr	r2, [pc, #16]	; (8007210 <HAL_I2C_EV_IRQHandler+0x9b0>)
 80071fe:	40c2      	lsrs	r2, r0
 8007200:	07d0      	lsls	r0, r2, #31
 8007202:	f57f ae39 	bpl.w	8006e78 <HAL_I2C_EV_IRQHandler+0x618>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007206:	685a      	ldr	r2, [r3, #4]
 8007208:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800720c:	605a      	str	r2, [r3, #4]
 800720e:	e633      	b.n	8006e78 <HAL_I2C_EV_IRQHandler+0x618>
 8007210:	80008081 	.word	0x80008081
 8007214:	08006769 	.word	0x08006769
 8007218:	00010014 	.word	0x00010014
 800721c:	2000005c 	.word	0x2000005c
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007220:	4a48      	ldr	r2, [pc, #288]	; (8007344 <HAL_I2C_EV_IRQHandler+0xae4>)
 8007222:	40c2      	lsrs	r2, r0
 8007224:	43d2      	mvns	r2, r2
 8007226:	f012 0201 	ands.w	r2, r2, #1
 800722a:	d1cd      	bne.n	80071c8 <HAL_I2C_EV_IRQHandler+0x968>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800722c:	6819      	ldr	r1, [r3, #0]
 800722e:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8007232:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007234:	9209      	str	r2, [sp, #36]	; 0x24
 8007236:	695a      	ldr	r2, [r3, #20]
 8007238:	9209      	str	r2, [sp, #36]	; 0x24
 800723a:	699a      	ldr	r2, [r3, #24]
 800723c:	9209      	str	r2, [sp, #36]	; 0x24
 800723e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007240:	e7d1      	b.n	80071e6 <HAL_I2C_EV_IRQHandler+0x986>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007242:	2801      	cmp	r0, #1
 8007244:	f43f af12 	beq.w	800706c <HAL_I2C_EV_IRQHandler+0x80c>
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007248:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007250:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007252:	9107      	str	r1, [sp, #28]
 8007254:	695a      	ldr	r2, [r3, #20]
 8007256:	9207      	str	r2, [sp, #28]
 8007258:	699a      	ldr	r2, [r3, #24]
 800725a:	9207      	str	r2, [sp, #28]
 800725c:	9a07      	ldr	r2, [sp, #28]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007264:	601a      	str	r2, [r3, #0]
 8007266:	e607      	b.n	8006e78 <HAL_I2C_EV_IRQHandler+0x618>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800726e:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8007276:	d018      	beq.n	80072aa <HAL_I2C_EV_IRQHandler+0xa4a>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007278:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007280:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007282:	9104      	str	r1, [sp, #16]
 8007284:	695a      	ldr	r2, [r3, #20]
 8007286:	9204      	str	r2, [sp, #16]
 8007288:	699b      	ldr	r3, [r3, #24]
 800728a:	9304      	str	r3, [sp, #16]
 800728c:	9b04      	ldr	r3, [sp, #16]
 800728e:	e5f3      	b.n	8006e78 <HAL_I2C_EV_IRQHandler+0x618>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007290:	2300      	movs	r3, #0
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007292:	4620      	mov	r0, r4
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007294:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007298:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800729a:	f7ff fa5f 	bl	800675c <HAL_I2C_MemRxCpltCallback>
 800729e:	f7ff bb0b 	b.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072a6:	601a      	str	r2, [r3, #0]
 80072a8:	e6fa      	b.n	80070a0 <HAL_I2C_EV_IRQHandler+0x840>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072aa:	9205      	str	r2, [sp, #20]
 80072ac:	695a      	ldr	r2, [r3, #20]
 80072ae:	9205      	str	r2, [sp, #20]
 80072b0:	699a      	ldr	r2, [r3, #24]
 80072b2:	9205      	str	r2, [sp, #20]
 80072b4:	9a05      	ldr	r2, [sp, #20]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072bc:	601a      	str	r2, [r3, #0]
 80072be:	e5db      	b.n	8006e78 <HAL_I2C_EV_IRQHandler+0x618>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072c6:	601a      	str	r2, [r3, #0]
 80072c8:	e6d4      	b.n	8007074 <HAL_I2C_EV_IRQHandler+0x814>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80072ca:	2611      	movs	r6, #17
        hi2c->State = HAL_I2C_STATE_READY;
 80072cc:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072ce:	6859      	ldr	r1, [r3, #4]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80072d0:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072d2:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80072d6:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80072d8:	6326      	str	r6, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072da:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80072de:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
 80072e2:	e765      	b.n	80071b0 <HAL_I2C_EV_IRQHandler+0x950>
        HAL_I2C_MemTxCpltCallback(hi2c);
 80072e4:	f7ff f9de 	bl	80066a4 <HAL_I2C_MemTxCpltCallback>
 80072e8:	f7ff bae6 	b.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80072ec:	2611      	movs	r6, #17
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80072ee:	2500      	movs	r5, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80072f0:	2120      	movs	r1, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072f2:	685a      	ldr	r2, [r3, #4]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80072f4:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80072fa:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80072fc:	6326      	str	r6, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80072fe:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007302:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007306:	f7ff f9c1 	bl	800668c <HAL_I2C_MasterTxCpltCallback>
 800730a:	f7ff bad5 	b.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
        hi2c->State = HAL_I2C_STATE_READY;
 800730e:	2520      	movs	r5, #32
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007310:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007312:	6a66      	ldr	r6, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007314:	432a      	orrs	r2, r5
 8007316:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007318:	685a      	ldr	r2, [r3, #4]
        HAL_I2C_ErrorCallback(hi2c);
 800731a:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800731c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007320:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007322:	691b      	ldr	r3, [r3, #16]
 8007324:	7033      	strb	r3, [r6, #0]
        hi2c->XferCount--;
 8007326:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8007328:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800732a:	3b01      	subs	r3, #1
 800732c:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 800732e:	3201      	adds	r2, #1
        hi2c->XferCount--;
 8007330:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8007332:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8007334:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007338:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800733c:	f7ff fa10 	bl	8006760 <HAL_I2C_ErrorCallback>
 8007340:	f7ff baba 	b.w	80068b8 <HAL_I2C_EV_IRQHandler+0x58>
 8007344:	00010014 	.word	0x00010014

08007348 <HAL_I2C_ER_IRQHandler>:
{
 8007348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800734a:	6803      	ldr	r3, [r0, #0]
{
 800734c:	4604      	mov	r4, r0
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800734e:	695d      	ldr	r5, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8007350:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007352:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8007356:	469c      	mov	ip, r3
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007358:	b2cf      	uxtb	r7, r1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800735a:	05e9      	lsls	r1, r5, #23
 800735c:	f3c5 2040 	ubfx	r0, r5, #9, #1
 8007360:	f140 8085 	bpl.w	800746e <HAL_I2C_ER_IRQHandler+0x126>
 8007364:	0a11      	lsrs	r1, r2, #8
 8007366:	07ce      	lsls	r6, r1, #31
 8007368:	f140 8081 	bpl.w	800746e <HAL_I2C_ER_IRQHandler+0x126>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800736c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007370:	615a      	str	r2, [r3, #20]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007378:	601a      	str	r2, [r3, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800737a:	2800      	cmp	r0, #0
 800737c:	f040 8086 	bne.w	800748c <HAL_I2C_ER_IRQHandler+0x144>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007380:	0568      	lsls	r0, r5, #21
 8007382:	f140 80db 	bpl.w	800753c <HAL_I2C_ER_IRQHandler+0x1f4>
    error |= HAL_I2C_ERROR_BERR;
 8007386:	2601      	movs	r6, #1
    tmp2 = hi2c->XferCount;
 8007388:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 800738a:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800738e:	2f20      	cmp	r7, #32
    tmp2 = hi2c->XferCount;
 8007390:	b292      	uxth	r2, r2
    tmp3 = hi2c->State;
 8007392:	b2c9      	uxtb	r1, r1
    tmp4 = hi2c->PreviousState;
 8007394:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8007396:	f000 80b0 	beq.w	80074fa <HAL_I2C_ER_IRQHandler+0x1b2>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800739a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800739e:	2f10      	cmp	r7, #16
      error |= HAL_I2C_ERROR_AF;
 80073a0:	f046 0604 	orr.w	r6, r6, #4
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073a4:	615a      	str	r2, [r3, #20]
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80073a6:	d001      	beq.n	80073ac <HAL_I2C_ER_IRQHandler+0x64>
 80073a8:	2f40      	cmp	r7, #64	; 0x40
 80073aa:	d103      	bne.n	80073b4 <HAL_I2C_ER_IRQHandler+0x6c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073b2:	601a      	str	r2, [r3, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80073b4:	052f      	lsls	r7, r5, #20
 80073b6:	469c      	mov	ip, r3
 80073b8:	d505      	bpl.n	80073c6 <HAL_I2C_ER_IRQHandler+0x7e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80073ba:	f46f 6300 	mvn.w	r3, #2048	; 0x800
    error |= HAL_I2C_ERROR_OVR;
 80073be:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80073c2:	f8cc 3014 	str.w	r3, [ip, #20]
    hi2c->ErrorCode |= error;
 80073c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80073c8:	431e      	orrs	r6, r3
 80073ca:	6426      	str	r6, [r4, #64]	; 0x40
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80073cc:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80073d0:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80073d4:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80073d6:	b2db      	uxtb	r3, r3
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80073d8:	2b10      	cmp	r3, #16
 80073da:	d069      	beq.n	80074b0 <HAL_I2C_ER_IRQHandler+0x168>
 80073dc:	2b40      	cmp	r3, #64	; 0x40
 80073de:	d067      	beq.n	80074b0 <HAL_I2C_ER_IRQHandler+0x168>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80073e0:	f002 0328 	and.w	r3, r2, #40	; 0x28
 80073e4:	2b28      	cmp	r3, #40	; 0x28
 80073e6:	f000 8083 	beq.w	80074f0 <HAL_I2C_ER_IRQHandler+0x1a8>
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80073ea:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80073ee:	051f      	lsls	r7, r3, #20
 80073f0:	d407      	bmi.n	8007402 <HAL_I2C_ER_IRQHandler+0xba>
 80073f2:	2a60      	cmp	r2, #96	; 0x60
 80073f4:	d005      	beq.n	8007402 <HAL_I2C_ER_IRQHandler+0xba>
      hi2c->State = HAL_I2C_STATE_READY;
 80073f6:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073f8:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80073fa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073fe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8007402:	2300      	movs	r3, #0
 8007404:	6323      	str	r3, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007406:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800740a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800740e:	d05c      	beq.n	80074ca <HAL_I2C_ER_IRQHandler+0x182>
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007410:	6b62      	ldr	r2, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007412:	f8dc 3004 	ldr.w	r3, [ip, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007416:	f892 1021 	ldrb.w	r1, [r2, #33]	; 0x21
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800741a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800741e:	2901      	cmp	r1, #1
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007420:	f8cc 3004 	str.w	r3, [ip, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007424:	f000 80ac 	beq.w	8007580 <HAL_I2C_ER_IRQHandler+0x238>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007428:	4b84      	ldr	r3, [pc, #528]	; (800763c <HAL_I2C_ER_IRQHandler+0x2f4>)
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800742a:	4610      	mov	r0, r2
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800742c:	6353      	str	r3, [r2, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800742e:	f7fe fae7 	bl	8005a00 <HAL_DMA_Abort_IT>
 8007432:	b150      	cbz	r0, 800744a <HAL_I2C_ER_IRQHandler+0x102>
        hi2c->State = HAL_I2C_STATE_READY;
 8007434:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE(hi2c);
 8007436:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007438:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 800743a:	6813      	ldr	r3, [r2, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800743c:	6b41      	ldr	r1, [r0, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 800743e:	f023 0301 	bic.w	r3, r3, #1
 8007442:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8007444:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007448:	4788      	blx	r1
  CurrentError = hi2c->ErrorCode;
 800744a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800744c:	0719      	lsls	r1, r3, #28
 800744e:	d004      	beq.n	800745a <HAL_I2C_ER_IRQHandler+0x112>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007450:	6822      	ldr	r2, [r4, #0]
 8007452:	6853      	ldr	r3, [r2, #4]
 8007454:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007458:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 800745a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800745e:	6c22      	ldr	r2, [r4, #64]	; 0x40
  CurrentState = hi2c->State;
 8007460:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007462:	0752      	lsls	r2, r2, #29
 8007464:	d502      	bpl.n	800746c <HAL_I2C_ER_IRQHandler+0x124>
 8007466:	2b28      	cmp	r3, #40	; 0x28
 8007468:	f000 80a9 	beq.w	80075be <HAL_I2C_ER_IRQHandler+0x276>
}
 800746c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800746e:	b110      	cbz	r0, 8007476 <HAL_I2C_ER_IRQHandler+0x12e>
 8007470:	0a11      	lsrs	r1, r2, #8
 8007472:	07c8      	lsls	r0, r1, #31
 8007474:	d41a      	bmi.n	80074ac <HAL_I2C_ER_IRQHandler+0x164>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007476:	f3c5 2680 	ubfx	r6, r5, #10, #1
 800747a:	b11e      	cbz	r6, 8007484 <HAL_I2C_ER_IRQHandler+0x13c>
 800747c:	05d0      	lsls	r0, r2, #23
 800747e:	d5f5      	bpl.n	800746c <HAL_I2C_ER_IRQHandler+0x124>
 8007480:	2600      	movs	r6, #0
 8007482:	e781      	b.n	8007388 <HAL_I2C_ER_IRQHandler+0x40>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007484:	0529      	lsls	r1, r5, #20
 8007486:	d5f1      	bpl.n	800746c <HAL_I2C_ER_IRQHandler+0x124>
 8007488:	0a11      	lsrs	r1, r2, #8
 800748a:	e008      	b.n	800749e <HAL_I2C_ER_IRQHandler+0x156>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800748c:	2603      	movs	r6, #3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800748e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8007492:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007494:	056a      	lsls	r2, r5, #21
 8007496:	f53f af77 	bmi.w	8007388 <HAL_I2C_ER_IRQHandler+0x40>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800749a:	052a      	lsls	r2, r5, #20
 800749c:	d504      	bpl.n	80074a8 <HAL_I2C_ER_IRQHandler+0x160>
 800749e:	07ca      	lsls	r2, r1, #31
 80074a0:	d48b      	bmi.n	80073ba <HAL_I2C_ER_IRQHandler+0x72>
  if (error != HAL_I2C_ERROR_NONE)
 80074a2:	2e00      	cmp	r6, #0
 80074a4:	d0e2      	beq.n	800746c <HAL_I2C_ER_IRQHandler+0x124>
 80074a6:	6823      	ldr	r3, [r4, #0]
 80074a8:	469c      	mov	ip, r3
 80074aa:	e78c      	b.n	80073c6 <HAL_I2C_ER_IRQHandler+0x7e>
 80074ac:	2602      	movs	r6, #2
 80074ae:	e7ee      	b.n	800748e <HAL_I2C_ER_IRQHandler+0x146>
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80074b0:	2a22      	cmp	r2, #34	; 0x22
 80074b2:	d195      	bne.n	80073e0 <HAL_I2C_ER_IRQHandler+0x98>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80074b4:	f8dc 3000 	ldr.w	r3, [ip]
 80074b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074bc:	f8cc 3000 	str.w	r3, [ip]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80074c0:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80074c4:	051b      	lsls	r3, r3, #20
 80074c6:	d49c      	bmi.n	8007402 <HAL_I2C_ER_IRQHandler+0xba>
 80074c8:	e795      	b.n	80073f6 <HAL_I2C_ER_IRQHandler+0xae>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80074ca:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80074ce:	2a60      	cmp	r2, #96	; 0x60
 80074d0:	d03b      	beq.n	800754a <HAL_I2C_ER_IRQHandler+0x202>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80074d2:	f8dc 3014 	ldr.w	r3, [ip, #20]
 80074d6:	0658      	lsls	r0, r3, #25
 80074d8:	d506      	bpl.n	80074e8 <HAL_I2C_ER_IRQHandler+0x1a0>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074dc:	f8dc 2010 	ldr.w	r2, [ip, #16]
 80074e0:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80074e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074e4:	3301      	adds	r3, #1
 80074e6:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 80074e8:	4620      	mov	r0, r4
 80074ea:	f7ff f939 	bl	8006760 <HAL_I2C_ErrorCallback>
 80074ee:	e7ac      	b.n	800744a <HAL_I2C_ER_IRQHandler+0x102>
    hi2c->PreviousState = I2C_STATE_NONE;
 80074f0:	2200      	movs	r2, #0
 80074f2:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80074f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 80074f8:	e785      	b.n	8007406 <HAL_I2C_ER_IRQHandler+0xbe>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80074fa:	b9ca      	cbnz	r2, 8007530 <HAL_I2C_ER_IRQHandler+0x1e8>
 80074fc:	f001 02f7 	and.w	r2, r1, #247	; 0xf7
 8007500:	2a21      	cmp	r2, #33	; 0x21
 8007502:	d003      	beq.n	800750c <HAL_I2C_ER_IRQHandler+0x1c4>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8007504:	2928      	cmp	r1, #40	; 0x28
 8007506:	d113      	bne.n	8007530 <HAL_I2C_ER_IRQHandler+0x1e8>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8007508:	2821      	cmp	r0, #33	; 0x21
 800750a:	d111      	bne.n	8007530 <HAL_I2C_ER_IRQHandler+0x1e8>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800750c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007510:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007512:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007514:	2908      	cmp	r1, #8
 8007516:	d05f      	beq.n	80075d8 <HAL_I2C_ER_IRQHandler+0x290>
 8007518:	2920      	cmp	r1, #32
 800751a:	d05d      	beq.n	80075d8 <HAL_I2C_ER_IRQHandler+0x290>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800751c:	2a21      	cmp	r2, #33	; 0x21
 800751e:	d074      	beq.n	800760a <HAL_I2C_ER_IRQHandler+0x2c2>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007520:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007524:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007526:	052d      	lsls	r5, r5, #20
 8007528:	d5bb      	bpl.n	80074a2 <HAL_I2C_ER_IRQHandler+0x15a>
 800752a:	f8d4 c000 	ldr.w	ip, [r4]
 800752e:	e744      	b.n	80073ba <HAL_I2C_ER_IRQHandler+0x72>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007530:	f46f 6280 	mvn.w	r2, #1024	; 0x400
      error |= HAL_I2C_ERROR_AF;
 8007534:	f046 0604 	orr.w	r6, r6, #4
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007538:	615a      	str	r2, [r3, #20]
 800753a:	e73b      	b.n	80073b4 <HAL_I2C_ER_IRQHandler+0x6c>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800753c:	0529      	lsls	r1, r5, #20
    error |= HAL_I2C_ERROR_BERR;
 800753e:	f04f 0601 	mov.w	r6, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007542:	f53f af3a 	bmi.w	80073ba <HAL_I2C_ER_IRQHandler+0x72>
 8007546:	469c      	mov	ip, r3
 8007548:	e73d      	b.n	80073c6 <HAL_I2C_ER_IRQHandler+0x7e>
    hi2c->State = HAL_I2C_STATE_READY;
 800754a:	2220      	movs	r2, #32
 800754c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007550:	6423      	str	r3, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007552:	f8dc 3014 	ldr.w	r3, [ip, #20]
 8007556:	065d      	lsls	r5, r3, #25
 8007558:	d508      	bpl.n	800756c <HAL_I2C_ER_IRQHandler+0x224>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800755a:	f8dc 2010 	ldr.w	r2, [ip, #16]
 800755e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007560:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8007562:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007564:	f8d4 c000 	ldr.w	ip, [r4]
 8007568:	3301      	adds	r3, #1
 800756a:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 800756c:	f8dc 3000 	ldr.w	r3, [ip]
    HAL_I2C_AbortCpltCallback(hi2c);
 8007570:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8007572:	f023 0301 	bic.w	r3, r3, #1
 8007576:	f8cc 3000 	str.w	r3, [ip]
    HAL_I2C_AbortCpltCallback(hi2c);
 800757a:	f7ff f8f3 	bl	8006764 <HAL_I2C_AbortCpltCallback>
 800757e:	e764      	b.n	800744a <HAL_I2C_ER_IRQHandler+0x102>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007580:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007582:	4a2e      	ldr	r2, [pc, #184]	; (800763c <HAL_I2C_ER_IRQHandler+0x2f4>)
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007584:	4618      	mov	r0, r3
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007586:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007588:	f7fe fa3a 	bl	8005a00 <HAL_DMA_Abort_IT>
 800758c:	2800      	cmp	r0, #0
 800758e:	f43f af5c 	beq.w	800744a <HAL_I2C_ER_IRQHandler+0x102>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007592:	6823      	ldr	r3, [r4, #0]
 8007594:	695a      	ldr	r2, [r3, #20]
 8007596:	0656      	lsls	r6, r2, #25
 8007598:	d506      	bpl.n	80075a8 <HAL_I2C_ER_IRQHandler+0x260>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800759a:	691a      	ldr	r2, [r3, #16]
 800759c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800759e:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80075a0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80075a2:	6823      	ldr	r3, [r4, #0]
 80075a4:	3201      	adds	r2, #1
 80075a6:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 80075a8:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 80075aa:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80075ac:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 80075ae:	f022 0201 	bic.w	r2, r2, #1
 80075b2:	601a      	str	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80075b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
        hi2c->State = HAL_I2C_STATE_READY;
 80075b6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80075ba:	4798      	blx	r3
 80075bc:	e745      	b.n	800744a <HAL_I2C_ER_IRQHandler+0x102>
    hi2c->PreviousState = I2C_STATE_NONE;
 80075be:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 80075c0:	2220      	movs	r2, #32
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80075c2:	491f      	ldr	r1, [pc, #124]	; (8007640 <HAL_I2C_ER_IRQHandler+0x2f8>)
    HAL_I2C_ListenCpltCallback(hi2c);
 80075c4:	4620      	mov	r0, r4
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80075c6:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80075c8:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80075ca:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80075ce:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80075d2:	f7ff f865 	bl	80066a0 <HAL_I2C_ListenCpltCallback>
}
 80075d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80075d8:	2a28      	cmp	r2, #40	; 0x28
 80075da:	d19f      	bne.n	800751c <HAL_I2C_ER_IRQHandler+0x1d4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075dc:	f46f 6780 	mvn.w	r7, #1024	; 0x400
    hi2c->PreviousState = I2C_STATE_NONE;
 80075e0:	2100      	movs	r1, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 80075e2:	2020      	movs	r0, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80075e4:	4a16      	ldr	r2, [pc, #88]	; (8007640 <HAL_I2C_ER_IRQHandler+0x2f8>)
 80075e6:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80075e8:	685a      	ldr	r2, [r3, #4]
 80075ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80075ee:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075f0:	615f      	str	r7, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	403a      	ands	r2, r7
 80075f6:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80075f8:	6321      	str	r1, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80075fa:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    HAL_I2C_ListenCpltCallback(hi2c);
 80075fe:	4620      	mov	r0, r4
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007600:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8007604:	f7ff f84c 	bl	80066a0 <HAL_I2C_ListenCpltCallback>
 8007608:	e78d      	b.n	8007526 <HAL_I2C_ER_IRQHandler+0x1de>
    hi2c->State         = HAL_I2C_STATE_READY;
 800760a:	2720      	movs	r7, #32
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800760c:	2000      	movs	r0, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800760e:	f46f 6180 	mvn.w	r1, #1024	; 0x400
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007612:	f8df c02c 	ldr.w	ip, [pc, #44]	; 8007640 <HAL_I2C_ER_IRQHandler+0x2f8>
 8007616:	f8c4 c02c 	str.w	ip, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800761a:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800761c:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007620:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007624:	685a      	ldr	r2, [r3, #4]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007626:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007628:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800762c:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800762e:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	400a      	ands	r2, r1
 8007634:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007636:	f7ff f82d 	bl	8006694 <HAL_I2C_SlaveTxCpltCallback>
 800763a:	e774      	b.n	8007526 <HAL_I2C_ER_IRQHandler+0x1de>
 800763c:	08006769 	.word	0x08006769
 8007640:	ffff0000 	.word	0xffff0000

08007644 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8007644:	2201      	movs	r2, #1
 8007646:	4b01      	ldr	r3, [pc, #4]	; (800764c <HAL_PWR_EnableBkUpAccess+0x8>)
 8007648:	601a      	str	r2, [r3, #0]
}
 800764a:	4770      	bx	lr
 800764c:	420e0020 	.word	0x420e0020

08007650 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007650:	2800      	cmp	r0, #0
 8007652:	f000 8155 	beq.w	8007900 <HAL_RCC_OscConfig+0x2b0>
{
 8007656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800765a:	6803      	ldr	r3, [r0, #0]
{
 800765c:	b082      	sub	sp, #8
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800765e:	07dd      	lsls	r5, r3, #31
 8007660:	4604      	mov	r4, r0
 8007662:	d535      	bpl.n	80076d0 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007664:	49a8      	ldr	r1, [pc, #672]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 8007666:	684a      	ldr	r2, [r1, #4]
 8007668:	f002 020c 	and.w	r2, r2, #12
 800766c:	2a04      	cmp	r2, #4
 800766e:	f000 8105 	beq.w	800787c <HAL_RCC_OscConfig+0x22c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007672:	684a      	ldr	r2, [r1, #4]
 8007674:	f002 020c 	and.w	r2, r2, #12
 8007678:	2a08      	cmp	r2, #8
 800767a:	f000 80fb 	beq.w	8007874 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800767e:	6863      	ldr	r3, [r4, #4]
 8007680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007684:	d010      	beq.n	80076a8 <HAL_RCC_OscConfig+0x58>
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 8120 	beq.w	80078cc <HAL_RCC_OscConfig+0x27c>
 800768c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007690:	f000 8178 	beq.w	8007984 <HAL_RCC_OscConfig+0x334>
 8007694:	4b9c      	ldr	r3, [pc, #624]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800769c:	601a      	str	r2, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80076a4:	601a      	str	r2, [r3, #0]
 80076a6:	e004      	b.n	80076b2 <HAL_RCC_OscConfig+0x62>
 80076a8:	4a97      	ldr	r2, [pc, #604]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 80076aa:	6813      	ldr	r3, [r2, #0]
 80076ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076b0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076b2:	f7fe f937 	bl	8005924 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076b6:	4d94      	ldr	r5, [pc, #592]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
        tickstart = HAL_GetTick();
 80076b8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076ba:	e005      	b.n	80076c8 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076bc:	f7fe f932 	bl	8005924 <HAL_GetTick>
 80076c0:	1b80      	subs	r0, r0, r6
 80076c2:	2864      	cmp	r0, #100	; 0x64
 80076c4:	f200 80f5 	bhi.w	80078b2 <HAL_RCC_OscConfig+0x262>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076c8:	682b      	ldr	r3, [r5, #0]
 80076ca:	039a      	lsls	r2, r3, #14
 80076cc:	d5f6      	bpl.n	80076bc <HAL_RCC_OscConfig+0x6c>
 80076ce:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80076d0:	079f      	lsls	r7, r3, #30
 80076d2:	d44d      	bmi.n	8007770 <HAL_RCC_OscConfig+0x120>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076d4:	071a      	lsls	r2, r3, #28
 80076d6:	d522      	bpl.n	800771e <HAL_RCC_OscConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80076d8:	69a3      	ldr	r3, [r4, #24]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	f000 80ba 	beq.w	8007854 <HAL_RCC_OscConfig+0x204>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076e0:	2201      	movs	r2, #1
 80076e2:	4b8a      	ldr	r3, [pc, #552]	; (800790c <HAL_RCC_OscConfig+0x2bc>)

      /* Get Start Tick */
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076e4:	4d88      	ldr	r5, [pc, #544]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_ENABLE();
 80076e6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80076e8:	f7fe f91c 	bl	8005924 <HAL_GetTick>
 80076ec:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076ee:	e005      	b.n	80076fc <HAL_RCC_OscConfig+0xac>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076f0:	f7fe f918 	bl	8005924 <HAL_GetTick>
 80076f4:	1b80      	subs	r0, r0, r6
 80076f6:	2802      	cmp	r0, #2
 80076f8:	f200 80db 	bhi.w	80078b2 <HAL_RCC_OscConfig+0x262>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076fc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80076fe:	079b      	lsls	r3, r3, #30
 8007700:	d5f6      	bpl.n	80076f0 <HAL_RCC_OscConfig+0xa0>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007702:	4b83      	ldr	r3, [pc, #524]	; (8007910 <HAL_RCC_OscConfig+0x2c0>)
 8007704:	4a83      	ldr	r2, [pc, #524]	; (8007914 <HAL_RCC_OscConfig+0x2c4>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	fba2 2303 	umull	r2, r3, r2, r3
 800770c:	0a5b      	lsrs	r3, r3, #9
 800770e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8007710:	bf00      	nop
  }
  while (Delay --);
 8007712:	9b01      	ldr	r3, [sp, #4]
 8007714:	1e5a      	subs	r2, r3, #1
 8007716:	9201      	str	r2, [sp, #4]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1f9      	bne.n	8007710 <HAL_RCC_OscConfig+0xc0>
 800771c:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800771e:	075d      	lsls	r5, r3, #29
 8007720:	d569      	bpl.n	80077f6 <HAL_RCC_OscConfig+0x1a6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007722:	4b79      	ldr	r3, [pc, #484]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 8007724:	69da      	ldr	r2, [r3, #28]
 8007726:	00d0      	lsls	r0, r2, #3
 8007728:	f100 80ec 	bmi.w	8007904 <HAL_RCC_OscConfig+0x2b4>
      pwrclkchanged = SET;
 800772c:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800772e:	69da      	ldr	r2, [r3, #28]
 8007730:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007734:	61da      	str	r2, [r3, #28]
 8007736:	69db      	ldr	r3, [r3, #28]
 8007738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007740:	4b75      	ldr	r3, [pc, #468]	; (8007918 <HAL_RCC_OscConfig+0x2c8>)
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	05d1      	lsls	r1, r2, #23
 8007746:	f140 80a3 	bpl.w	8007890 <HAL_RCC_OscConfig+0x240>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800774a:	68e3      	ldr	r3, [r4, #12]
 800774c:	2b01      	cmp	r3, #1
 800774e:	d037      	beq.n	80077c0 <HAL_RCC_OscConfig+0x170>
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 80e7 	beq.w	8007924 <HAL_RCC_OscConfig+0x2d4>
 8007756:	2b05      	cmp	r3, #5
 8007758:	4b6b      	ldr	r3, [pc, #428]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 800775a:	6a1a      	ldr	r2, [r3, #32]
 800775c:	f000 811f 	beq.w	800799e <HAL_RCC_OscConfig+0x34e>
 8007760:	f022 0201 	bic.w	r2, r2, #1
 8007764:	621a      	str	r2, [r3, #32]
 8007766:	6a1a      	ldr	r2, [r3, #32]
 8007768:	f022 0204 	bic.w	r2, r2, #4
 800776c:	621a      	str	r2, [r3, #32]
 800776e:	e02c      	b.n	80077ca <HAL_RCC_OscConfig+0x17a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007770:	4a65      	ldr	r2, [pc, #404]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 8007772:	6851      	ldr	r1, [r2, #4]
 8007774:	f011 0f0c 	tst.w	r1, #12
 8007778:	d061      	beq.n	800783e <HAL_RCC_OscConfig+0x1ee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800777a:	6851      	ldr	r1, [r2, #4]
 800777c:	f001 010c 	and.w	r1, r1, #12
 8007780:	2908      	cmp	r1, #8
 8007782:	d059      	beq.n	8007838 <HAL_RCC_OscConfig+0x1e8>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007784:	6923      	ldr	r3, [r4, #16]
 8007786:	2b00      	cmp	r3, #0
 8007788:	f000 80eb 	beq.w	8007962 <HAL_RCC_OscConfig+0x312>
        __HAL_RCC_HSI_ENABLE();
 800778c:	2201      	movs	r2, #1
 800778e:	4b63      	ldr	r3, [pc, #396]	; (800791c <HAL_RCC_OscConfig+0x2cc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007790:	4d5d      	ldr	r5, [pc, #372]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_ENABLE();
 8007792:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007794:	f7fe f8c6 	bl	8005924 <HAL_GetTick>
 8007798:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800779a:	e005      	b.n	80077a8 <HAL_RCC_OscConfig+0x158>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800779c:	f7fe f8c2 	bl	8005924 <HAL_GetTick>
 80077a0:	1b80      	subs	r0, r0, r6
 80077a2:	2802      	cmp	r0, #2
 80077a4:	f200 8085 	bhi.w	80078b2 <HAL_RCC_OscConfig+0x262>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077a8:	682b      	ldr	r3, [r5, #0]
 80077aa:	0798      	lsls	r0, r3, #30
 80077ac:	d5f6      	bpl.n	800779c <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077ae:	682b      	ldr	r3, [r5, #0]
 80077b0:	6962      	ldr	r2, [r4, #20]
 80077b2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80077b6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80077ba:	602b      	str	r3, [r5, #0]
 80077bc:	6823      	ldr	r3, [r4, #0]
 80077be:	e789      	b.n	80076d4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077c0:	4a51      	ldr	r2, [pc, #324]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 80077c2:	6a13      	ldr	r3, [r2, #32]
 80077c4:	f043 0301 	orr.w	r3, r3, #1
 80077c8:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 80077ca:	f7fe f8ab 	bl	8005924 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077ce:	4e4e      	ldr	r6, [pc, #312]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
      tickstart = HAL_GetTick();
 80077d0:	4680      	mov	r8, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077d2:	f241 3788 	movw	r7, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077d6:	e005      	b.n	80077e4 <HAL_RCC_OscConfig+0x194>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077d8:	f7fe f8a4 	bl	8005924 <HAL_GetTick>
 80077dc:	eba0 0008 	sub.w	r0, r0, r8
 80077e0:	42b8      	cmp	r0, r7
 80077e2:	d866      	bhi.n	80078b2 <HAL_RCC_OscConfig+0x262>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077e4:	6a33      	ldr	r3, [r6, #32]
 80077e6:	079b      	lsls	r3, r3, #30
 80077e8:	d5f6      	bpl.n	80077d8 <HAL_RCC_OscConfig+0x188>
    if (pwrclkchanged == SET)
 80077ea:	b125      	cbz	r5, 80077f6 <HAL_RCC_OscConfig+0x1a6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80077ec:	4a46      	ldr	r2, [pc, #280]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 80077ee:	69d3      	ldr	r3, [r2, #28]
 80077f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077f4:	61d3      	str	r3, [r2, #28]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80077f6:	69e0      	ldr	r0, [r4, #28]
 80077f8:	b1d0      	cbz	r0, 8007830 <HAL_RCC_OscConfig+0x1e0>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80077fa:	4d43      	ldr	r5, [pc, #268]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 80077fc:	686a      	ldr	r2, [r5, #4]
 80077fe:	f002 020c 	and.w	r2, r2, #12
 8007802:	2a08      	cmp	r2, #8
 8007804:	f000 80d3 	beq.w	80079ae <HAL_RCC_OscConfig+0x35e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007808:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800780a:	f04f 0100 	mov.w	r1, #0
 800780e:	4a44      	ldr	r2, [pc, #272]	; (8007920 <HAL_RCC_OscConfig+0x2d0>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007810:	f000 80de 	beq.w	80079d0 <HAL_RCC_OscConfig+0x380>
        __HAL_RCC_PLL_DISABLE();
 8007814:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 8007816:	f7fe f885 	bl	8005924 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800781a:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 800781c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800781e:	e004      	b.n	800782a <HAL_RCC_OscConfig+0x1da>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007820:	f7fe f880 	bl	8005924 <HAL_GetTick>
 8007824:	1b40      	subs	r0, r0, r5
 8007826:	2802      	cmp	r0, #2
 8007828:	d843      	bhi.n	80078b2 <HAL_RCC_OscConfig+0x262>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800782a:	6823      	ldr	r3, [r4, #0]
 800782c:	019b      	lsls	r3, r3, #6
 800782e:	d4f7      	bmi.n	8007820 <HAL_RCC_OscConfig+0x1d0>
  return HAL_OK;
 8007830:	2000      	movs	r0, #0
}
 8007832:	b002      	add	sp, #8
 8007834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007838:	6852      	ldr	r2, [r2, #4]
 800783a:	03d6      	lsls	r6, r2, #15
 800783c:	d4a2      	bmi.n	8007784 <HAL_RCC_OscConfig+0x134>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800783e:	4a32      	ldr	r2, [pc, #200]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 8007840:	6812      	ldr	r2, [r2, #0]
 8007842:	0795      	lsls	r5, r2, #30
 8007844:	d539      	bpl.n	80078ba <HAL_RCC_OscConfig+0x26a>
 8007846:	6922      	ldr	r2, [r4, #16]
 8007848:	2a01      	cmp	r2, #1
 800784a:	d036      	beq.n	80078ba <HAL_RCC_OscConfig+0x26a>
        return HAL_ERROR;
 800784c:	2001      	movs	r0, #1
}
 800784e:	b002      	add	sp, #8
 8007850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8007854:	4a2d      	ldr	r2, [pc, #180]	; (800790c <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007856:	4d2c      	ldr	r5, [pc, #176]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_DISABLE();
 8007858:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800785a:	f7fe f863 	bl	8005924 <HAL_GetTick>
 800785e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007860:	e004      	b.n	800786c <HAL_RCC_OscConfig+0x21c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007862:	f7fe f85f 	bl	8005924 <HAL_GetTick>
 8007866:	1b80      	subs	r0, r0, r6
 8007868:	2802      	cmp	r0, #2
 800786a:	d822      	bhi.n	80078b2 <HAL_RCC_OscConfig+0x262>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800786c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800786e:	079f      	lsls	r7, r3, #30
 8007870:	d4f7      	bmi.n	8007862 <HAL_RCC_OscConfig+0x212>
 8007872:	e753      	b.n	800771c <HAL_RCC_OscConfig+0xcc>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007874:	684a      	ldr	r2, [r1, #4]
 8007876:	03d0      	lsls	r0, r2, #15
 8007878:	f57f af01 	bpl.w	800767e <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800787c:	4a22      	ldr	r2, [pc, #136]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 800787e:	6812      	ldr	r2, [r2, #0]
 8007880:	0391      	lsls	r1, r2, #14
 8007882:	f57f af25 	bpl.w	80076d0 <HAL_RCC_OscConfig+0x80>
 8007886:	6862      	ldr	r2, [r4, #4]
 8007888:	2a00      	cmp	r2, #0
 800788a:	f47f af21 	bne.w	80076d0 <HAL_RCC_OscConfig+0x80>
 800788e:	e7dd      	b.n	800784c <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007890:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007892:	461e      	mov	r6, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007894:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007898:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800789a:	f7fe f843 	bl	8005924 <HAL_GetTick>
 800789e:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078a0:	6833      	ldr	r3, [r6, #0]
 80078a2:	05da      	lsls	r2, r3, #23
 80078a4:	f53f af51 	bmi.w	800774a <HAL_RCC_OscConfig+0xfa>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078a8:	f7fe f83c 	bl	8005924 <HAL_GetTick>
 80078ac:	1bc0      	subs	r0, r0, r7
 80078ae:	2864      	cmp	r0, #100	; 0x64
 80078b0:	d9f6      	bls.n	80078a0 <HAL_RCC_OscConfig+0x250>
            return HAL_TIMEOUT;
 80078b2:	2003      	movs	r0, #3
}
 80078b4:	b002      	add	sp, #8
 80078b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078ba:	4913      	ldr	r1, [pc, #76]	; (8007908 <HAL_RCC_OscConfig+0x2b8>)
 80078bc:	6960      	ldr	r0, [r4, #20]
 80078be:	680a      	ldr	r2, [r1, #0]
 80078c0:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80078c4:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80078c8:	600a      	str	r2, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078ca:	e703      	b.n	80076d4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80078d0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80078d4:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80078d6:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078d8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80078dc:	601a      	str	r2, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80078e4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80078e6:	f7fe f81d 	bl	8005924 <HAL_GetTick>
 80078ea:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80078ec:	e004      	b.n	80078f8 <HAL_RCC_OscConfig+0x2a8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80078ee:	f7fe f819 	bl	8005924 <HAL_GetTick>
 80078f2:	1b80      	subs	r0, r0, r6
 80078f4:	2864      	cmp	r0, #100	; 0x64
 80078f6:	d8dc      	bhi.n	80078b2 <HAL_RCC_OscConfig+0x262>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80078f8:	682b      	ldr	r3, [r5, #0]
 80078fa:	039b      	lsls	r3, r3, #14
 80078fc:	d4f7      	bmi.n	80078ee <HAL_RCC_OscConfig+0x29e>
 80078fe:	e6e6      	b.n	80076ce <HAL_RCC_OscConfig+0x7e>
    return HAL_ERROR;
 8007900:	2001      	movs	r0, #1
}
 8007902:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 8007904:	2500      	movs	r5, #0
 8007906:	e71b      	b.n	8007740 <HAL_RCC_OscConfig+0xf0>
 8007908:	40021000 	.word	0x40021000
 800790c:	42420480 	.word	0x42420480
 8007910:	2000005c 	.word	0x2000005c
 8007914:	10624dd3 	.word	0x10624dd3
 8007918:	40007000 	.word	0x40007000
 800791c:	42420000 	.word	0x42420000
 8007920:	42420060 	.word	0x42420060
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007924:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007928:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800792c:	6a1a      	ldr	r2, [r3, #32]
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800792e:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007930:	f022 0201 	bic.w	r2, r2, #1
 8007934:	621a      	str	r2, [r3, #32]
 8007936:	6a1a      	ldr	r2, [r3, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007938:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800793c:	f022 0204 	bic.w	r2, r2, #4
 8007940:	621a      	str	r2, [r3, #32]
      tickstart = HAL_GetTick();
 8007942:	f7fd ffef 	bl	8005924 <HAL_GetTick>
 8007946:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007948:	e004      	b.n	8007954 <HAL_RCC_OscConfig+0x304>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800794a:	f7fd ffeb 	bl	8005924 <HAL_GetTick>
 800794e:	1bc0      	subs	r0, r0, r7
 8007950:	4540      	cmp	r0, r8
 8007952:	d8ae      	bhi.n	80078b2 <HAL_RCC_OscConfig+0x262>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007954:	6a33      	ldr	r3, [r6, #32]
 8007956:	0798      	lsls	r0, r3, #30
 8007958:	d4f7      	bmi.n	800794a <HAL_RCC_OscConfig+0x2fa>
    if (pwrclkchanged == SET)
 800795a:	2d00      	cmp	r5, #0
 800795c:	f43f af4b 	beq.w	80077f6 <HAL_RCC_OscConfig+0x1a6>
 8007960:	e744      	b.n	80077ec <HAL_RCC_OscConfig+0x19c>
        __HAL_RCC_HSI_DISABLE();
 8007962:	4a34      	ldr	r2, [pc, #208]	; (8007a34 <HAL_RCC_OscConfig+0x3e4>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007964:	4d34      	ldr	r5, [pc, #208]	; (8007a38 <HAL_RCC_OscConfig+0x3e8>)
        __HAL_RCC_HSI_DISABLE();
 8007966:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007968:	f7fd ffdc 	bl	8005924 <HAL_GetTick>
 800796c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800796e:	e004      	b.n	800797a <HAL_RCC_OscConfig+0x32a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007970:	f7fd ffd8 	bl	8005924 <HAL_GetTick>
 8007974:	1b80      	subs	r0, r0, r6
 8007976:	2802      	cmp	r0, #2
 8007978:	d89b      	bhi.n	80078b2 <HAL_RCC_OscConfig+0x262>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800797a:	682b      	ldr	r3, [r5, #0]
 800797c:	0799      	lsls	r1, r3, #30
 800797e:	d4f7      	bmi.n	8007970 <HAL_RCC_OscConfig+0x320>
 8007980:	6823      	ldr	r3, [r4, #0]
 8007982:	e6a7      	b.n	80076d4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007984:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007988:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007992:	601a      	str	r2, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800799a:	601a      	str	r2, [r3, #0]
 800799c:	e689      	b.n	80076b2 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800799e:	f042 0204 	orr.w	r2, r2, #4
 80079a2:	621a      	str	r2, [r3, #32]
 80079a4:	6a1a      	ldr	r2, [r3, #32]
 80079a6:	f042 0201 	orr.w	r2, r2, #1
 80079aa:	621a      	str	r2, [r3, #32]
 80079ac:	e70d      	b.n	80077ca <HAL_RCC_OscConfig+0x17a>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80079ae:	2801      	cmp	r0, #1
 80079b0:	f43f af4d 	beq.w	800784e <HAL_RCC_OscConfig+0x1fe>
        pll_config = RCC->CFGR;
 80079b4:	686b      	ldr	r3, [r5, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079b6:	6a22      	ldr	r2, [r4, #32]
 80079b8:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80079bc:	4291      	cmp	r1, r2
 80079be:	f47f af45 	bne.w	800784c <HAL_RCC_OscConfig+0x1fc>
 80079c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80079c4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
    return HAL_ERROR;
 80079c8:	1a18      	subs	r0, r3, r0
 80079ca:	bf18      	it	ne
 80079cc:	2001      	movne	r0, #1
 80079ce:	e73e      	b.n	800784e <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_PLL_DISABLE();
 80079d0:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 80079d2:	f7fd ffa7 	bl	8005924 <HAL_GetTick>
 80079d6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80079d8:	e005      	b.n	80079e6 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079da:	f7fd ffa3 	bl	8005924 <HAL_GetTick>
 80079de:	1b80      	subs	r0, r0, r6
 80079e0:	2802      	cmp	r0, #2
 80079e2:	f63f af66 	bhi.w	80078b2 <HAL_RCC_OscConfig+0x262>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80079e6:	682b      	ldr	r3, [r5, #0]
 80079e8:	0199      	lsls	r1, r3, #6
 80079ea:	d4f6      	bmi.n	80079da <HAL_RCC_OscConfig+0x38a>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80079ec:	6a22      	ldr	r2, [r4, #32]
 80079ee:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80079f2:	d105      	bne.n	8007a00 <HAL_RCC_OscConfig+0x3b0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80079f4:	686b      	ldr	r3, [r5, #4]
 80079f6:	68a1      	ldr	r1, [r4, #8]
 80079f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80079fc:	430b      	orrs	r3, r1
 80079fe:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8007a00:	2501      	movs	r5, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a02:	4b0d      	ldr	r3, [pc, #52]	; (8007a38 <HAL_RCC_OscConfig+0x3e8>)
 8007a04:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007a06:	6859      	ldr	r1, [r3, #4]
 8007a08:	4302      	orrs	r2, r0
 8007a0a:	f421 1174 	bic.w	r1, r1, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 8007a0e:	480b      	ldr	r0, [pc, #44]	; (8007a3c <HAL_RCC_OscConfig+0x3ec>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a10:	430a      	orrs	r2, r1
 8007a12:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 8007a14:	6005      	str	r5, [r0, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007a16:	461c      	mov	r4, r3
        tickstart = HAL_GetTick();
 8007a18:	f7fd ff84 	bl	8005924 <HAL_GetTick>
 8007a1c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007a1e:	e005      	b.n	8007a2c <HAL_RCC_OscConfig+0x3dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a20:	f7fd ff80 	bl	8005924 <HAL_GetTick>
 8007a24:	1b40      	subs	r0, r0, r5
 8007a26:	2802      	cmp	r0, #2
 8007a28:	f63f af43 	bhi.w	80078b2 <HAL_RCC_OscConfig+0x262>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007a2c:	6823      	ldr	r3, [r4, #0]
 8007a2e:	019a      	lsls	r2, r3, #6
 8007a30:	d5f6      	bpl.n	8007a20 <HAL_RCC_OscConfig+0x3d0>
 8007a32:	e6fd      	b.n	8007830 <HAL_RCC_OscConfig+0x1e0>
 8007a34:	42420000 	.word	0x42420000
 8007a38:	40021000 	.word	0x40021000
 8007a3c:	42420060 	.word	0x42420060

08007a40 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8007a40:	b178      	cbz	r0, 8007a62 <HAL_RCC_ClockConfig+0x22>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007a42:	4a5d      	ldr	r2, [pc, #372]	; (8007bb8 <HAL_RCC_ClockConfig+0x178>)
 8007a44:	6813      	ldr	r3, [r2, #0]
 8007a46:	f003 0307 	and.w	r3, r3, #7
 8007a4a:	428b      	cmp	r3, r1
 8007a4c:	d20b      	bcs.n	8007a66 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a4e:	6813      	ldr	r3, [r2, #0]
 8007a50:	f023 0307 	bic.w	r3, r3, #7
 8007a54:	430b      	orrs	r3, r1
 8007a56:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a58:	6813      	ldr	r3, [r2, #0]
 8007a5a:	f003 0307 	and.w	r3, r3, #7
 8007a5e:	428b      	cmp	r3, r1
 8007a60:	d001      	beq.n	8007a66 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8007a62:	2001      	movs	r0, #1
}
 8007a64:	4770      	bx	lr
{
 8007a66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a6a:	6803      	ldr	r3, [r0, #0]
{
 8007a6c:	b086      	sub	sp, #24
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a6e:	079d      	lsls	r5, r3, #30
 8007a70:	d514      	bpl.n	8007a9c <HAL_RCC_ClockConfig+0x5c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a72:	075c      	lsls	r4, r3, #29
 8007a74:	d504      	bpl.n	8007a80 <HAL_RCC_ClockConfig+0x40>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a76:	4c51      	ldr	r4, [pc, #324]	; (8007bbc <HAL_RCC_ClockConfig+0x17c>)
 8007a78:	6862      	ldr	r2, [r4, #4]
 8007a7a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8007a7e:	6062      	str	r2, [r4, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a80:	071a      	lsls	r2, r3, #28
 8007a82:	d504      	bpl.n	8007a8e <HAL_RCC_ClockConfig+0x4e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a84:	4c4d      	ldr	r4, [pc, #308]	; (8007bbc <HAL_RCC_ClockConfig+0x17c>)
 8007a86:	6862      	ldr	r2, [r4, #4]
 8007a88:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8007a8c:	6062      	str	r2, [r4, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a8e:	4c4b      	ldr	r4, [pc, #300]	; (8007bbc <HAL_RCC_ClockConfig+0x17c>)
 8007a90:	6885      	ldr	r5, [r0, #8]
 8007a92:	6862      	ldr	r2, [r4, #4]
 8007a94:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8007a98:	432a      	orrs	r2, r5
 8007a9a:	6062      	str	r2, [r4, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a9c:	07db      	lsls	r3, r3, #31
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	460d      	mov	r5, r1
 8007aa2:	d520      	bpl.n	8007ae6 <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007aa4:	6842      	ldr	r2, [r0, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007aa6:	4b45      	ldr	r3, [pc, #276]	; (8007bbc <HAL_RCC_ClockConfig+0x17c>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007aa8:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007aaa:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007aac:	d06f      	beq.n	8007b8e <HAL_RCC_ClockConfig+0x14e>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007aae:	2a02      	cmp	r2, #2
 8007ab0:	d07e      	beq.n	8007bb0 <HAL_RCC_ClockConfig+0x170>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ab2:	0798      	lsls	r0, r3, #30
 8007ab4:	d527      	bpl.n	8007b06 <HAL_RCC_ClockConfig+0xc6>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ab6:	4e41      	ldr	r6, [pc, #260]	; (8007bbc <HAL_RCC_ClockConfig+0x17c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ab8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007abc:	6873      	ldr	r3, [r6, #4]
 8007abe:	f023 0303 	bic.w	r3, r3, #3
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8007ac6:	f7fd ff2d 	bl	8005924 <HAL_GetTick>
 8007aca:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007acc:	e004      	b.n	8007ad8 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ace:	f7fd ff29 	bl	8005924 <HAL_GetTick>
 8007ad2:	1bc0      	subs	r0, r0, r7
 8007ad4:	4540      	cmp	r0, r8
 8007ad6:	d869      	bhi.n	8007bac <HAL_RCC_ClockConfig+0x16c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ad8:	6873      	ldr	r3, [r6, #4]
 8007ada:	6862      	ldr	r2, [r4, #4]
 8007adc:	f003 030c 	and.w	r3, r3, #12
 8007ae0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007ae4:	d1f3      	bne.n	8007ace <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007ae6:	4a34      	ldr	r2, [pc, #208]	; (8007bb8 <HAL_RCC_ClockConfig+0x178>)
 8007ae8:	6813      	ldr	r3, [r2, #0]
 8007aea:	f003 0307 	and.w	r3, r3, #7
 8007aee:	42ab      	cmp	r3, r5
 8007af0:	d90d      	bls.n	8007b0e <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007af2:	6813      	ldr	r3, [r2, #0]
 8007af4:	f023 0307 	bic.w	r3, r3, #7
 8007af8:	432b      	orrs	r3, r5
 8007afa:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007afc:	6813      	ldr	r3, [r2, #0]
 8007afe:	f003 0307 	and.w	r3, r3, #7
 8007b02:	42ab      	cmp	r3, r5
 8007b04:	d003      	beq.n	8007b0e <HAL_RCC_ClockConfig+0xce>
    return HAL_ERROR;
 8007b06:	2001      	movs	r0, #1
}
 8007b08:	b006      	add	sp, #24
 8007b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b0e:	6823      	ldr	r3, [r4, #0]
 8007b10:	0759      	lsls	r1, r3, #29
 8007b12:	d506      	bpl.n	8007b22 <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b14:	4929      	ldr	r1, [pc, #164]	; (8007bbc <HAL_RCC_ClockConfig+0x17c>)
 8007b16:	68e0      	ldr	r0, [r4, #12]
 8007b18:	684a      	ldr	r2, [r1, #4]
 8007b1a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007b1e:	4302      	orrs	r2, r0
 8007b20:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b22:	071a      	lsls	r2, r3, #28
 8007b24:	d507      	bpl.n	8007b36 <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007b26:	4a25      	ldr	r2, [pc, #148]	; (8007bbc <HAL_RCC_ClockConfig+0x17c>)
 8007b28:	6921      	ldr	r1, [r4, #16]
 8007b2a:	6853      	ldr	r3, [r2, #4]
 8007b2c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8007b30:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007b34:	6053      	str	r3, [r2, #4]
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007b36:	f240 2201 	movw	r2, #513	; 0x201
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007b3a:	4b21      	ldr	r3, [pc, #132]	; (8007bc0 <HAL_RCC_ClockConfig+0x180>)
 8007b3c:	ac06      	add	r4, sp, #24
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007b3e:	f8ad 2004 	strh.w	r2, [sp, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007b42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007b44:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  tmpreg = RCC->CFGR;
 8007b48:	491c      	ldr	r1, [pc, #112]	; (8007bbc <HAL_RCC_ClockConfig+0x17c>)
 8007b4a:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8007b4c:	f002 030c 	and.w	r3, r2, #12
 8007b50:	2b08      	cmp	r3, #8
 8007b52:	d11a      	bne.n	8007b8a <HAL_RCC_ClockConfig+0x14a>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007b54:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8007b58:	4423      	add	r3, r4
 8007b5a:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007b5e:	03d3      	lsls	r3, r2, #15
 8007b60:	d418      	bmi.n	8007b94 <HAL_RCC_ClockConfig+0x154>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007b62:	4b18      	ldr	r3, [pc, #96]	; (8007bc4 <HAL_RCC_ClockConfig+0x184>)
 8007b64:	fb03 f300 	mul.w	r3, r3, r0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b68:	4a14      	ldr	r2, [pc, #80]	; (8007bbc <HAL_RCC_ClockConfig+0x17c>)
 8007b6a:	4817      	ldr	r0, [pc, #92]	; (8007bc8 <HAL_RCC_ClockConfig+0x188>)
 8007b6c:	6852      	ldr	r2, [r2, #4]
  HAL_InitTick(uwTickPrio);
 8007b6e:	4917      	ldr	r1, [pc, #92]	; (8007bcc <HAL_RCC_ClockConfig+0x18c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b70:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8007b74:	5c80      	ldrb	r0, [r0, r2]
 8007b76:	4a16      	ldr	r2, [pc, #88]	; (8007bd0 <HAL_RCC_ClockConfig+0x190>)
 8007b78:	40c3      	lsrs	r3, r0
  HAL_InitTick(uwTickPrio);
 8007b7a:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b7c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 8007b7e:	f7fd fdc9 	bl	8005714 <HAL_InitTick>
  return HAL_OK;
 8007b82:	2000      	movs	r0, #0
}
 8007b84:	b006      	add	sp, #24
 8007b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      sysclockfreq = HSE_VALUE;
 8007b8a:	4b12      	ldr	r3, [pc, #72]	; (8007bd4 <HAL_RCC_ClockConfig+0x194>)
 8007b8c:	e7ec      	b.n	8007b68 <HAL_RCC_ClockConfig+0x128>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b8e:	039f      	lsls	r7, r3, #14
 8007b90:	d491      	bmi.n	8007ab6 <HAL_RCC_ClockConfig+0x76>
 8007b92:	e7b8      	b.n	8007b06 <HAL_RCC_ClockConfig+0xc6>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007b94:	684a      	ldr	r2, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007b96:	4b0f      	ldr	r3, [pc, #60]	; (8007bd4 <HAL_RCC_ClockConfig+0x194>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007b98:	f3c2 4240 	ubfx	r2, r2, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007b9c:	fb03 f300 	mul.w	r3, r3, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007ba0:	4422      	add	r2, r4
 8007ba2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007ba6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007baa:	e7dd      	b.n	8007b68 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 8007bac:	2003      	movs	r0, #3
 8007bae:	e7ab      	b.n	8007b08 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bb0:	019e      	lsls	r6, r3, #6
 8007bb2:	d480      	bmi.n	8007ab6 <HAL_RCC_ClockConfig+0x76>
 8007bb4:	e7a7      	b.n	8007b06 <HAL_RCC_ClockConfig+0xc6>
 8007bb6:	bf00      	nop
 8007bb8:	40022000 	.word	0x40022000
 8007bbc:	40021000 	.word	0x40021000
 8007bc0:	0800bd00 	.word	0x0800bd00
 8007bc4:	003d0900 	.word	0x003d0900
 8007bc8:	0800bdc0 	.word	0x0800bdc0
 8007bcc:	20000064 	.word	0x20000064
 8007bd0:	2000005c 	.word	0x2000005c
 8007bd4:	007a1200 	.word	0x007a1200

08007bd8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007bd8:	4b04      	ldr	r3, [pc, #16]	; (8007bec <HAL_RCC_GetPCLK1Freq+0x14>)
 8007bda:	4905      	ldr	r1, [pc, #20]	; (8007bf0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8007bdc:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 8007bde:	4a05      	ldr	r2, [pc, #20]	; (8007bf4 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007be0:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007be4:	5ccb      	ldrb	r3, [r1, r3]
 8007be6:	6810      	ldr	r0, [r2, #0]
}
 8007be8:	40d8      	lsrs	r0, r3
 8007bea:	4770      	bx	lr
 8007bec:	40021000 	.word	0x40021000
 8007bf0:	0800bdd0 	.word	0x0800bdd0
 8007bf4:	2000005c 	.word	0x2000005c

08007bf8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007bf8:	4b04      	ldr	r3, [pc, #16]	; (8007c0c <HAL_RCC_GetPCLK2Freq+0x14>)
 8007bfa:	4905      	ldr	r1, [pc, #20]	; (8007c10 <HAL_RCC_GetPCLK2Freq+0x18>)
 8007bfc:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 8007bfe:	4a05      	ldr	r2, [pc, #20]	; (8007c14 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c00:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8007c04:	5ccb      	ldrb	r3, [r1, r3]
 8007c06:	6810      	ldr	r0, [r2, #0]
}
 8007c08:	40d8      	lsrs	r0, r3
 8007c0a:	4770      	bx	lr
 8007c0c:	40021000 	.word	0x40021000
 8007c10:	0800bdd0 	.word	0x0800bdd0
 8007c14:	2000005c 	.word	0x2000005c

08007c18 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007c18:	220f      	movs	r2, #15
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007c1a:	4b0d      	ldr	r3, [pc, #52]	; (8007c50 <HAL_RCC_GetClockConfig+0x38>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007c1c:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007c1e:	685a      	ldr	r2, [r3, #4]
{
 8007c20:	b410      	push	{r4}
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007c22:	f002 0203 	and.w	r2, r2, #3
 8007c26:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007c28:	685a      	ldr	r2, [r3, #4]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007c2a:	4c0a      	ldr	r4, [pc, #40]	; (8007c54 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007c2c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8007c30:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007c32:	685a      	ldr	r2, [r3, #4]
 8007c34:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8007c38:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	08db      	lsrs	r3, r3, #3
 8007c3e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007c42:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007c44:	6823      	ldr	r3, [r4, #0]
}
 8007c46:	bc10      	pop	{r4}
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007c48:	f003 0307 	and.w	r3, r3, #7
 8007c4c:	600b      	str	r3, [r1, #0]
}
 8007c4e:	4770      	bx	lr
 8007c50:	40021000 	.word	0x40021000
 8007c54:	40022000 	.word	0x40022000

08007c58 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c5c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007c5e:	6800      	ldr	r0, [r0, #0]
{
 8007c60:	b082      	sub	sp, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007c62:	07c5      	lsls	r5, r0, #31
 8007c64:	d52a      	bpl.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c66:	4b3a      	ldr	r3, [pc, #232]	; (8007d50 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8007c68:	69da      	ldr	r2, [r3, #28]
 8007c6a:	00d1      	lsls	r1, r2, #3
 8007c6c:	d53d      	bpl.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x92>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c6e:	4b39      	ldr	r3, [pc, #228]	; (8007d54 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    FlagStatus       pwrclkchanged = RESET;
 8007c70:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	05d2      	lsls	r2, r2, #23
 8007c76:	d546      	bpl.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007c78:	4935      	ldr	r1, [pc, #212]	; (8007d50 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8007c7a:	6860      	ldr	r0, [r4, #4]
 8007c7c:	6a0a      	ldr	r2, [r1, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007c7e:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 8007c82:	d00f      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 8007c84:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d00b      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c8c:	2701      	movs	r7, #1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c8e:	2600      	movs	r6, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c90:	6a0b      	ldr	r3, [r1, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c92:	4a31      	ldr	r2, [pc, #196]	; (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x100>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c94:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c98:	6017      	str	r7, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c9a:	6016      	str	r6, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007c9c:	6208      	str	r0, [r1, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007c9e:	07d8      	lsls	r0, r3, #31
 8007ca0:	d445      	bmi.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xd6>
 8007ca2:	6860      	ldr	r0, [r4, #4]
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ca4:	4a2a      	ldr	r2, [pc, #168]	; (8007d50 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8007ca6:	6a13      	ldr	r3, [r2, #32]
 8007ca8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cac:	4303      	orrs	r3, r0
 8007cae:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007cb0:	b11d      	cbz	r5, 8007cba <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007cb2:	69d3      	ldr	r3, [r2, #28]
 8007cb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cb8:	61d3      	str	r3, [r2, #28]
 8007cba:	6820      	ldr	r0, [r4, #0]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007cbc:	0783      	lsls	r3, r0, #30
 8007cbe:	d506      	bpl.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007cc0:	4a23      	ldr	r2, [pc, #140]	; (8007d50 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8007cc2:	68a1      	ldr	r1, [r4, #8]
 8007cc4:	6853      	ldr	r3, [r2, #4]
 8007cc6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8007cca:	430b      	orrs	r3, r1
 8007ccc:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007cce:	f010 0010 	ands.w	r0, r0, #16
 8007cd2:	d007      	beq.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007cd4:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007cd6:	4a1e      	ldr	r2, [pc, #120]	; (8007d50 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8007cd8:	68e1      	ldr	r1, [r4, #12]
 8007cda:	6853      	ldr	r3, [r2, #4]
 8007cdc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8007ce0:	430b      	orrs	r3, r1
 8007ce2:	6053      	str	r3, [r2, #4]
}
 8007ce4:	b002      	add	sp, #8
 8007ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8007cea:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
 8007cec:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8007cee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007cf2:	61da      	str	r2, [r3, #28]
 8007cf4:	69db      	ldr	r3, [r3, #28]
 8007cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cfa:	9301      	str	r3, [sp, #4]
 8007cfc:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cfe:	4b15      	ldr	r3, [pc, #84]	; (8007d54 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	05d2      	lsls	r2, r2, #23
 8007d04:	d4b8      	bmi.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x20>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d06:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d08:	461e      	mov	r6, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d0e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007d10:	f7fd fe08 	bl	8005924 <HAL_GetTick>
 8007d14:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d16:	6833      	ldr	r3, [r6, #0]
 8007d18:	05db      	lsls	r3, r3, #23
 8007d1a:	d4ad      	bmi.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x20>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d1c:	f7fd fe02 	bl	8005924 <HAL_GetTick>
 8007d20:	1bc0      	subs	r0, r0, r7
 8007d22:	2864      	cmp	r0, #100	; 0x64
 8007d24:	d9f7      	bls.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0xbe>
          return HAL_TIMEOUT;
 8007d26:	2003      	movs	r0, #3
}
 8007d28:	b002      	add	sp, #8
 8007d2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d2e:	460e      	mov	r6, r1
        tickstart = HAL_GetTick();
 8007d30:	f7fd fdf8 	bl	8005924 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d34:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8007d38:	4680      	mov	r8, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d3a:	6a33      	ldr	r3, [r6, #32]
 8007d3c:	079a      	lsls	r2, r3, #30
 8007d3e:	d4b0      	bmi.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d40:	f7fd fdf0 	bl	8005924 <HAL_GetTick>
 8007d44:	eba0 0008 	sub.w	r0, r0, r8
 8007d48:	42b8      	cmp	r0, r7
 8007d4a:	d9f6      	bls.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8007d4c:	e7eb      	b.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8007d4e:	bf00      	nop
 8007d50:	40021000 	.word	0x40021000
 8007d54:	40007000 	.word	0x40007000
 8007d58:	42420440 	.word	0x42420440

08007d5c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007d5c:	b510      	push	{r4, lr}
 8007d5e:	4604      	mov	r4, r0
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007d60:	f240 2201 	movw	r2, #513	; 0x201
{
 8007d64:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007d66:	4b34      	ldr	r3, [pc, #208]	; (8007e38 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8007d68:	f10d 0c18 	add.w	ip, sp, #24
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8007d6c:	2c02      	cmp	r4, #2
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007d6e:	f8ad 2004 	strh.w	r2, [sp, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007d72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007d74:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  switch (PeriphClk)
 8007d78:	d042      	beq.n	8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
 8007d7a:	2c10      	cmp	r4, #16
 8007d7c:	d01c      	beq.n	8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
 8007d7e:	2c01      	cmp	r4, #1
 8007d80:	d002      	beq.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>
  uint32_t temp_reg = 0U, frequency = 0U;
 8007d82:	2000      	movs	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 8007d84:	b006      	add	sp, #24
 8007d86:	bd10      	pop	{r4, pc}
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007d88:	f240 3202 	movw	r2, #770	; 0x302
      temp_reg = RCC->BDCR;
 8007d8c:	492b      	ldr	r1, [pc, #172]	; (8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8007d8e:	6a0b      	ldr	r3, [r1, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007d90:	401a      	ands	r2, r3
 8007d92:	f5b2 7f81 	cmp.w	r2, #258	; 0x102
 8007d96:	d04b      	beq.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007d98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007da0:	d03a      	beq.n	8007e18 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007da2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007da6:	d1ec      	bne.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8007da8:	680b      	ldr	r3, [r1, #0]
        frequency = HSE_VALUE / 128U;
 8007daa:	f24f 4024 	movw	r0, #62500	; 0xf424
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007dae:	f413 3f00 	tst.w	r3, #131072	; 0x20000
        frequency = HSE_VALUE / 128U;
 8007db2:	bf08      	it	eq
 8007db4:	2000      	moveq	r0, #0
 8007db6:	e7e5      	b.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
      temp_reg = RCC->CFGR;
 8007db8:	4b20      	ldr	r3, [pc, #128]	; (8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8007dba:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007dbc:	6818      	ldr	r0, [r3, #0]
 8007dbe:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8007dc2:	d0df      	beq.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007dc4:	a806      	add	r0, sp, #24
 8007dc6:	f3c1 4283 	ubfx	r2, r1, #18, #4
 8007dca:	4402      	add	r2, r0
 8007dcc:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007dd0:	03ca      	lsls	r2, r1, #15
 8007dd2:	d529      	bpl.n	8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	a906      	add	r1, sp, #24
 8007dd8:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8007ddc:	440b      	add	r3, r1
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007dde:	4a18      	ldr	r2, [pc, #96]	; (8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007de0:	f813 3c14 	ldrb.w	r3, [r3, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007de8:	fb00 f003 	mul.w	r0, r0, r3
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8007dec:	4b13      	ldr	r3, [pc, #76]	; (8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	025b      	lsls	r3, r3, #9
 8007df2:	d4c7      	bmi.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
          frequency = (pllclk * 2) / 3;
 8007df4:	4b13      	ldr	r3, [pc, #76]	; (8007e44 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
 8007df6:	0040      	lsls	r0, r0, #1
 8007df8:	fba3 3000 	umull	r3, r0, r3, r0
 8007dfc:	0840      	lsrs	r0, r0, #1
 8007dfe:	e7c1      	b.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007e00:	f7ff fefa 	bl	8007bf8 <HAL_RCC_GetPCLK2Freq>
 8007e04:	4b0d      	ldr	r3, [pc, #52]	; (8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	005b      	lsls	r3, r3, #1
 8007e10:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8007e14:	b006      	add	sp, #24
 8007e16:	bd10      	pop	{r4, pc}
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007e18:	6a4b      	ldr	r3, [r1, #36]	; 0x24
        frequency = LSI_VALUE;
 8007e1a:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007e1e:	f013 0f02 	tst.w	r3, #2
        frequency = LSI_VALUE;
 8007e22:	bf08      	it	eq
 8007e24:	2000      	moveq	r0, #0
 8007e26:	e7ad      	b.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007e28:	4b07      	ldr	r3, [pc, #28]	; (8007e48 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 8007e2a:	fb03 f000 	mul.w	r0, r3, r0
 8007e2e:	e7dd      	b.n	8007dec <HAL_RCCEx_GetPeriphCLKFreq+0x90>
        frequency = LSE_VALUE;
 8007e30:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007e34:	e7a6      	b.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
 8007e36:	bf00      	nop
 8007e38:	0800bd10 	.word	0x0800bd10
 8007e3c:	40021000 	.word	0x40021000
 8007e40:	007a1200 	.word	0x007a1200
 8007e44:	aaaaaaab 	.word	0xaaaaaaab
 8007e48:	003d0900 	.word	0x003d0900

08007e4c <HAL_RTC_Init>:
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
  uint32_t prescaler = 0U;
  /* Check input parameters */
  if (hrtc == NULL)
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	d06e      	beq.n	8007f2e <HAL_RTC_Init+0xe2>
{
 8007e50:	b538      	push	{r3, r4, r5, lr}
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007e52:	7c43      	ldrb	r3, [r0, #17]
 8007e54:	4604      	mov	r4, r0
 8007e56:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d063      	beq.n	8007f26 <HAL_RTC_Init+0xda>
    HAL_RTC_MspInit(hrtc);
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007e5e:	2302      	movs	r3, #2
  {
    return HAL_ERROR;
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8007e60:	6822      	ldr	r2, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007e62:	7463      	strb	r3, [r4, #17]
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8007e64:	6853      	ldr	r3, [r2, #4]
 8007e66:	f023 0308 	bic.w	r3, r3, #8
 8007e6a:	6053      	str	r3, [r2, #4]

  tickstart = HAL_GetTick();
 8007e6c:	f7fd fd5a 	bl	8005924 <HAL_GetTick>
 8007e70:	4605      	mov	r5, r0
 8007e72:	e005      	b.n	8007e80 <HAL_RTC_Init+0x34>

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007e74:	f7fd fd56 	bl	8005924 <HAL_GetTick>
 8007e78:	1b40      	subs	r0, r0, r5
 8007e7a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007e7e:	d84e      	bhi.n	8007f1e <HAL_RTC_Init+0xd2>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	0718      	lsls	r0, r3, #28
 8007e86:	d5f5      	bpl.n	8007e74 <HAL_RTC_Init+0x28>
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart = 0U;

  tickstart = HAL_GetTick();
 8007e88:	f7fd fd4c 	bl	8005924 <HAL_GetTick>
 8007e8c:	4605      	mov	r5, r0
 8007e8e:	e005      	b.n	8007e9c <HAL_RTC_Init+0x50>
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007e90:	f7fd fd48 	bl	8005924 <HAL_GetTick>
 8007e94:	1b40      	subs	r0, r0, r5
 8007e96:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007e9a:	d840      	bhi.n	8007f1e <HAL_RTC_Init+0xd2>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007e9c:	6823      	ldr	r3, [r4, #0]
 8007e9e:	685a      	ldr	r2, [r3, #4]
 8007ea0:	0691      	lsls	r1, r2, #26
 8007ea2:	d5f5      	bpl.n	8007e90 <HAL_RTC_Init+0x44>
      return HAL_TIMEOUT;
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007ea4:	6859      	ldr	r1, [r3, #4]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8007ea6:	68a0      	ldr	r0, [r4, #8]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007ea8:	f041 0110 	orr.w	r1, r1, #16
 8007eac:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8007eae:	6859      	ldr	r1, [r3, #4]
 8007eb0:	f021 0107 	bic.w	r1, r1, #7
 8007eb4:	6059      	str	r1, [r3, #4]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8007eb6:	b120      	cbz	r0, 8007ec2 <HAL_RTC_Init+0x76>
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8007eb8:	4922      	ldr	r1, [pc, #136]	; (8007f44 <HAL_RTC_Init+0xf8>)
 8007eba:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8007ebc:	f022 0201 	bic.w	r2, r2, #1
 8007ec0:	630a      	str	r2, [r1, #48]	; 0x30
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8007ec2:	4920      	ldr	r1, [pc, #128]	; (8007f44 <HAL_RTC_Init+0xf8>)
 8007ec4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007ec6:	f422 7260 	bic.w	r2, r2, #896	; 0x380
 8007eca:	4302      	orrs	r2, r0
 8007ecc:	62ca      	str	r2, [r1, #44]	; 0x2c
    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8007ece:	6860      	ldr	r0, [r4, #4]
 8007ed0:	1c42      	adds	r2, r0, #1
 8007ed2:	d02e      	beq.n	8007f32 <HAL_RTC_Init+0xe6>
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8007ed4:	6899      	ldr	r1, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8007ed6:	b285      	uxth	r5, r0
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8007ed8:	f021 010f 	bic.w	r1, r1, #15
 8007edc:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8007ee0:	6099      	str	r1, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8007ee2:	68da      	ldr	r2, [r3, #12]
 8007ee4:	0c12      	lsrs	r2, r2, #16
 8007ee6:	0412      	lsls	r2, r2, #16
 8007ee8:	432a      	orrs	r2, r5
 8007eea:	60da      	str	r2, [r3, #12]
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart = 0U;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007eec:	685a      	ldr	r2, [r3, #4]
 8007eee:	f022 0210 	bic.w	r2, r2, #16
 8007ef2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8007ef4:	f7fd fd16 	bl	8005924 <HAL_GetTick>
 8007ef8:	4605      	mov	r5, r0
 8007efa:	e005      	b.n	8007f08 <HAL_RTC_Init+0xbc>
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007efc:	f7fd fd12 	bl	8005924 <HAL_GetTick>
 8007f00:	1b40      	subs	r0, r0, r5
 8007f02:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007f06:	d80a      	bhi.n	8007f1e <HAL_RTC_Init+0xd2>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007f08:	6823      	ldr	r3, [r4, #0]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	069b      	lsls	r3, r3, #26
 8007f0e:	d5f5      	bpl.n	8007efc <HAL_RTC_Init+0xb0>
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8007f10:	2301      	movs	r3, #1
    hrtc->DateToUpdate.Year = 0x00U;
 8007f12:	2000      	movs	r0, #0
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8007f14:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Year = 0x00U;
 8007f16:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Date = 0x01U;
 8007f18:	73a3      	strb	r3, [r4, #14]
    hrtc->State = HAL_RTC_STATE_READY;
 8007f1a:	7463      	strb	r3, [r4, #17]
}
 8007f1c:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007f1e:	2304      	movs	r3, #4
      return HAL_ERROR;
 8007f20:	2001      	movs	r0, #1
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007f22:	7463      	strb	r3, [r4, #17]
}
 8007f24:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8007f26:	7402      	strb	r2, [r0, #16]
    HAL_RTC_MspInit(hrtc);
 8007f28:	f7fd fb8a 	bl	8005640 <HAL_RTC_MspInit>
 8007f2c:	e797      	b.n	8007e5e <HAL_RTC_Init+0x12>
    return HAL_ERROR;
 8007f2e:	2001      	movs	r0, #1
}
 8007f30:	4770      	bx	lr
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8007f32:	2001      	movs	r0, #1
 8007f34:	f7ff ff12 	bl	8007d5c <HAL_RCCEx_GetPeriphCLKFreq>
      if (prescaler == 0U)
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	d0f0      	beq.n	8007f1e <HAL_RTC_Init+0xd2>
 8007f3c:	6823      	ldr	r3, [r4, #0]
        prescaler = prescaler - 1U;
 8007f3e:	3801      	subs	r0, #1
 8007f40:	e7c8      	b.n	8007ed4 <HAL_RTC_Init+0x88>
 8007f42:	bf00      	nop
 8007f44:	40006c00 	.word	0x40006c00

08007f48 <HAL_RTC_SetTime>:
  if ((hrtc == NULL) || (sTime == NULL))
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	d07e      	beq.n	800804a <HAL_RTC_SetTime+0x102>
 8007f4c:	2900      	cmp	r1, #0
 8007f4e:	d07c      	beq.n	800804a <HAL_RTC_SetTime+0x102>
  __HAL_LOCK(hrtc);
 8007f50:	7c03      	ldrb	r3, [r0, #16]
 8007f52:	2b01      	cmp	r3, #1
 8007f54:	f000 80a2 	beq.w	800809c <HAL_RTC_SetTime+0x154>
{
 8007f58:	b570      	push	{r4, r5, r6, lr}
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f5a:	2302      	movs	r3, #2
  __HAL_LOCK(hrtc);
 8007f5c:	2401      	movs	r4, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f5e:	7443      	strb	r3, [r0, #17]
  __HAL_LOCK(hrtc);
 8007f60:	7404      	strb	r4, [r0, #16]
 8007f62:	780c      	ldrb	r4, [r1, #0]
 8007f64:	784b      	ldrb	r3, [r1, #1]
 8007f66:	7889      	ldrb	r1, [r1, #2]
  if (Format == RTC_FORMAT_BIN)
 8007f68:	2a00      	cmp	r2, #0
 8007f6a:	d176      	bne.n	800805a <HAL_RTC_SetTime+0x112>
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007f6c:	f44f 6661 	mov.w	r6, #3600	; 0xe10
                              ((uint32_t)sTime->Minutes * 60U) + \
 8007f70:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8007f74:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007f76:	fb06 3304 	mla	r3, r6, r4, r3
 8007f7a:	185e      	adds	r6, r3, r1
 8007f7c:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 8007f7e:	f7fd fcd1 	bl	8005924 <HAL_GetTick>
 8007f82:	4605      	mov	r5, r0
 8007f84:	e005      	b.n	8007f92 <HAL_RTC_SetTime+0x4a>
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007f86:	f7fd fccd 	bl	8005924 <HAL_GetTick>
 8007f8a:	1b40      	subs	r0, r0, r5
 8007f8c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007f90:	d85d      	bhi.n	800804e <HAL_RTC_SetTime+0x106>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007f92:	6823      	ldr	r3, [r4, #0]
 8007f94:	685a      	ldr	r2, [r3, #4]
 8007f96:	0692      	lsls	r2, r2, #26
 8007f98:	d5f5      	bpl.n	8007f86 <HAL_RTC_SetTime+0x3e>
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f9a:	6858      	ldr	r0, [r3, #4]
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8007f9c:	0c31      	lsrs	r1, r6, #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f9e:	f040 0010 	orr.w	r0, r0, #16
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8007fa2:	b2b2      	uxth	r2, r6
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007fa4:	6058      	str	r0, [r3, #4]
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8007fa6:	6199      	str	r1, [r3, #24]
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8007fa8:	61da      	str	r2, [r3, #28]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007faa:	685a      	ldr	r2, [r3, #4]
 8007fac:	f022 0210 	bic.w	r2, r2, #16
 8007fb0:	605a      	str	r2, [r3, #4]
  tickstart = HAL_GetTick();
 8007fb2:	f7fd fcb7 	bl	8005924 <HAL_GetTick>
 8007fb6:	4605      	mov	r5, r0
 8007fb8:	e005      	b.n	8007fc6 <HAL_RTC_SetTime+0x7e>
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007fba:	f7fd fcb3 	bl	8005924 <HAL_GetTick>
 8007fbe:	1b40      	subs	r0, r0, r5
 8007fc0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007fc4:	d843      	bhi.n	800804e <HAL_RTC_SetTime+0x106>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	685a      	ldr	r2, [r3, #4]
 8007fca:	0690      	lsls	r0, r2, #26
 8007fcc:	d5f5      	bpl.n	8007fba <HAL_RTC_SetTime+0x72>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8007fce:	685a      	ldr	r2, [r3, #4]
 8007fd0:	f022 0205 	bic.w	r2, r2, #5
 8007fd4:	605a      	str	r2, [r3, #4]
  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8007fd6:	6a1a      	ldr	r2, [r3, #32]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8007fd8:	6a5d      	ldr	r5, [r3, #36]	; 0x24
  return (((uint32_t) high1 << 16U) | low);
 8007fda:	b2ad      	uxth	r5, r5
 8007fdc:	ea45 4502 	orr.w	r5, r5, r2, lsl #16
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8007fe0:	1c6b      	adds	r3, r5, #1
 8007fe2:	d02d      	beq.n	8008040 <HAL_RTC_SetTime+0xf8>
      if (counter_alarm < counter_time)
 8007fe4:	42ae      	cmp	r6, r5
 8007fe6:	d92b      	bls.n	8008040 <HAL_RTC_SetTime+0xf8>
  tickstart = HAL_GetTick();
 8007fe8:	f7fd fc9c 	bl	8005924 <HAL_GetTick>
 8007fec:	4606      	mov	r6, r0
 8007fee:	e005      	b.n	8007ffc <HAL_RTC_SetTime+0xb4>
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007ff0:	f7fd fc98 	bl	8005924 <HAL_GetTick>
 8007ff4:	1b80      	subs	r0, r0, r6
 8007ff6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007ffa:	d828      	bhi.n	800804e <HAL_RTC_SetTime+0x106>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007ffc:	6823      	ldr	r3, [r4, #0]
 8007ffe:	685a      	ldr	r2, [r3, #4]
 8008000:	0691      	lsls	r1, r2, #26
 8008002:	d5f5      	bpl.n	8007ff0 <HAL_RTC_SetTime+0xa8>
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008004:	685a      	ldr	r2, [r3, #4]
        counter_alarm += (uint32_t)(24U * 3600U);
 8008006:	f505 35a8 	add.w	r5, r5, #86016	; 0x15000
 800800a:	f505 75c0 	add.w	r5, r5, #384	; 0x180
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800800e:	0c29      	lsrs	r1, r5, #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008010:	f042 0210 	orr.w	r2, r2, #16
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8008014:	b2ad      	uxth	r5, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008016:	605a      	str	r2, [r3, #4]
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8008018:	6219      	str	r1, [r3, #32]
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800801a:	625d      	str	r5, [r3, #36]	; 0x24
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800801c:	685a      	ldr	r2, [r3, #4]
 800801e:	f022 0210 	bic.w	r2, r2, #16
 8008022:	605a      	str	r2, [r3, #4]
  tickstart = HAL_GetTick();
 8008024:	f7fd fc7e 	bl	8005924 <HAL_GetTick>
 8008028:	4605      	mov	r5, r0
 800802a:	e005      	b.n	8008038 <HAL_RTC_SetTime+0xf0>
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800802c:	f7fd fc7a 	bl	8005924 <HAL_GetTick>
 8008030:	1b40      	subs	r0, r0, r5
 8008032:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008036:	d80a      	bhi.n	800804e <HAL_RTC_SetTime+0x106>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008038:	6823      	ldr	r3, [r4, #0]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	069a      	lsls	r2, r3, #26
 800803e:	d5f5      	bpl.n	800802c <HAL_RTC_SetTime+0xe4>
    hrtc->State = HAL_RTC_STATE_READY;
 8008040:	2301      	movs	r3, #1
    __HAL_UNLOCK(hrtc);
 8008042:	2000      	movs	r0, #0
    hrtc->State = HAL_RTC_STATE_READY;
 8008044:	7463      	strb	r3, [r4, #17]
    __HAL_UNLOCK(hrtc);
 8008046:	7420      	strb	r0, [r4, #16]
}
 8008048:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800804a:	2001      	movs	r0, #1
 800804c:	4770      	bx	lr
          hrtc->State = HAL_RTC_STATE_ERROR;
 800804e:	2204      	movs	r2, #4
          __HAL_UNLOCK(hrtc);
 8008050:	2300      	movs	r3, #0
          hrtc->State = HAL_RTC_STATE_ERROR;
 8008052:	7462      	strb	r2, [r4, #17]
          __HAL_UNLOCK(hrtc);
 8008054:	7423      	strb	r3, [r4, #16]
          return HAL_ERROR;
 8008056:	2001      	movs	r0, #1
}
 8008058:	bd70      	pop	{r4, r5, r6, pc}
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800805a:	f44f 6261 	mov.w	r2, #3600	; 0xe10
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800805e:	091d      	lsrs	r5, r3, #4
 8008060:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8008064:	f003 030f 	and.w	r3, r3, #15
 8008068:	eb03 0345 	add.w	r3, r3, r5, lsl #1
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800806c:	0926      	lsrs	r6, r4, #4
 800806e:	eb06 0586 	add.w	r5, r6, r6, lsl #2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8008072:	b2db      	uxtb	r3, r3
  return (tmp + (Value & (uint8_t)0x0F));
 8008074:	f004 060f 	and.w	r6, r4, #15
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8008078:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  return (tmp + (Value & (uint8_t)0x0F));
 800807c:	eb06 0645 	add.w	r6, r6, r5, lsl #1
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008080:	b2f6      	uxtb	r6, r6
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8008082:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008084:	fb02 3306 	mla	r3, r2, r6, r3
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8008088:	090e      	lsrs	r6, r1, #4
 800808a:	eb06 0286 	add.w	r2, r6, r6, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 800808e:	f001 060f 	and.w	r6, r1, #15
 8008092:	eb06 0642 	add.w	r6, r6, r2, lsl #1
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8008096:	b2f6      	uxtb	r6, r6
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008098:	441e      	add	r6, r3
 800809a:	e76f      	b.n	8007f7c <HAL_RTC_SetTime+0x34>
  __HAL_LOCK(hrtc);
 800809c:	2002      	movs	r0, #2
}
 800809e:	4770      	bx	lr

080080a0 <HAL_RTC_SetDate>:
  if ((hrtc == NULL) || (sDate == NULL))
 80080a0:	2800      	cmp	r0, #0
 80080a2:	d04a      	beq.n	800813a <HAL_RTC_SetDate+0x9a>
 80080a4:	2900      	cmp	r1, #0
 80080a6:	d048      	beq.n	800813a <HAL_RTC_SetDate+0x9a>
{
 80080a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80080aa:	7c03      	ldrb	r3, [r0, #16]
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d075      	beq.n	800819c <HAL_RTC_SetDate+0xfc>
 80080b0:	2401      	movs	r4, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 80080b2:	2302      	movs	r3, #2
  __HAL_LOCK(hrtc);
 80080b4:	7404      	strb	r4, [r0, #16]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80080b6:	7443      	strb	r3, [r0, #17]
  if (Format == RTC_FORMAT_BIN)
 80080b8:	2a00      	cmp	r2, #0
 80080ba:	d140      	bne.n	800813e <HAL_RTC_SetDate+0x9e>
    hrtc->DateToUpdate.Year  = sDate->Year;
 80080bc:	78cd      	ldrb	r5, [r1, #3]
 80080be:	73c5      	strb	r5, [r0, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80080c0:	784c      	ldrb	r4, [r1, #1]
 80080c2:	7344      	strb	r4, [r0, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80080c4:	788b      	ldrb	r3, [r1, #2]
 80080c6:	7383      	strb	r3, [r0, #14]
 80080c8:	4e6e      	ldr	r6, [pc, #440]	; (8008284 <HAL_RTC_SetDate+0x1e4>)
 80080ca:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80080ce:	ebc4 02c2 	rsb	r2, r4, r2, lsl #3
 80080d2:	fba6 6202 	umull	r6, r2, r6, r2
{
  uint32_t year = 0U, weekday = 0U;

  year = 2000U + nYear;

  if (nMonth < 3U)
 80080d6:	2c02      	cmp	r4, #2
  year = 2000U + nYear;
 80080d8:	f505 66fa 	add.w	r6, r5, #2000	; 0x7d0
 80080dc:	ea4f 0252 	mov.w	r2, r2, lsr #1
  if (nMonth < 3U)
 80080e0:	d94c      	bls.n	800817c <HAL_RTC_SetDate+0xdc>
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80080e2:	4c69      	ldr	r4, [pc, #420]	; (8008288 <HAL_RTC_SetDate+0x1e8>)
 80080e4:	3307      	adds	r3, #7
 80080e6:	fba4 5406 	umull	r5, r4, r4, r6
 80080ea:	4433      	add	r3, r6
 80080ec:	4413      	add	r3, r2
 80080ee:	eb03 0396 	add.w	r3, r3, r6, lsr #2
 80080f2:	4a66      	ldr	r2, [pc, #408]	; (800828c <HAL_RTC_SetDate+0x1ec>)
 80080f4:	eba3 1354 	sub.w	r3, r3, r4, lsr #5
 80080f8:	fba2 4203 	umull	r4, r2, r2, r3
 80080fc:	1a9c      	subs	r4, r3, r2
 80080fe:	eb02 0254 	add.w	r2, r2, r4, lsr #1
 8008102:	0892      	lsrs	r2, r2, #2
 8008104:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8008108:	1a9a      	subs	r2, r3, r2
  }

  return (uint8_t)weekday;
 800810a:	b2d2      	uxtb	r2, r2
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800810c:	7302      	strb	r2, [r0, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800810e:	700a      	strb	r2, [r1, #0]
  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8008110:	6803      	ldr	r3, [r0, #0]
 8008112:	6999      	ldr	r1, [r3, #24]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8008114:	69dc      	ldr	r4, [r3, #28]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8008116:	699a      	ldr	r2, [r3, #24]
  if (high1 != high2)
 8008118:	b28e      	uxth	r6, r1
 800811a:	b295      	uxth	r5, r2
 800811c:	42ae      	cmp	r6, r5
 800811e:	d03f      	beq.n	80081a0 <HAL_RTC_SetDate+0x100>
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8008120:	69dc      	ldr	r4, [r3, #28]
  if (hours > 24U)
 8008122:	4b5b      	ldr	r3, [pc, #364]	; (8008290 <HAL_RTC_SetDate+0x1f0>)
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8008124:	b2a4      	uxth	r4, r4
 8008126:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
  if (hours > 24U)
 800812a:	429c      	cmp	r4, r3
 800812c:	4606      	mov	r6, r0
 800812e:	d83e      	bhi.n	80081ae <HAL_RTC_SetDate+0x10e>
  hrtc->State = HAL_RTC_STATE_READY ;
 8008130:	2301      	movs	r3, #1
  __HAL_UNLOCK(hrtc);
 8008132:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY ;
 8008134:	7473      	strb	r3, [r6, #17]
  __HAL_UNLOCK(hrtc);
 8008136:	7430      	strb	r0, [r6, #16]
}
 8008138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800813a:	2001      	movs	r0, #1
}
 800813c:	4770      	bx	lr
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800813e:	78ca      	ldrb	r2, [r1, #3]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8008140:	0914      	lsrs	r4, r2, #4
 8008142:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8008146:	f002 020f 	and.w	r2, r2, #15
 800814a:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800814e:	b2e5      	uxtb	r5, r4
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8008150:	73c5      	strb	r5, [r0, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8008152:	784a      	ldrb	r2, [r1, #1]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8008154:	0914      	lsrs	r4, r2, #4
 8008156:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 800815a:	f002 020f 	and.w	r2, r2, #15
 800815e:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 8008162:	b2d4      	uxtb	r4, r2
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8008164:	7344      	strb	r4, [r0, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8008166:	788a      	ldrb	r2, [r1, #2]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8008168:	0913      	lsrs	r3, r2, #4
 800816a:	eb03 0683 	add.w	r6, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 800816e:	f002 030f 	and.w	r3, r2, #15
 8008172:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 8008176:	b2db      	uxtb	r3, r3
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8008178:	7383      	strb	r3, [r0, #14]
 800817a:	e7a5      	b.n	80080c8 <HAL_RTC_SetDate+0x28>
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800817c:	4f42      	ldr	r7, [pc, #264]	; (8008288 <HAL_RTC_SetDate+0x1e8>)
 800817e:	f205 74cf 	addw	r4, r5, #1999	; 0x7cf
 8008182:	fba7 7504 	umull	r7, r5, r7, r4
 8008186:	3304      	adds	r3, #4
 8008188:	4433      	add	r3, r6
 800818a:	4413      	add	r3, r2
 800818c:	eb03 0394 	add.w	r3, r3, r4, lsr #2
 8008190:	eb03 13d5 	add.w	r3, r3, r5, lsr #7
 8008194:	4a3d      	ldr	r2, [pc, #244]	; (800828c <HAL_RTC_SetDate+0x1ec>)
 8008196:	eba3 1355 	sub.w	r3, r3, r5, lsr #5
 800819a:	e7ad      	b.n	80080f8 <HAL_RTC_SetDate+0x58>
  __HAL_LOCK(hrtc);
 800819c:	2002      	movs	r0, #2
}
 800819e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    timecounter = (((uint32_t) high1 << 16U) | low);
 80081a0:	b2a4      	uxth	r4, r4
  if (hours > 24U)
 80081a2:	4b3b      	ldr	r3, [pc, #236]	; (8008290 <HAL_RTC_SetDate+0x1f0>)
    timecounter = (((uint32_t) high1 << 16U) | low);
 80081a4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  if (hours > 24U)
 80081a8:	429c      	cmp	r4, r3
 80081aa:	4606      	mov	r6, r0
 80081ac:	d9c0      	bls.n	8008130 <HAL_RTC_SetDate+0x90>
  tickstart = HAL_GetTick();
 80081ae:	f7fd fbb9 	bl	8005924 <HAL_GetTick>
 80081b2:	4605      	mov	r5, r0
 80081b4:	e005      	b.n	80081c2 <HAL_RTC_SetDate+0x122>
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80081b6:	f7fd fbb5 	bl	8005924 <HAL_GetTick>
 80081ba:	1b40      	subs	r0, r0, r5
 80081bc:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80081c0:	d859      	bhi.n	8008276 <HAL_RTC_SetDate+0x1d6>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80081c2:	6833      	ldr	r3, [r6, #0]
 80081c4:	685a      	ldr	r2, [r3, #4]
 80081c6:	0697      	lsls	r7, r2, #26
 80081c8:	d5f5      	bpl.n	80081b6 <HAL_RTC_SetDate+0x116>
 80081ca:	4d32      	ldr	r5, [pc, #200]	; (8008294 <HAL_RTC_SetDate+0x1f4>)
 80081cc:	4a32      	ldr	r2, [pc, #200]	; (8008298 <HAL_RTC_SetDate+0x1f8>)
 80081ce:	fba5 1504 	umull	r1, r5, r5, r4
 80081d2:	0c2d      	lsrs	r5, r5, #16
 80081d4:	fb02 4515 	mls	r5, r2, r5, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80081d8:	685a      	ldr	r2, [r3, #4]
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80081da:	0c28      	lsrs	r0, r5, #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80081dc:	f042 0210 	orr.w	r2, r2, #16
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80081e0:	b2a9      	uxth	r1, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80081e2:	605a      	str	r2, [r3, #4]
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80081e4:	6198      	str	r0, [r3, #24]
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80081e6:	61d9      	str	r1, [r3, #28]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80081e8:	685a      	ldr	r2, [r3, #4]
 80081ea:	f022 0210 	bic.w	r2, r2, #16
 80081ee:	605a      	str	r2, [r3, #4]
  tickstart = HAL_GetTick();
 80081f0:	f7fd fb98 	bl	8005924 <HAL_GetTick>
 80081f4:	4604      	mov	r4, r0
 80081f6:	e005      	b.n	8008204 <HAL_RTC_SetDate+0x164>
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80081f8:	f7fd fb94 	bl	8005924 <HAL_GetTick>
 80081fc:	1b00      	subs	r0, r0, r4
 80081fe:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008202:	d838      	bhi.n	8008276 <HAL_RTC_SetDate+0x1d6>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008204:	6833      	ldr	r3, [r6, #0]
 8008206:	685a      	ldr	r2, [r3, #4]
 8008208:	0690      	lsls	r0, r2, #26
 800820a:	d5f5      	bpl.n	80081f8 <HAL_RTC_SetDate+0x158>
  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800820c:	6a1a      	ldr	r2, [r3, #32]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800820e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
  return (((uint32_t) high1 << 16U) | low);
 8008210:	b2a4      	uxth	r4, r4
 8008212:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008216:	1c63      	adds	r3, r4, #1
 8008218:	d08a      	beq.n	8008130 <HAL_RTC_SetDate+0x90>
      if (counter_alarm < counter_time)
 800821a:	42a5      	cmp	r5, r4
 800821c:	d988      	bls.n	8008130 <HAL_RTC_SetDate+0x90>
  tickstart = HAL_GetTick();
 800821e:	f7fd fb81 	bl	8005924 <HAL_GetTick>
 8008222:	4605      	mov	r5, r0
 8008224:	e005      	b.n	8008232 <HAL_RTC_SetDate+0x192>
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008226:	f7fd fb7d 	bl	8005924 <HAL_GetTick>
 800822a:	1b40      	subs	r0, r0, r5
 800822c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008230:	d821      	bhi.n	8008276 <HAL_RTC_SetDate+0x1d6>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008232:	6833      	ldr	r3, [r6, #0]
 8008234:	685a      	ldr	r2, [r3, #4]
 8008236:	0691      	lsls	r1, r2, #26
 8008238:	d5f5      	bpl.n	8008226 <HAL_RTC_SetDate+0x186>
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800823a:	685a      	ldr	r2, [r3, #4]
        counter_alarm += (uint32_t)(24U * 3600U);
 800823c:	f504 34a8 	add.w	r4, r4, #86016	; 0x15000
 8008240:	f504 74c0 	add.w	r4, r4, #384	; 0x180
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8008244:	0c21      	lsrs	r1, r4, #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008246:	f042 0210 	orr.w	r2, r2, #16
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800824a:	b2a4      	uxth	r4, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800824c:	605a      	str	r2, [r3, #4]
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800824e:	6219      	str	r1, [r3, #32]
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8008250:	625c      	str	r4, [r3, #36]	; 0x24
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008252:	685a      	ldr	r2, [r3, #4]
 8008254:	f022 0210 	bic.w	r2, r2, #16
 8008258:	605a      	str	r2, [r3, #4]
  tickstart = HAL_GetTick();
 800825a:	f7fd fb63 	bl	8005924 <HAL_GetTick>
 800825e:	4604      	mov	r4, r0
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008260:	6833      	ldr	r3, [r6, #0]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	069a      	lsls	r2, r3, #26
 8008266:	f53f af63 	bmi.w	8008130 <HAL_RTC_SetDate+0x90>
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800826a:	f7fd fb5b 	bl	8005924 <HAL_GetTick>
 800826e:	1b00      	subs	r0, r0, r4
 8008270:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008274:	d9f4      	bls.n	8008260 <HAL_RTC_SetDate+0x1c0>
          hrtc->State = HAL_RTC_STATE_ERROR;
 8008276:	2204      	movs	r2, #4
          __HAL_UNLOCK(hrtc);
 8008278:	2300      	movs	r3, #0
          hrtc->State = HAL_RTC_STATE_ERROR;
 800827a:	7472      	strb	r2, [r6, #17]
          __HAL_UNLOCK(hrtc);
 800827c:	7433      	strb	r3, [r6, #16]
          return HAL_ERROR;
 800827e:	2001      	movs	r0, #1
}
 8008280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008282:	bf00      	nop
 8008284:	38e38e39 	.word	0x38e38e39
 8008288:	51eb851f 	.word	0x51eb851f
 800828c:	24924925 	.word	0x24924925
 8008290:	00015f8f 	.word	0x00015f8f
 8008294:	c22e4507 	.word	0xc22e4507
 8008298:	00015180 	.word	0x00015180

0800829c <HAL_RTCEx_RTCEventCallback>:
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop

080082a0 <HAL_RTCEx_RTCEventErrorCallback>:
 80082a0:	4770      	bx	lr
 80082a2:	bf00      	nop

080082a4 <HAL_RTCEx_RTCIRQHandler>:
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 80082a4:	6802      	ldr	r2, [r0, #0]
 80082a6:	6811      	ldr	r1, [r2, #0]
 80082a8:	07cb      	lsls	r3, r1, #31
 80082aa:	d510      	bpl.n	80082ce <HAL_RTCEx_RTCIRQHandler+0x2a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 80082ac:	6851      	ldr	r1, [r2, #4]
 80082ae:	07c9      	lsls	r1, r1, #31
 80082b0:	d50d      	bpl.n	80082ce <HAL_RTCEx_RTCIRQHandler+0x2a>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 80082b2:	6853      	ldr	r3, [r2, #4]
{
 80082b4:	b510      	push	{r4, lr}
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 80082b6:	075b      	lsls	r3, r3, #29
 80082b8:	4604      	mov	r4, r0
 80082ba:	d409      	bmi.n	80082d0 <HAL_RTCEx_RTCIRQHandler+0x2c>
        hrtc->State = HAL_RTC_STATE_ERROR;
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 80082bc:	f7ff ffee 	bl	800829c <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80082c0:	2201      	movs	r2, #1
 80082c2:	7462      	strb	r2, [r4, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 80082c4:	f06f 0201 	mvn.w	r2, #1
 80082c8:	6823      	ldr	r3, [r4, #0]
 80082ca:	605a      	str	r2, [r3, #4]
    }
  }
}
 80082cc:	bd10      	pop	{r4, pc}
 80082ce:	4770      	bx	lr
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 80082d0:	f7ff ffe6 	bl	80082a0 <HAL_RTCEx_RTCEventErrorCallback>
        hrtc->State = HAL_RTC_STATE_ERROR;
 80082d4:	2204      	movs	r2, #4
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 80082d6:	f06f 0104 	mvn.w	r1, #4
 80082da:	6823      	ldr	r3, [r4, #0]
 80082dc:	6059      	str	r1, [r3, #4]
        hrtc->State = HAL_RTC_STATE_ERROR;
 80082de:	7462      	strb	r2, [r4, #17]
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 80082e0:	f06f 0201 	mvn.w	r2, #1
 80082e4:	605a      	str	r2, [r3, #4]
}
 80082e6:	bd10      	pop	{r4, pc}

080082e8 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80082e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ec:	461d      	mov	r5, r3
 80082ee:	b082      	sub	sp, #8
 80082f0:	4616      	mov	r6, r2
 80082f2:	460c      	mov	r4, r1
 80082f4:	4607      	mov	r7, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80082f6:	f7fd fb15 	bl	8005924 <HAL_GetTick>
 80082fa:	4435      	add	r5, r6
 80082fc:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 80082fe:	f7fd fb11 	bl	8005924 <HAL_GetTick>
 8008302:	4680      	mov	r8, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008304:	4b27      	ldr	r3, [pc, #156]	; (80083a4 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xbc>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800830c:	fb05 f303 	mul.w	r3, r5, r3
 8008310:	9301      	str	r3, [sp, #4]
 8008312:	1c73      	adds	r3, r6, #1

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008314:	683a      	ldr	r2, [r7, #0]
 8008316:	d107      	bne.n	8008328 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x40>
 8008318:	6893      	ldr	r3, [r2, #8]
 800831a:	ea34 0303 	bics.w	r3, r4, r3
 800831e:	d0fb      	beq.n	8008318 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x30>
      }
      count--;
    }
  }

  return HAL_OK;
 8008320:	2000      	movs	r0, #0
}
 8008322:	b002      	add	sp, #8
 8008324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008328:	6893      	ldr	r3, [r2, #8]
 800832a:	ea34 0303 	bics.w	r3, r4, r3
 800832e:	d1f7      	bne.n	8008320 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x38>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008330:	f7fd faf8 	bl	8005924 <HAL_GetTick>
 8008334:	eba0 0008 	sub.w	r0, r0, r8
 8008338:	42a8      	cmp	r0, r5
 800833a:	d208      	bcs.n	800834e <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
      if(count == 0U)
 800833c:	9a01      	ldr	r2, [sp, #4]
      count--;
 800833e:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8008340:	2a00      	cmp	r2, #0
      count--;
 8008342:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
        tmp_timeout = 0U;
 8008346:	bf08      	it	eq
 8008348:	2500      	moveq	r5, #0
      count--;
 800834a:	9301      	str	r3, [sp, #4]
 800834c:	e7e1      	b.n	8008312 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x2a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800834e:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008352:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008354:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008358:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800835c:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800835e:	d014      	beq.n	800838a <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008360:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008362:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008366:	d007      	beq.n	8008378 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x90>
        hspi->State = HAL_SPI_STATE_READY;
 8008368:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 800836a:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 800836c:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8008370:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8008374:	2003      	movs	r0, #3
 8008376:	e7d4      	b.n	8008322 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x3a>
          SPI_RESET_CRC(hspi);
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800837e:	601a      	str	r2, [r3, #0]
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008386:	601a      	str	r2, [r3, #0]
 8008388:	e7ee      	b.n	8008368 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x80>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800838a:	68ba      	ldr	r2, [r7, #8]
 800838c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008390:	d002      	beq.n	8008398 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xb0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008392:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008396:	d1e3      	bne.n	8008360 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x78>
          __HAL_SPI_DISABLE(hspi);
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800839e:	601a      	str	r2, [r3, #0]
 80083a0:	e7de      	b.n	8008360 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x78>
 80083a2:	bf00      	nop
 80083a4:	2000005c 	.word	0x2000005c

080083a8 <HAL_SPI_Init>:
  if (hspi == NULL)
 80083a8:	2800      	cmp	r0, #0
 80083aa:	d04c      	beq.n	8008446 <HAL_SPI_Init+0x9e>
{
 80083ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80083ae:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d042      	beq.n	800843a <HAL_SPI_Init+0x92>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80083b4:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80083b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083ba:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80083bc:	f890 1051 	ldrb.w	r1, [r0, #81]	; 0x51
 80083c0:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083c2:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80083c4:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 80083c8:	2900      	cmp	r1, #0
 80083ca:	d03e      	beq.n	800844a <HAL_SPI_Init+0xa2>
 80083cc:	461a      	mov	r2, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80083ce:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 80083d2:	2702      	movs	r7, #2
  hspi->State     = HAL_SPI_STATE_READY;
 80083d4:	2601      	movs	r6, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80083d6:	2500      	movs	r5, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80083d8:	68e1      	ldr	r1, [r4, #12]
 80083da:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 80083de:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80083e2:	4303      	orrs	r3, r0
 80083e4:	6920      	ldr	r0, [r4, #16]
 80083e6:	f401 6100 	and.w	r1, r1, #2048	; 0x800
 80083ea:	4038      	ands	r0, r7
 80083ec:	430b      	orrs	r3, r1
 80083ee:	6961      	ldr	r1, [r4, #20]
 80083f0:	4303      	orrs	r3, r0
 80083f2:	69a0      	ldr	r0, [r4, #24]
 80083f4:	4031      	ands	r1, r6
 80083f6:	430b      	orrs	r3, r1
 80083f8:	f400 7100 	and.w	r1, r0, #512	; 0x200
 80083fc:	430b      	orrs	r3, r1
 80083fe:	69e1      	ldr	r1, [r4, #28]
  hspi->State = HAL_SPI_STATE_BUSY;
 8008400:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008404:	6a27      	ldr	r7, [r4, #32]
 8008406:	f001 0138 	and.w	r1, r1, #56	; 0x38
 800840a:	430b      	orrs	r3, r1
 800840c:	f007 0780 	and.w	r7, r7, #128	; 0x80
  __HAL_SPI_DISABLE(hspi);
 8008410:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008412:	433b      	orrs	r3, r7
 8008414:	4313      	orrs	r3, r2
  __HAL_SPI_DISABLE(hspi);
 8008416:	680a      	ldr	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8008418:	0c00      	lsrs	r0, r0, #16
 800841a:	f000 0004 	and.w	r0, r0, #4
  __HAL_SPI_DISABLE(hspi);
 800841e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008422:	600a      	str	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008424:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8008426:	6048      	str	r0, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008428:	69cb      	ldr	r3, [r1, #28]
  return HAL_OK;
 800842a:	4628      	mov	r0, r5
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800842c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008430:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008432:	6565      	str	r5, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008434:	f884 6051 	strb.w	r6, [r4, #81]	; 0x51
}
 8008438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800843a:	6842      	ldr	r2, [r0, #4]
 800843c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8008440:	d0bb      	beq.n	80083ba <HAL_SPI_Init+0x12>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008442:	61c3      	str	r3, [r0, #28]
 8008444:	e7b9      	b.n	80083ba <HAL_SPI_Init+0x12>
    return HAL_ERROR;
 8008446:	2001      	movs	r0, #1
}
 8008448:	4770      	bx	lr
    hspi->Lock = HAL_UNLOCKED;
 800844a:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800844e:	f7fd f91f 	bl	8005690 <HAL_SPI_MspInit>
 8008452:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008454:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008458:	e7b9      	b.n	80083ce <HAL_SPI_Init+0x26>
 800845a:	bf00      	nop

0800845c <HAL_SPI_TransmitReceive>:
{
 800845c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hspi);
 8008460:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
{
 8008464:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8008466:	2c01      	cmp	r4, #1
 8008468:	f000 8090 	beq.w	800858c <HAL_SPI_TransmitReceive+0x130>
 800846c:	461e      	mov	r6, r3
 800846e:	2301      	movs	r3, #1
 8008470:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 8008474:	4604      	mov	r4, r0
 8008476:	4617      	mov	r7, r2
 8008478:	460d      	mov	r5, r1
  tickstart = HAL_GetTick();
 800847a:	f7fd fa53 	bl	8005924 <HAL_GetTick>
 800847e:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 8008480:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8008484:	6863      	ldr	r3, [r4, #4]
  tmp_state           = hspi->State;
 8008486:	b2c0      	uxtb	r0, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008488:	2801      	cmp	r0, #1
 800848a:	d011      	beq.n	80084b0 <HAL_SPI_TransmitReceive+0x54>
 800848c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008490:	d009      	beq.n	80084a6 <HAL_SPI_TransmitReceive+0x4a>
    errorcode = HAL_BUSY;
 8008492:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8008494:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8008496:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8008498:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800849c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80084a0:	b002      	add	sp, #8
 80084a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80084a6:	68a2      	ldr	r2, [r4, #8]
 80084a8:	2a00      	cmp	r2, #0
 80084aa:	d1f2      	bne.n	8008492 <HAL_SPI_TransmitReceive+0x36>
 80084ac:	2804      	cmp	r0, #4
 80084ae:	d1f0      	bne.n	8008492 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80084b0:	2d00      	cmp	r5, #0
 80084b2:	d06f      	beq.n	8008594 <HAL_SPI_TransmitReceive+0x138>
 80084b4:	2f00      	cmp	r7, #0
 80084b6:	d06d      	beq.n	8008594 <HAL_SPI_TransmitReceive+0x138>
 80084b8:	2e00      	cmp	r6, #0
 80084ba:	d06b      	beq.n	8008594 <HAL_SPI_TransmitReceive+0x138>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80084bc:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80084c0:	6820      	ldr	r0, [r4, #0]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80084c2:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80084c4:	bf1c      	itt	ne
 80084c6:	2205      	movne	r2, #5
 80084c8:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084cc:	2200      	movs	r2, #0
 80084ce:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 80084d0:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80084d2:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80084d4:	6801      	ldr	r1, [r0, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80084d6:	63a7      	str	r7, [r4, #56]	; 0x38
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80084d8:	064f      	lsls	r7, r1, #25
  hspi->RxXferSize  = Size;
 80084da:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80084dc:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80084de:	86a6      	strh	r6, [r4, #52]	; 0x34
  hspi->TxISR       = NULL;
 80084e0:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80084e4:	d403      	bmi.n	80084ee <HAL_SPI_TransmitReceive+0x92>
    __HAL_SPI_ENABLE(hspi);
 80084e6:	6802      	ldr	r2, [r0, #0]
 80084e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084ec:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80084ee:	68e2      	ldr	r2, [r4, #12]
 80084f0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80084f4:	f000 8085 	beq.w	8008602 <HAL_SPI_TransmitReceive+0x1a6>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f000 80ea 	beq.w	80086d2 <HAL_SPI_TransmitReceive+0x276>
 80084fe:	2e01      	cmp	r6, #1
 8008500:	f000 80e7 	beq.w	80086d2 <HAL_SPI_TransmitReceive+0x276>
 8008504:	9b08      	ldr	r3, [sp, #32]
        txallowed = 1U;
 8008506:	2501      	movs	r5, #1
 8008508:	3301      	adds	r3, #1
 800850a:	d027      	beq.n	800855c <HAL_SPI_TransmitReceive+0x100>
 800850c:	e044      	b.n	8008598 <HAL_SPI_TransmitReceive+0x13c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800850e:	6823      	ldr	r3, [r4, #0]
 8008510:	689a      	ldr	r2, [r3, #8]
 8008512:	0796      	lsls	r6, r2, #30
 8008514:	d50f      	bpl.n	8008536 <HAL_SPI_TransmitReceive+0xda>
 8008516:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8008518:	b292      	uxth	r2, r2
 800851a:	b162      	cbz	r2, 8008536 <HAL_SPI_TransmitReceive+0xda>
 800851c:	b15d      	cbz	r5, 8008536 <HAL_SPI_TransmitReceive+0xda>
        txallowed = 0U;
 800851e:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008520:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008522:	7812      	ldrb	r2, [r2, #0]
 8008524:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8008526:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8008528:	6b23      	ldr	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800852a:	3a01      	subs	r2, #1
        hspi->pTxBuffPtr++;
 800852c:	1c59      	adds	r1, r3, #1
        hspi->TxXferCount--;
 800852e:	b292      	uxth	r2, r2
 8008530:	6823      	ldr	r3, [r4, #0]
 8008532:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8008534:	6321      	str	r1, [r4, #48]	; 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008536:	689a      	ldr	r2, [r3, #8]
 8008538:	07d0      	lsls	r0, r2, #31
 800853a:	d50d      	bpl.n	8008558 <HAL_SPI_TransmitReceive+0xfc>
 800853c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800853e:	b292      	uxth	r2, r2
 8008540:	b152      	cbz	r2, 8008558 <HAL_SPI_TransmitReceive+0xfc>
        txallowed = 1U;
 8008542:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008544:	68da      	ldr	r2, [r3, #12]
 8008546:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008548:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 800854a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800854c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800854e:	3b01      	subs	r3, #1
 8008550:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 8008552:	442a      	add	r2, r5
        hspi->RxXferCount--;
 8008554:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8008556:	63a2      	str	r2, [r4, #56]	; 0x38
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008558:	f7fd f9e4 	bl	8005924 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800855c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800855e:	b29b      	uxth	r3, r3
 8008560:	2b00      	cmp	r3, #0
 8008562:	d1d4      	bne.n	800850e <HAL_SPI_TransmitReceive+0xb2>
 8008564:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008566:	b29b      	uxth	r3, r3
 8008568:	2b00      	cmp	r3, #0
 800856a:	d1d0      	bne.n	800850e <HAL_SPI_TransmitReceive+0xb2>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800856c:	4643      	mov	r3, r8
 800856e:	9a08      	ldr	r2, [sp, #32]
 8008570:	2180      	movs	r1, #128	; 0x80
 8008572:	4620      	mov	r0, r4
 8008574:	f7ff feb8 	bl	80082e8 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8008578:	2800      	cmp	r0, #0
 800857a:	f000 80bd 	beq.w	80086f8 <HAL_SPI_TransmitReceive+0x29c>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800857e:	2220      	movs	r2, #32
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008580:	6d63      	ldr	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8008582:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008584:	4313      	orrs	r3, r2
 8008586:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008588:	6562      	str	r2, [r4, #84]	; 0x54
 800858a:	e783      	b.n	8008494 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 800858c:	2002      	movs	r0, #2
}
 800858e:	b002      	add	sp, #8
 8008590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    errorcode = HAL_ERROR;
 8008594:	2001      	movs	r0, #1
 8008596:	e77d      	b.n	8008494 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008598:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800859a:	b29b      	uxth	r3, r3
 800859c:	b91b      	cbnz	r3, 80085a6 <HAL_SPI_TransmitReceive+0x14a>
 800859e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0e2      	beq.n	800856c <HAL_SPI_TransmitReceive+0x110>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085a6:	6823      	ldr	r3, [r4, #0]
 80085a8:	689a      	ldr	r2, [r3, #8]
 80085aa:	0791      	lsls	r1, r2, #30
 80085ac:	d50f      	bpl.n	80085ce <HAL_SPI_TransmitReceive+0x172>
 80085ae:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80085b0:	b292      	uxth	r2, r2
 80085b2:	b162      	cbz	r2, 80085ce <HAL_SPI_TransmitReceive+0x172>
 80085b4:	b15d      	cbz	r5, 80085ce <HAL_SPI_TransmitReceive+0x172>
        txallowed = 0U;
 80085b6:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80085b8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80085ba:	7812      	ldrb	r2, [r2, #0]
 80085bc:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80085be:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80085c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80085c2:	3a01      	subs	r2, #1
        hspi->pTxBuffPtr++;
 80085c4:	1c59      	adds	r1, r3, #1
        hspi->TxXferCount--;
 80085c6:	b292      	uxth	r2, r2
 80085c8:	6823      	ldr	r3, [r4, #0]
 80085ca:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80085cc:	6321      	str	r1, [r4, #48]	; 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085ce:	689a      	ldr	r2, [r3, #8]
 80085d0:	07d2      	lsls	r2, r2, #31
 80085d2:	d50d      	bpl.n	80085f0 <HAL_SPI_TransmitReceive+0x194>
 80085d4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80085d6:	b292      	uxth	r2, r2
 80085d8:	b152      	cbz	r2, 80085f0 <HAL_SPI_TransmitReceive+0x194>
        txallowed = 1U;
 80085da:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80085dc:	68da      	ldr	r2, [r3, #12]
 80085de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80085e0:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 80085e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80085e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80085e6:	3b01      	subs	r3, #1
 80085e8:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 80085ea:	442a      	add	r2, r5
        hspi->RxXferCount--;
 80085ec:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80085ee:	63a2      	str	r2, [r4, #56]	; 0x38
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80085f0:	f7fd f998 	bl	8005924 <HAL_GetTick>
 80085f4:	9b08      	ldr	r3, [sp, #32]
 80085f6:	eba0 0008 	sub.w	r0, r0, r8
 80085fa:	4283      	cmp	r3, r0
 80085fc:	d8cc      	bhi.n	8008598 <HAL_SPI_TransmitReceive+0x13c>
        errorcode = HAL_TIMEOUT;
 80085fe:	2003      	movs	r0, #3
 8008600:	e748      	b.n	8008494 <HAL_SPI_TransmitReceive+0x38>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008602:	2b00      	cmp	r3, #0
 8008604:	d06f      	beq.n	80086e6 <HAL_SPI_TransmitReceive+0x28a>
 8008606:	2e01      	cmp	r6, #1
 8008608:	d06d      	beq.n	80086e6 <HAL_SPI_TransmitReceive+0x28a>
 800860a:	9b08      	ldr	r3, [sp, #32]
{
 800860c:	2501      	movs	r5, #1
 800860e:	3301      	adds	r3, #1
 8008610:	d024      	beq.n	800865c <HAL_SPI_TransmitReceive+0x200>
 8008612:	e02c      	b.n	800866e <HAL_SPI_TransmitReceive+0x212>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008614:	6823      	ldr	r3, [r4, #0]
 8008616:	689a      	ldr	r2, [r3, #8]
 8008618:	0790      	lsls	r0, r2, #30
 800861a:	d50d      	bpl.n	8008638 <HAL_SPI_TransmitReceive+0x1dc>
 800861c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800861e:	b292      	uxth	r2, r2
 8008620:	b152      	cbz	r2, 8008638 <HAL_SPI_TransmitReceive+0x1dc>
 8008622:	b14d      	cbz	r5, 8008638 <HAL_SPI_TransmitReceive+0x1dc>
        txallowed = 0U;
 8008624:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008626:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008628:	f831 2b02 	ldrh.w	r2, [r1], #2
 800862c:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800862e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008630:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8008632:	3a01      	subs	r2, #1
 8008634:	b292      	uxth	r2, r2
 8008636:	86e2      	strh	r2, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008638:	689a      	ldr	r2, [r3, #8]
 800863a:	07d1      	lsls	r1, r2, #31
 800863c:	d50c      	bpl.n	8008658 <HAL_SPI_TransmitReceive+0x1fc>
 800863e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8008640:	b292      	uxth	r2, r2
 8008642:	b14a      	cbz	r2, 8008658 <HAL_SPI_TransmitReceive+0x1fc>
        txallowed = 1U;
 8008644:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800864a:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800864e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008650:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8008652:	3b01      	subs	r3, #1
 8008654:	b29b      	uxth	r3, r3
 8008656:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008658:	f7fd f964 	bl	8005924 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800865c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800865e:	b29b      	uxth	r3, r3
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1d7      	bne.n	8008614 <HAL_SPI_TransmitReceive+0x1b8>
 8008664:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008666:	b29b      	uxth	r3, r3
 8008668:	2b00      	cmp	r3, #0
 800866a:	d1d3      	bne.n	8008614 <HAL_SPI_TransmitReceive+0x1b8>
 800866c:	e77e      	b.n	800856c <HAL_SPI_TransmitReceive+0x110>
 800866e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8008670:	b29b      	uxth	r3, r3
 8008672:	b923      	cbnz	r3, 800867e <HAL_SPI_TransmitReceive+0x222>
 8008674:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008676:	b29b      	uxth	r3, r3
 8008678:	2b00      	cmp	r3, #0
 800867a:	f43f af77 	beq.w	800856c <HAL_SPI_TransmitReceive+0x110>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800867e:	6823      	ldr	r3, [r4, #0]
 8008680:	689a      	ldr	r2, [r3, #8]
 8008682:	0792      	lsls	r2, r2, #30
 8008684:	d50d      	bpl.n	80086a2 <HAL_SPI_TransmitReceive+0x246>
 8008686:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8008688:	b292      	uxth	r2, r2
 800868a:	b152      	cbz	r2, 80086a2 <HAL_SPI_TransmitReceive+0x246>
 800868c:	b14d      	cbz	r5, 80086a2 <HAL_SPI_TransmitReceive+0x246>
        txallowed = 0U;
 800868e:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008690:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008692:	f831 2b02 	ldrh.w	r2, [r1], #2
 8008696:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8008698:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800869a:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800869c:	3a01      	subs	r2, #1
 800869e:	b292      	uxth	r2, r2
 80086a0:	86e2      	strh	r2, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80086a2:	689a      	ldr	r2, [r3, #8]
 80086a4:	07d7      	lsls	r7, r2, #31
 80086a6:	d50c      	bpl.n	80086c2 <HAL_SPI_TransmitReceive+0x266>
 80086a8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80086aa:	b292      	uxth	r2, r2
 80086ac:	b14a      	cbz	r2, 80086c2 <HAL_SPI_TransmitReceive+0x266>
        txallowed = 1U;
 80086ae:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80086b0:	68db      	ldr	r3, [r3, #12]
 80086b2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80086b4:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 80086b8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80086ba:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80086bc:	3b01      	subs	r3, #1
 80086be:	b29b      	uxth	r3, r3
 80086c0:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80086c2:	f7fd f92f 	bl	8005924 <HAL_GetTick>
 80086c6:	9b08      	ldr	r3, [sp, #32]
 80086c8:	eba0 0008 	sub.w	r0, r0, r8
 80086cc:	4283      	cmp	r3, r0
 80086ce:	d8ce      	bhi.n	800866e <HAL_SPI_TransmitReceive+0x212>
 80086d0:	e795      	b.n	80085fe <HAL_SPI_TransmitReceive+0x1a2>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80086d2:	782b      	ldrb	r3, [r5, #0]
 80086d4:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 80086d6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80086d8:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80086da:	3b01      	subs	r3, #1
 80086dc:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80086de:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 80086e0:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80086e2:	6322      	str	r2, [r4, #48]	; 0x30
 80086e4:	e70e      	b.n	8008504 <HAL_SPI_TransmitReceive+0xa8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086e6:	f835 3b02 	ldrh.w	r3, [r5], #2
 80086ea:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 80086ec:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80086ee:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80086f0:	3b01      	subs	r3, #1
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	86e3      	strh	r3, [r4, #54]	; 0x36
 80086f6:	e788      	b.n	800860a <HAL_SPI_TransmitReceive+0x1ae>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80086f8:	68a3      	ldr	r3, [r4, #8]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	f47f aeca 	bne.w	8008494 <HAL_SPI_TransmitReceive+0x38>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008700:	6823      	ldr	r3, [r4, #0]
 8008702:	9001      	str	r0, [sp, #4]
 8008704:	68da      	ldr	r2, [r3, #12]
 8008706:	9201      	str	r2, [sp, #4]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	9301      	str	r3, [sp, #4]
 800870c:	9b01      	ldr	r3, [sp, #4]
 800870e:	e6c1      	b.n	8008494 <HAL_SPI_TransmitReceive+0x38>

08008710 <HAL_SPI_ErrorCallback>:
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop

08008714 <HAL_SPI_IRQHandler>:
{
 8008714:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8008716:	6805      	ldr	r5, [r0, #0]
{
 8008718:	b084      	sub	sp, #16
  uint32_t itsource = hspi->Instance->CR2;
 800871a:	686e      	ldr	r6, [r5, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800871c:	68ab      	ldr	r3, [r5, #8]
{
 800871e:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008720:	f3c3 1180 	ubfx	r1, r3, #6, #1
 8008724:	b941      	cbnz	r1, 8008738 <HAL_SPI_IRQHandler+0x24>
 8008726:	07da      	lsls	r2, r3, #31
 8008728:	d506      	bpl.n	8008738 <HAL_SPI_IRQHandler+0x24>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800872a:	0672      	lsls	r2, r6, #25
 800872c:	d504      	bpl.n	8008738 <HAL_SPI_IRQHandler+0x24>
    hspi->RxISR(hspi);
 800872e:	6c03      	ldr	r3, [r0, #64]	; 0x40
}
 8008730:	b004      	add	sp, #16
 8008732:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hspi->TxISR(hspi);
 8008736:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008738:	0798      	lsls	r0, r3, #30
 800873a:	d507      	bpl.n	800874c <HAL_SPI_IRQHandler+0x38>
 800873c:	0632      	lsls	r2, r6, #24
 800873e:	d505      	bpl.n	800874c <HAL_SPI_IRQHandler+0x38>
    hspi->TxISR(hspi);
 8008740:	4620      	mov	r0, r4
 8008742:	6c63      	ldr	r3, [r4, #68]	; 0x44
}
 8008744:	b004      	add	sp, #16
 8008746:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hspi->TxISR(hspi);
 800874a:	4718      	bx	r3
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800874c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008750:	2b00      	cmp	r3, #0
 8008752:	d13a      	bne.n	80087ca <HAL_SPI_IRQHandler+0xb6>
 8008754:	2900      	cmp	r1, #0
 8008756:	d036      	beq.n	80087c6 <HAL_SPI_IRQHandler+0xb2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008758:	06b2      	lsls	r2, r6, #26
 800875a:	d534      	bpl.n	80087c6 <HAL_SPI_IRQHandler+0xb2>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800875c:	f894 1051 	ldrb.w	r1, [r4, #81]	; 0x51
 8008760:	2903      	cmp	r1, #3
 8008762:	d043      	beq.n	80087ec <HAL_SPI_IRQHandler+0xd8>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008764:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8008766:	f041 0104 	orr.w	r1, r1, #4
 800876a:	6561      	str	r1, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800876c:	9301      	str	r3, [sp, #4]
 800876e:	68eb      	ldr	r3, [r5, #12]
 8008770:	9301      	str	r3, [sp, #4]
 8008772:	68ab      	ldr	r3, [r5, #8]
 8008774:	9301      	str	r3, [sp, #4]
 8008776:	9b01      	ldr	r3, [sp, #4]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008778:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800877a:	b323      	cbz	r3, 80087c6 <HAL_SPI_IRQHandler+0xb2>
      hspi->State = HAL_SPI_STATE_READY;
 800877c:	2201      	movs	r2, #1
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800877e:	686b      	ldr	r3, [r5, #4]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008780:	07b1      	lsls	r1, r6, #30
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008782:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8008786:	606b      	str	r3, [r5, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8008788:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800878c:	d036      	beq.n	80087fc <HAL_SPI_IRQHandler+0xe8>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800878e:	686b      	ldr	r3, [r5, #4]
        if (hspi->hdmarx != NULL)
 8008790:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008792:	f023 0303 	bic.w	r3, r3, #3
 8008796:	606b      	str	r3, [r5, #4]
        if (hspi->hdmarx != NULL)
 8008798:	b14a      	cbz	r2, 80087ae <HAL_SPI_IRQHandler+0x9a>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800879a:	4b22      	ldr	r3, [pc, #136]	; (8008824 <HAL_SPI_IRQHandler+0x110>)
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800879c:	4610      	mov	r0, r2
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800879e:	6353      	str	r3, [r2, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80087a0:	f7fd f92e 	bl	8005a00 <HAL_DMA_Abort_IT>
 80087a4:	b118      	cbz	r0, 80087ae <HAL_SPI_IRQHandler+0x9a>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80087a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80087a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087ac:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80087ae:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80087b0:	b14b      	cbz	r3, 80087c6 <HAL_SPI_IRQHandler+0xb2>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80087b2:	4a1c      	ldr	r2, [pc, #112]	; (8008824 <HAL_SPI_IRQHandler+0x110>)
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80087b4:	4618      	mov	r0, r3
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80087b6:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80087b8:	f7fd f922 	bl	8005a00 <HAL_DMA_Abort_IT>
 80087bc:	b118      	cbz	r0, 80087c6 <HAL_SPI_IRQHandler+0xb2>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80087be:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80087c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087c4:	6563      	str	r3, [r4, #84]	; 0x54
}
 80087c6:	b004      	add	sp, #16
 80087c8:	bd70      	pop	{r4, r5, r6, pc}
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80087ca:	06b0      	lsls	r0, r6, #26
 80087cc:	d5fb      	bpl.n	80087c6 <HAL_SPI_IRQHandler+0xb2>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80087ce:	b9c9      	cbnz	r1, 8008804 <HAL_SPI_IRQHandler+0xf0>
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80087d0:	2100      	movs	r1, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80087d2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80087d4:	f043 0301 	orr.w	r3, r3, #1
 80087d8:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80087da:	9103      	str	r1, [sp, #12]
 80087dc:	68ab      	ldr	r3, [r5, #8]
 80087de:	9303      	str	r3, [sp, #12]
 80087e0:	682b      	ldr	r3, [r5, #0]
 80087e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087e6:	602b      	str	r3, [r5, #0]
 80087e8:	9b03      	ldr	r3, [sp, #12]
 80087ea:	e7c5      	b.n	8008778 <HAL_SPI_IRQHandler+0x64>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80087ec:	2300      	movs	r3, #0
 80087ee:	9302      	str	r3, [sp, #8]
 80087f0:	68eb      	ldr	r3, [r5, #12]
 80087f2:	9302      	str	r3, [sp, #8]
 80087f4:	68ab      	ldr	r3, [r5, #8]
 80087f6:	9302      	str	r3, [sp, #8]
 80087f8:	9b02      	ldr	r3, [sp, #8]
        return;
 80087fa:	e7e4      	b.n	80087c6 <HAL_SPI_IRQHandler+0xb2>
        HAL_SPI_ErrorCallback(hspi);
 80087fc:	4620      	mov	r0, r4
 80087fe:	f7ff ff87 	bl	8008710 <HAL_SPI_ErrorCallback>
 8008802:	e7e0      	b.n	80087c6 <HAL_SPI_IRQHandler+0xb2>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008804:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8008808:	2b03      	cmp	r3, #3
 800880a:	d0ef      	beq.n	80087ec <HAL_SPI_IRQHandler+0xd8>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800880c:	2100      	movs	r1, #0
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800880e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008810:	f043 0304 	orr.w	r3, r3, #4
 8008814:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008816:	9101      	str	r1, [sp, #4]
 8008818:	68eb      	ldr	r3, [r5, #12]
 800881a:	9301      	str	r3, [sp, #4]
 800881c:	68ab      	ldr	r3, [r5, #8]
 800881e:	9301      	str	r3, [sp, #4]
 8008820:	9b01      	ldr	r3, [sp, #4]
 8008822:	e7d5      	b.n	80087d0 <HAL_SPI_IRQHandler+0xbc>
 8008824:	08008829 	.word	0x08008829

08008828 <SPI_DMAAbortOnError>:
  hspi->RxXferCount = 0U;
 8008828:	2200      	movs	r2, #0
{
 800882a:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800882c:	6a43      	ldr	r3, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 800882e:	87da      	strh	r2, [r3, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8008830:	4618      	mov	r0, r3
  hspi->TxXferCount = 0U;
 8008832:	86da      	strh	r2, [r3, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8008834:	f7ff ff6c 	bl	8008710 <HAL_SPI_ErrorCallback>
}
 8008838:	bd08      	pop	{r3, pc}
 800883a:	bf00      	nop

0800883c <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800883c:	4770      	bx	lr
 800883e:	bf00      	nop

08008840 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8008840:	2800      	cmp	r0, #0
 8008842:	d048      	beq.n	80088d6 <HAL_TIM_Base_Init+0x96>
  if (htim->State == HAL_TIM_STATE_RESET)
 8008844:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8008848:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800884a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800884e:	4604      	mov	r4, r0
 8008850:	b39b      	cbz	r3, 80088ba <HAL_TIM_Base_Init+0x7a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008852:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008854:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008856:	4e29      	ldr	r6, [pc, #164]	; (80088fc <HAL_TIM_Base_Init+0xbc>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008858:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800885c:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 800885e:	6813      	ldr	r3, [r2, #0]
 8008860:	69a5      	ldr	r5, [r4, #24]
 8008862:	68e0      	ldr	r0, [r4, #12]
 8008864:	6861      	ldr	r1, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008866:	d038      	beq.n	80088da <HAL_TIM_Base_Init+0x9a>
 8008868:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800886c:	d02a      	beq.n	80088c4 <HAL_TIM_Base_Init+0x84>
 800886e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8008872:	42b2      	cmp	r2, r6
 8008874:	d026      	beq.n	80088c4 <HAL_TIM_Base_Init+0x84>
 8008876:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800887a:	42b2      	cmp	r2, r6
 800887c:	d022      	beq.n	80088c4 <HAL_TIM_Base_Init+0x84>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800887e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008882:	432b      	orrs	r3, r5

  TIMx->CR1 = tmpcr1;
 8008884:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008886:	62d0      	str	r0, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008888:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800888a:	2301      	movs	r3, #1
  return HAL_OK;
 800888c:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800888e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008890:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008894:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8008898:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800889c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80088a0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088ac:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80088b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80088b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80088b8:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80088ba:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80088be:	f7ff ffbd 	bl	800883c <HAL_TIM_Base_MspInit>
 80088c2:	e7c6      	b.n	8008852 <HAL_TIM_Base_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 80088c4:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80088ca:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80088cc:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80088ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80088d2:	4333      	orrs	r3, r6
 80088d4:	e7d3      	b.n	800887e <HAL_TIM_Base_Init+0x3e>
    return HAL_ERROR;
 80088d6:	2001      	movs	r0, #1
}
 80088d8:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80088da:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80088e0:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80088e2:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80088e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80088e8:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80088ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088ee:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80088f0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80088f2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80088f4:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80088f6:	6963      	ldr	r3, [r4, #20]
 80088f8:	6313      	str	r3, [r2, #48]	; 0x30
 80088fa:	e7c6      	b.n	800888a <HAL_TIM_Base_Init+0x4a>
 80088fc:	40012c00 	.word	0x40012c00

08008900 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8008900:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008904:	2b01      	cmp	r3, #1
 8008906:	d001      	beq.n	800890c <HAL_TIM_Base_Start_IT+0xc>
    return HAL_ERROR;
 8008908:	2001      	movs	r0, #1
 800890a:	4770      	bx	lr
  htim->State = HAL_TIM_STATE_BUSY;
 800890c:	2202      	movs	r2, #2
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800890e:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8008910:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008914:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008916:	490e      	ldr	r1, [pc, #56]	; (8008950 <HAL_TIM_Base_Start_IT+0x50>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008918:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800891c:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800891e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008920:	d00f      	beq.n	8008942 <HAL_TIM_Base_Start_IT+0x42>
 8008922:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008926:	d00c      	beq.n	8008942 <HAL_TIM_Base_Start_IT+0x42>
 8008928:	4a0a      	ldr	r2, [pc, #40]	; (8008954 <HAL_TIM_Base_Start_IT+0x54>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d009      	beq.n	8008942 <HAL_TIM_Base_Start_IT+0x42>
 800892e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008932:	4293      	cmp	r3, r2
 8008934:	d005      	beq.n	8008942 <HAL_TIM_Base_Start_IT+0x42>
    __HAL_TIM_ENABLE(htim);
 8008936:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8008938:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800893a:	f042 0201 	orr.w	r2, r2, #1
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008942:	689a      	ldr	r2, [r3, #8]
 8008944:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008948:	2a06      	cmp	r2, #6
 800894a:	d1f4      	bne.n	8008936 <HAL_TIM_Base_Start_IT+0x36>
  return HAL_OK;
 800894c:	2000      	movs	r0, #0
}
 800894e:	4770      	bx	lr
 8008950:	40012c00 	.word	0x40012c00
 8008954:	40000400 	.word	0x40000400

08008958 <HAL_TIM_OC_DelayElapsedCallback>:
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop

0800895c <HAL_TIM_IC_CaptureCallback>:
 800895c:	4770      	bx	lr
 800895e:	bf00      	nop

08008960 <HAL_TIM_PWM_PulseFinishedCallback>:
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop

08008964 <HAL_TIM_TriggerCallback>:
 8008964:	4770      	bx	lr
 8008966:	bf00      	nop

08008968 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008968:	6803      	ldr	r3, [r0, #0]
{
 800896a:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800896c:	691a      	ldr	r2, [r3, #16]
{
 800896e:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008970:	0791      	lsls	r1, r2, #30
 8008972:	d502      	bpl.n	800897a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008974:	68da      	ldr	r2, [r3, #12]
 8008976:	0792      	lsls	r2, r2, #30
 8008978:	d45f      	bmi.n	8008a3a <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800897a:	691a      	ldr	r2, [r3, #16]
 800897c:	0750      	lsls	r0, r2, #29
 800897e:	d502      	bpl.n	8008986 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008980:	68da      	ldr	r2, [r3, #12]
 8008982:	0751      	lsls	r1, r2, #29
 8008984:	d446      	bmi.n	8008a14 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008986:	691a      	ldr	r2, [r3, #16]
 8008988:	0712      	lsls	r2, r2, #28
 800898a:	d502      	bpl.n	8008992 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800898c:	68da      	ldr	r2, [r3, #12]
 800898e:	0710      	lsls	r0, r2, #28
 8008990:	d42e      	bmi.n	80089f0 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008992:	691a      	ldr	r2, [r3, #16]
 8008994:	06d2      	lsls	r2, r2, #27
 8008996:	d502      	bpl.n	800899e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008998:	68da      	ldr	r2, [r3, #12]
 800899a:	06d0      	lsls	r0, r2, #27
 800899c:	d418      	bmi.n	80089d0 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800899e:	691a      	ldr	r2, [r3, #16]
 80089a0:	07d1      	lsls	r1, r2, #31
 80089a2:	d502      	bpl.n	80089aa <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80089a4:	68da      	ldr	r2, [r3, #12]
 80089a6:	07d2      	lsls	r2, r2, #31
 80089a8:	d45d      	bmi.n	8008a66 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80089aa:	691a      	ldr	r2, [r3, #16]
 80089ac:	0610      	lsls	r0, r2, #24
 80089ae:	d502      	bpl.n	80089b6 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089b0:	68da      	ldr	r2, [r3, #12]
 80089b2:	0611      	lsls	r1, r2, #24
 80089b4:	d45f      	bmi.n	8008a76 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80089b6:	691a      	ldr	r2, [r3, #16]
 80089b8:	0652      	lsls	r2, r2, #25
 80089ba:	d502      	bpl.n	80089c2 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80089bc:	68da      	ldr	r2, [r3, #12]
 80089be:	0650      	lsls	r0, r2, #25
 80089c0:	d461      	bmi.n	8008a86 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80089c2:	691a      	ldr	r2, [r3, #16]
 80089c4:	0691      	lsls	r1, r2, #26
 80089c6:	d502      	bpl.n	80089ce <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80089c8:	68da      	ldr	r2, [r3, #12]
 80089ca:	0692      	lsls	r2, r2, #26
 80089cc:	d443      	bmi.n	8008a56 <HAL_TIM_IRQHandler+0xee>
}
 80089ce:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80089d0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089d4:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80089d6:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80089d8:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80089da:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80089dc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089e0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80089e2:	d064      	beq.n	8008aae <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80089e4:	f7ff ffba 	bl	800895c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089e8:	2200      	movs	r2, #0
 80089ea:	6823      	ldr	r3, [r4, #0]
 80089ec:	7722      	strb	r2, [r4, #28]
 80089ee:	e7d6      	b.n	800899e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80089f0:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089f4:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80089f6:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80089f8:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80089fa:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80089fc:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089fe:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a00:	d152      	bne.n	8008aa8 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a02:	f7ff ffa9 	bl	8008958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a06:	4620      	mov	r0, r4
 8008a08:	f7ff ffaa 	bl	8008960 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	6823      	ldr	r3, [r4, #0]
 8008a10:	7722      	strb	r2, [r4, #28]
 8008a12:	e7be      	b.n	8008992 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a14:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a18:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a1a:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a1c:	699b      	ldr	r3, [r3, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8008a1e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a20:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a24:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a26:	d13c      	bne.n	8008aa2 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a28:	f7ff ff96 	bl	8008958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a2c:	4620      	mov	r0, r4
 8008a2e:	f7ff ff97 	bl	8008960 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a32:	2200      	movs	r2, #0
 8008a34:	6823      	ldr	r3, [r4, #0]
 8008a36:	7722      	strb	r2, [r4, #28]
 8008a38:	e7a5      	b.n	8008986 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a3a:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a3e:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a40:	6119      	str	r1, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a42:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a44:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a46:	079b      	lsls	r3, r3, #30
 8008a48:	d025      	beq.n	8008a96 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8008a4a:	f7ff ff87 	bl	800895c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a4e:	2200      	movs	r2, #0
 8008a50:	6823      	ldr	r3, [r4, #0]
 8008a52:	7722      	strb	r2, [r4, #28]
 8008a54:	e791      	b.n	800897a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a56:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8008a5a:	4620      	mov	r0, r4
}
 8008a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a60:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008a62:	f000 b82b 	b.w	8008abc <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008a66:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8008a6a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008a6c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008a6e:	f7fc fd69 	bl	8005544 <HAL_TIM_PeriodElapsedCallback>
 8008a72:	6823      	ldr	r3, [r4, #0]
 8008a74:	e799      	b.n	80089aa <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008a76:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8008a7a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008a7c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008a7e:	f000 f81f 	bl	8008ac0 <HAL_TIMEx_BreakCallback>
 8008a82:	6823      	ldr	r3, [r4, #0]
 8008a84:	e797      	b.n	80089b6 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008a86:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8008a8a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008a8c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008a8e:	f7ff ff69 	bl	8008964 <HAL_TIM_TriggerCallback>
 8008a92:	6823      	ldr	r3, [r4, #0]
 8008a94:	e795      	b.n	80089c2 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a96:	f7ff ff5f 	bl	8008958 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	f7ff ff60 	bl	8008960 <HAL_TIM_PWM_PulseFinishedCallback>
 8008aa0:	e7d5      	b.n	8008a4e <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8008aa2:	f7ff ff5b 	bl	800895c <HAL_TIM_IC_CaptureCallback>
 8008aa6:	e7c4      	b.n	8008a32 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8008aa8:	f7ff ff58 	bl	800895c <HAL_TIM_IC_CaptureCallback>
 8008aac:	e7ae      	b.n	8008a0c <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aae:	f7ff ff53 	bl	8008958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	f7ff ff54 	bl	8008960 <HAL_TIM_PWM_PulseFinishedCallback>
 8008ab8:	e796      	b.n	80089e8 <HAL_TIM_IRQHandler+0x80>
 8008aba:	bf00      	nop

08008abc <HAL_TIMEx_CommutCallback>:
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop

08008ac0 <HAL_TIMEx_BreakCallback>:
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop

08008ac4 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ac4:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8008ac8:	b983      	cbnz	r3, 8008aec <osKernelInitialize+0x28>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008aca:	f3ef 8310 	mrs	r3, PRIMASK
 8008ace:	b96b      	cbnz	r3, 8008aec <osKernelInitialize+0x28>
 8008ad0:	4b08      	ldr	r3, [pc, #32]	; (8008af4 <osKernelInitialize+0x30>)
 8008ad2:	6818      	ldr	r0, [r3, #0]
 8008ad4:	2802      	cmp	r0, #2
 8008ad6:	d003      	beq.n	8008ae0 <osKernelInitialize+0x1c>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8008ad8:	b928      	cbnz	r0, 8008ae6 <osKernelInitialize+0x22>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8008ada:	2201      	movs	r2, #1
 8008adc:	601a      	str	r2, [r3, #0]
 8008ade:	4770      	bx	lr
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008ae0:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8008ae4:	b913      	cbnz	r3, 8008aec <osKernelInitialize+0x28>
      stat = osOK;
    } else {
      stat = osError;
 8008ae6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }
  }

  return (stat);
}
 8008aea:	4770      	bx	lr
    stat = osErrorISR;
 8008aec:	f06f 0005 	mvn.w	r0, #5
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop
 8008af4:	20001b78 	.word	0x20001b78

08008af8 <osKernelStart>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008af8:	f3ef 8305 	mrs	r3, IPSR
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8008afc:	b9c3      	cbnz	r3, 8008b30 <osKernelStart+0x38>
osStatus_t osKernelStart (void) {
 8008afe:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b00:	f3ef 8410 	mrs	r4, PRIMASK
  if (IS_IRQ()) {
 8008b04:	b98c      	cbnz	r4, 8008b2a <osKernelStart+0x32>
 8008b06:	4b0c      	ldr	r3, [pc, #48]	; (8008b38 <osKernelStart+0x40>)
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	2a02      	cmp	r2, #2
 8008b0c:	d007      	beq.n	8008b1e <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8008b0e:	2a01      	cmp	r2, #1
 8008b10:	d108      	bne.n	8008b24 <osKernelStart+0x2c>
      KernelState = osKernelRunning;
 8008b12:	2202      	movs	r2, #2
 8008b14:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8008b16:	f000 ff8b 	bl	8009a30 <vTaskStartScheduler>
      stat = osOK;
 8008b1a:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8008b1c:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008b1e:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8008b22:	b913      	cbnz	r3, 8008b2a <osKernelStart+0x32>
      stat = osError;
 8008b24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8008b28:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8008b2a:	f06f 0005 	mvn.w	r0, #5
}
 8008b2e:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8008b30:	f06f 0005 	mvn.w	r0, #5
}
 8008b34:	4770      	bx	lr
 8008b36:	bf00      	nop
 8008b38:	20001b78 	.word	0x20001b78

08008b3c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008b3e:	2400      	movs	r4, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008b40:	b087      	sub	sp, #28
  hTask = NULL;
 8008b42:	9405      	str	r4, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b44:	f3ef 8505 	mrs	r5, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8008b48:	2d00      	cmp	r5, #0
 8008b4a:	d135      	bne.n	8008bb8 <osThreadNew+0x7c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d138      	bne.n	8008bc6 <osThreadNew+0x8a>
 8008b54:	4b25      	ldr	r3, [pc, #148]	; (8008bec <osThreadNew+0xb0>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	d030      	beq.n	8008bbe <osThreadNew+0x82>
 8008b5c:	b398      	cbz	r0, 8008bc6 <osThreadNew+0x8a>
 8008b5e:	460b      	mov	r3, r1
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8008b60:	2100      	movs	r1, #0
 8008b62:	f88d 1013 	strb.w	r1, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8008b66:	b1e2      	cbz	r2, 8008ba2 <osThreadNew+0x66>
      if (attr->name != NULL) {
 8008b68:	6811      	ldr	r1, [r2, #0]
 8008b6a:	b399      	cbz	r1, 8008bd4 <osThreadNew+0x98>
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8008b6c:	6994      	ldr	r4, [r2, #24]
 8008b6e:	b36c      	cbz	r4, 8008bcc <osThreadNew+0x90>
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008b70:	1e65      	subs	r5, r4, #1
 8008b72:	2d37      	cmp	r5, #55	; 0x37
 8008b74:	d820      	bhi.n	8008bb8 <osThreadNew+0x7c>
 8008b76:	6855      	ldr	r5, [r2, #4]
 8008b78:	07ed      	lsls	r5, r5, #31
 8008b7a:	d41d      	bmi.n	8008bb8 <osThreadNew+0x7c>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8008b7c:	6955      	ldr	r5, [r2, #20]
 8008b7e:	bb3d      	cbnz	r5, 8008bd0 <osThreadNew+0x94>
    stack = configMINIMAL_STACK_SIZE;
 8008b80:	2780      	movs	r7, #128	; 0x80
 8008b82:	e9d2 6c02 	ldrd	r6, ip, [r2, #8]
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b86:	b346      	cbz	r6, 8008bda <osThreadNew+0x9e>
 8008b88:	f1bc 0f63 	cmp.w	ip, #99	; 0x63
 8008b8c:	d91b      	bls.n	8008bc6 <osThreadNew+0x8a>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008b8e:	6912      	ldr	r2, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b90:	b1ca      	cbz	r2, 8008bc6 <osThreadNew+0x8a>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008b92:	b1c5      	cbz	r5, 8008bc6 <osThreadNew+0x8a>
    else {
      mem = 0;
    }

    if (mem == 1) {
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b94:	e9cd 2601 	strd	r2, r6, [sp, #4]
 8008b98:	9400      	str	r4, [sp, #0]
 8008b9a:	463a      	mov	r2, r7
 8008b9c:	f000 fe60 	bl	8009860 <xTaskCreateStatic>
 8008ba0:	e00b      	b.n	8008bba <osThreadNew+0x7e>
 8008ba2:	2280      	movs	r2, #128	; 0x80
    prio  = (UBaseType_t)osPriorityNormal;
 8008ba4:	2418      	movs	r4, #24
    name  = &empty;
 8008ba6:	f10d 0113 	add.w	r1, sp, #19
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008baa:	ad05      	add	r5, sp, #20
 8008bac:	e9cd 4500 	strd	r4, r5, [sp]
 8008bb0:	f000 fe8e 	bl	80098d0 <xTaskCreate>
 8008bb4:	2801      	cmp	r0, #1
 8008bb6:	d006      	beq.n	8008bc6 <osThreadNew+0x8a>
        return (NULL);
 8008bb8:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 8008bba:	b007      	add	sp, #28
 8008bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008bbe:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (func != NULL)) {
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d0ca      	beq.n	8008b5c <osThreadNew+0x20>
 8008bc6:	9805      	ldr	r0, [sp, #20]
}
 8008bc8:	b007      	add	sp, #28
 8008bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    prio  = (UBaseType_t)osPriorityNormal;
 8008bcc:	2418      	movs	r4, #24
 8008bce:	e7d2      	b.n	8008b76 <osThreadNew+0x3a>
        stack = attr->stack_size / sizeof(StackType_t);
 8008bd0:	08af      	lsrs	r7, r5, #2
 8008bd2:	e7d6      	b.n	8008b82 <osThreadNew+0x46>
    name  = &empty;
 8008bd4:	f10d 0113 	add.w	r1, sp, #19
 8008bd8:	e7c8      	b.n	8008b6c <osThreadNew+0x30>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008bda:	f1bc 0f00 	cmp.w	ip, #0
 8008bde:	d1f2      	bne.n	8008bc6 <osThreadNew+0x8a>
 8008be0:	6912      	ldr	r2, [r2, #16]
 8008be2:	2a00      	cmp	r2, #0
 8008be4:	d1ef      	bne.n	8008bc6 <osThreadNew+0x8a>
 8008be6:	b2ba      	uxth	r2, r7
 8008be8:	e7df      	b.n	8008baa <osThreadNew+0x6e>
 8008bea:	bf00      	nop
 8008bec:	20001b78 	.word	0x20001b78

08008bf0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008bf0:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bf2:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8008bf6:	b983      	cbnz	r3, 8008c1a <osDelay+0x2a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bf8:	f3ef 8310 	mrs	r3, PRIMASK
 8008bfc:	b96b      	cbnz	r3, 8008c1a <osDelay+0x2a>
 8008bfe:	4b08      	ldr	r3, [pc, #32]	; (8008c20 <osDelay+0x30>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	2b02      	cmp	r3, #2
 8008c04:	d005      	beq.n	8008c12 <osDelay+0x22>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8008c06:	b900      	cbnz	r0, 8008c0a <osDelay+0x1a>
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8008c08:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8008c0a:	f001 f8bb 	bl	8009d84 <vTaskDelay>
    stat = osOK;
 8008c0e:	2000      	movs	r0, #0
}
 8008c10:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008c12:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d0f5      	beq.n	8008c06 <osDelay+0x16>
    stat = osErrorISR;
 8008c1a:	f06f 0005 	mvn.w	r0, #5
}
 8008c1e:	bd08      	pop	{r3, pc}
 8008c20:	20001b78 	.word	0x20001b78

08008c24 <vApplicationGetIdleTaskMemory>:
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008c24:	2380      	movs	r3, #128	; 0x80
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008c26:	b430      	push	{r4, r5}
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008c28:	4d03      	ldr	r5, [pc, #12]	; (8008c38 <vApplicationGetIdleTaskMemory+0x14>)
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008c2a:	4c04      	ldr	r4, [pc, #16]	; (8008c3c <vApplicationGetIdleTaskMemory+0x18>)
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008c2c:	6005      	str	r5, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008c2e:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008c30:	6013      	str	r3, [r2, #0]
}
 8008c32:	bc30      	pop	{r4, r5}
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	20001b14 	.word	0x20001b14
 8008c3c:	20001914 	.word	0x20001914

08008c40 <vApplicationGetTimerTaskMemory>:
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008c40:	f44f 7380 	mov.w	r3, #256	; 0x100
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008c44:	b430      	push	{r4, r5}
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008c46:	4d03      	ldr	r5, [pc, #12]	; (8008c54 <vApplicationGetTimerTaskMemory+0x14>)
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008c48:	4c03      	ldr	r4, [pc, #12]	; (8008c58 <vApplicationGetTimerTaskMemory+0x18>)
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008c4a:	6005      	str	r5, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008c4c:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008c4e:	6013      	str	r3, [r2, #0]
}
 8008c50:	bc30      	pop	{r4, r5}
 8008c52:	4770      	bx	lr
 8008c54:	20001f7c 	.word	0x20001f7c
 8008c58:	20001b7c 	.word	0x20001b7c

08008c5c <vListInitialise>:
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008c5c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c60:	2200      	movs	r2, #0
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c62:	f100 0308 	add.w	r3, r0, #8
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008c66:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c68:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c6a:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c6c:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c70:	4770      	bx	lr
 8008c72:	bf00      	nop

08008c74 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008c74:	2300      	movs	r3, #0
 8008c76:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop

08008c7c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8008c7c:	6843      	ldr	r3, [r0, #4]
{
 8008c7e:	b410      	push	{r4}

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c80:	689c      	ldr	r4, [r3, #8]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8008c82:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c84:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008c86:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 8008c88:	3201      	adds	r2, #1
	pxNewListItem->pxNext = pxIndex;
 8008c8a:	604b      	str	r3, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008c8c:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008c8e:	6099      	str	r1, [r3, #8]
}
 8008c90:	bc10      	pop	{r4}
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008c92:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8008c94:	6002      	str	r2, [r0, #0]
}
 8008c96:	4770      	bx	lr

08008c98 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c98:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008c9a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008c9c:	1c6b      	adds	r3, r5, #1
 8008c9e:	d011      	beq.n	8008cc4 <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ca0:	f100 0208 	add.w	r2, r0, #8
 8008ca4:	e000      	b.n	8008ca8 <vListInsert+0x10>
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	6853      	ldr	r3, [r2, #4]
 8008caa:	681c      	ldr	r4, [r3, #0]
 8008cac:	42ac      	cmp	r4, r5
 8008cae:	d9fa      	bls.n	8008ca6 <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8008cb0:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8008cb2:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8008cb4:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008cb6:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008cb8:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8008cba:	6051      	str	r1, [r2, #4]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008cbc:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8008cbe:	6004      	str	r4, [r0, #0]
}
 8008cc0:	bc30      	pop	{r4, r5}
 8008cc2:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8008cc4:	6902      	ldr	r2, [r0, #16]
 8008cc6:	6853      	ldr	r3, [r2, #4]
 8008cc8:	e7f2      	b.n	8008cb0 <vListInsert+0x18>
 8008cca:	bf00      	nop

08008ccc <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008ccc:	6903      	ldr	r3, [r0, #16]
{
 8008cce:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008cd0:	e9d0 2101 	ldrd	r2, r1, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008cd4:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008cd6:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008cd8:	6881      	ldr	r1, [r0, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8008cda:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008cdc:	604a      	str	r2, [r1, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008cde:	bf08      	it	eq
 8008ce0:	6059      	streq	r1, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008ce2:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8008ce4:	681a      	ldr	r2, [r3, #0]
	pxItemToRemove->pvContainer = NULL;
 8008ce6:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8008ce8:	3a01      	subs	r2, #1
 8008cea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008cec:	6818      	ldr	r0, [r3, #0]
}
 8008cee:	bc10      	pop	{r4}
 8008cf0:	4770      	bx	lr
 8008cf2:	bf00      	nop

08008cf4 <xQueueGenericReset>:

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8008cf4:	b1e8      	cbz	r0, 8008d32 <xQueueGenericReset+0x3e>
{
 8008cf6:	b570      	push	{r4, r5, r6, lr}
 8008cf8:	4604      	mov	r4, r0
 8008cfa:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008cfc:	2600      	movs	r6, #0
	taskENTER_CRITICAL();
 8008cfe:	f001 fc61 	bl	800a5c4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008d02:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->cRxLock = queueUNLOCKED;
 8008d06:	20ff      	movs	r0, #255	; 0xff
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008d08:	fb03 f302 	mul.w	r3, r3, r2
 8008d0c:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008d0e:	1a9a      	subs	r2, r3, r2
 8008d10:	440a      	add	r2, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008d12:	440b      	add	r3, r1
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008d14:	63a6      	str	r6, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008d16:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008d18:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008d1c:	e9c4 3101 	strd	r3, r1, [r4, #4]
		pxQueue->cTxLock = queueUNLOCKED;
 8008d20:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008d24:	b975      	cbnz	r5, 8008d44 <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d26:	6923      	ldr	r3, [r4, #16]
 8008d28:	b9ab      	cbnz	r3, 8008d56 <xQueueGenericReset+0x62>
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
 8008d2a:	f001 fc6d 	bl	800a608 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8008d2e:	2001      	movs	r0, #1
 8008d30:	bd70      	pop	{r4, r5, r6, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d36:	f383 8811 	msr	BASEPRI, r3
 8008d3a:	f3bf 8f6f 	isb	sy
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	e7fe      	b.n	8008d42 <xQueueGenericReset+0x4e>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008d44:	f104 0010 	add.w	r0, r4, #16
 8008d48:	f7ff ff88 	bl	8008c5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008d4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008d50:	f7ff ff84 	bl	8008c5c <vListInitialise>
 8008d54:	e7e9      	b.n	8008d2a <xQueueGenericReset+0x36>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d56:	f104 0010 	add.w	r0, r4, #16
 8008d5a:	f001 f915 	bl	8009f88 <xTaskRemoveFromEventList>
 8008d5e:	2800      	cmp	r0, #0
 8008d60:	d0e3      	beq.n	8008d2a <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8008d62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d66:	4b03      	ldr	r3, [pc, #12]	; (8008d74 <xQueueGenericReset+0x80>)
 8008d68:	601a      	str	r2, [r3, #0]
 8008d6a:	f3bf 8f4f 	dsb	sy
 8008d6e:	f3bf 8f6f 	isb	sy
 8008d72:	e7da      	b.n	8008d2a <xQueueGenericReset+0x36>
 8008d74:	e000ed04 	.word	0xe000ed04

08008d78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008d78:	b530      	push	{r4, r5, lr}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	f89d 5018 	ldrb.w	r5, [sp, #24]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008d80:	b940      	cbnz	r0, 8008d94 <xQueueGenericCreateStatic+0x1c>
 8008d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d86:	f383 8811 	msr	BASEPRI, r3
 8008d8a:	f3bf 8f6f 	isb	sy
 8008d8e:	f3bf 8f4f 	dsb	sy
 8008d92:	e7fe      	b.n	8008d92 <xQueueGenericCreateStatic+0x1a>
 8008d94:	461c      	mov	r4, r3

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008d96:	b17b      	cbz	r3, 8008db8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008d98:	b37a      	cbz	r2, 8008dfa <xQueueGenericCreateStatic+0x82>
 8008d9a:	b1b1      	cbz	r1, 8008dca <xQueueGenericCreateStatic+0x52>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008d9c:	2350      	movs	r3, #80	; 0x50
 8008d9e:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008da0:	9b01      	ldr	r3, [sp, #4]
 8008da2:	2b50      	cmp	r3, #80	; 0x50
 8008da4:	d01a      	beq.n	8008ddc <xQueueGenericCreateStatic+0x64>
 8008da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008daa:	f383 8811 	msr	BASEPRI, r3
 8008dae:	f3bf 8f6f 	isb	sy
 8008db2:	f3bf 8f4f 	dsb	sy
 8008db6:	e7fe      	b.n	8008db6 <xQueueGenericCreateStatic+0x3e>
 8008db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dbc:	f383 8811 	msr	BASEPRI, r3
 8008dc0:	f3bf 8f6f 	isb	sy
 8008dc4:	f3bf 8f4f 	dsb	sy
 8008dc8:	e7fe      	b.n	8008dc8 <xQueueGenericCreateStatic+0x50>
 8008dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dce:	f383 8811 	msr	BASEPRI, r3
 8008dd2:	f3bf 8f6f 	isb	sy
 8008dd6:	f3bf 8f4f 	dsb	sy
 8008dda:	e7fe      	b.n	8008dda <xQueueGenericCreateStatic+0x62>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
	pxNewQueue->uxItemSize = uxItemSize;
 8008de2:	e9c4 010f 	strd	r0, r1, [r4, #60]	; 0x3c
 8008de6:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008de8:	2101      	movs	r1, #1
 8008dea:	4620      	mov	r0, r4
 8008dec:	f7ff ff82 	bl	8008cf4 <xQueueGenericReset>
	}
 8008df0:	4620      	mov	r0, r4

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008df2:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
	}
 8008df6:	b003      	add	sp, #12
 8008df8:	bd30      	pop	{r4, r5, pc}
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008dfa:	b141      	cbz	r1, 8008e0e <xQueueGenericCreateStatic+0x96>
 8008dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e00:	f383 8811 	msr	BASEPRI, r3
 8008e04:	f3bf 8f6f 	isb	sy
 8008e08:	f3bf 8f4f 	dsb	sy
 8008e0c:	e7fe      	b.n	8008e0c <xQueueGenericCreateStatic+0x94>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008e0e:	2350      	movs	r3, #80	; 0x50
 8008e10:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008e12:	9b01      	ldr	r3, [sp, #4]
 8008e14:	2b50      	cmp	r3, #80	; 0x50
 8008e16:	d1c6      	bne.n	8008da6 <xQueueGenericCreateStatic+0x2e>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	4622      	mov	r2, r4
 8008e1c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008e20:	e7df      	b.n	8008de2 <xQueueGenericCreateStatic+0x6a>
 8008e22:	bf00      	nop

08008e24 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e28:	b085      	sub	sp, #20
 8008e2a:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	f000 8125 	beq.w	800907c <xQueueGenericSend+0x258>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e32:	2900      	cmp	r1, #0
 8008e34:	f000 8115 	beq.w	8009062 <xQueueGenericSend+0x23e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008e38:	2b02      	cmp	r3, #2
 8008e3a:	d10b      	bne.n	8008e54 <xQueueGenericSend+0x30>
 8008e3c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008e3e:	2a01      	cmp	r2, #1
 8008e40:	d008      	beq.n	8008e54 <xQueueGenericSend+0x30>
 8008e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e46:	f383 8811 	msr	BASEPRI, r3
 8008e4a:	f3bf 8f6f 	isb	sy
 8008e4e:	f3bf 8f4f 	dsb	sy
 8008e52:	e7fe      	b.n	8008e52 <xQueueGenericSend+0x2e>
 8008e54:	4604      	mov	r4, r0
 8008e56:	461f      	mov	r7, r3
 8008e58:	460e      	mov	r6, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008e5a:	f001 f933 	bl	800a0c4 <xTaskGetSchedulerState>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	f040 80fc 	bne.w	800905c <xQueueGenericSend+0x238>
 8008e64:	9b01      	ldr	r3, [sp, #4]
 8008e66:	b143      	cbz	r3, 8008e7a <xQueueGenericSend+0x56>
 8008e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e6c:	f383 8811 	msr	BASEPRI, r3
 8008e70:	f3bf 8f6f 	isb	sy
 8008e74:	f3bf 8f4f 	dsb	sy
 8008e78:	e7fe      	b.n	8008e78 <xQueueGenericSend+0x54>
 8008e7a:	469a      	mov	sl, r3
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008e7c:	f001 fba2 	bl	800a5c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e80:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008e82:	6be3      	ldr	r3, [r4, #60]	; 0x3c

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
 8008e84:	f04f 0800 	mov.w	r8, #0
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e88:	429a      	cmp	r2, r3
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
 8008e8a:	f8df 932c 	ldr.w	r9, [pc, #812]	; 80091b8 <xQueueGenericSend+0x394>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e8e:	d375      	bcc.n	8008f7c <xQueueGenericSend+0x158>
 8008e90:	2f02      	cmp	r7, #2
 8008e92:	f000 80fc 	beq.w	800908e <xQueueGenericSend+0x26a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e96:	9d01      	ldr	r5, [sp, #4]
 8008e98:	2d00      	cmp	r5, #0
 8008e9a:	f000 8161 	beq.w	8009160 <xQueueGenericSend+0x33c>
				else if( xEntryTimeSet == pdFALSE )
 8008e9e:	f1ba 0f00 	cmp.w	sl, #0
 8008ea2:	d102      	bne.n	8008eaa <xQueueGenericSend+0x86>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ea4:	a802      	add	r0, sp, #8
 8008ea6:	f001 f8b5 	bl	800a014 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8008eaa:	f001 fbad 	bl	800a608 <vPortExitCritical>
		vTaskSuspendAll();
 8008eae:	f000 fe31 	bl	8009b14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008eb2:	f001 fb87 	bl	800a5c4 <vPortEnterCritical>
 8008eb6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008eba:	2bff      	cmp	r3, #255	; 0xff
 8008ebc:	bf08      	it	eq
 8008ebe:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8008ec2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008ec6:	2bff      	cmp	r3, #255	; 0xff
 8008ec8:	bf08      	it	eq
 8008eca:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8008ece:	f001 fb9b 	bl	800a608 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008ed2:	a901      	add	r1, sp, #4
 8008ed4:	a802      	add	r0, sp, #8
 8008ed6:	f001 f8a9 	bl	800a02c <xTaskCheckForTimeOut>
 8008eda:	2800      	cmp	r0, #0
 8008edc:	f040 8126 	bne.w	800912c <xQueueGenericSend+0x308>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008ee0:	f001 fb70 	bl	800a5c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008ee4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008ee6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d06a      	beq.n	8008fc2 <xQueueGenericSend+0x19e>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8008eec:	f001 fb8c 	bl	800a608 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008ef0:	f001 fb68 	bl	800a5c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008ef4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008ef8:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008efa:	2d00      	cmp	r5, #0
 8008efc:	dd11      	ble.n	8008f22 <xQueueGenericSend+0xfe>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008efe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f00:	b17b      	cbz	r3, 8008f22 <xQueueGenericSend+0xfe>
 8008f02:	f104 0a24 	add.w	sl, r4, #36	; 0x24
 8008f06:	e001      	b.n	8008f0c <xQueueGenericSend+0xe8>
 8008f08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f0a:	b153      	cbz	r3, 8008f22 <xQueueGenericSend+0xfe>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f0c:	4650      	mov	r0, sl
 8008f0e:	f001 f83b 	bl	8009f88 <xTaskRemoveFromEventList>
 8008f12:	b108      	cbz	r0, 8008f18 <xQueueGenericSend+0xf4>
						vTaskMissedYield();
 8008f14:	f001 f8d0 	bl	800a0b8 <vTaskMissedYield>
 8008f18:	3d01      	subs	r5, #1
 8008f1a:	b2eb      	uxtb	r3, r5
 8008f1c:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d1f2      	bne.n	8008f08 <xQueueGenericSend+0xe4>
		pxQueue->cTxLock = queueUNLOCKED;
 8008f22:	23ff      	movs	r3, #255	; 0xff
 8008f24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008f28:	f001 fb6e 	bl	800a608 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008f2c:	f001 fb4a 	bl	800a5c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008f30:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008f34:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f36:	2d00      	cmp	r5, #0
 8008f38:	dd11      	ble.n	8008f5e <xQueueGenericSend+0x13a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f3a:	6923      	ldr	r3, [r4, #16]
 8008f3c:	b17b      	cbz	r3, 8008f5e <xQueueGenericSend+0x13a>
 8008f3e:	f104 0a10 	add.w	sl, r4, #16
 8008f42:	e001      	b.n	8008f48 <xQueueGenericSend+0x124>
 8008f44:	6923      	ldr	r3, [r4, #16]
 8008f46:	b153      	cbz	r3, 8008f5e <xQueueGenericSend+0x13a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f48:	4650      	mov	r0, sl
 8008f4a:	f001 f81d 	bl	8009f88 <xTaskRemoveFromEventList>
 8008f4e:	b108      	cbz	r0, 8008f54 <xQueueGenericSend+0x130>
					vTaskMissedYield();
 8008f50:	f001 f8b2 	bl	800a0b8 <vTaskMissedYield>
 8008f54:	3d01      	subs	r5, #1
 8008f56:	b2eb      	uxtb	r3, r5
 8008f58:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1f2      	bne.n	8008f44 <xQueueGenericSend+0x120>
		pxQueue->cRxLock = queueUNLOCKED;
 8008f5e:	23ff      	movs	r3, #255	; 0xff
 8008f60:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008f64:	f001 fb50 	bl	800a608 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8008f68:	f000 fe86 	bl	8009c78 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8008f6c:	f001 fb2a 	bl	800a5c4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f70:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008f72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008f74:	f04f 0a01 	mov.w	sl, #1
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d289      	bcs.n	8008e90 <xQueueGenericSend+0x6c>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008f7c:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f7e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008f80:	2a00      	cmp	r2, #0
 8008f82:	f000 8087 	beq.w	8009094 <xQueueGenericSend+0x270>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8008f86:	4631      	mov	r1, r6
	else if( xPosition == queueSEND_TO_BACK )
 8008f88:	2f00      	cmp	r7, #0
 8008f8a:	f040 80bb 	bne.w	8009104 <xQueueGenericSend+0x2e0>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8008f8e:	68a0      	ldr	r0, [r4, #8]
 8008f90:	f002 fd82 	bl	800ba98 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008f94:	68a3      	ldr	r3, [r4, #8]
 8008f96:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f98:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008f9a:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	f105 0501 	add.w	r5, r5, #1
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008fa2:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008fa4:	d379      	bcc.n	800909a <xQueueGenericSend+0x276>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008fa6:	63a5      	str	r5, [r4, #56]	; 0x38
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fa8:	6822      	ldr	r2, [r4, #0]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008faa:	6a63      	ldr	r3, [r4, #36]	; 0x24
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fac:	60a2      	str	r2, [r4, #8]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d077      	beq.n	80090a2 <xQueueGenericSend+0x27e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fb2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008fb6:	f000 ffe7 	bl	8009f88 <xTaskRemoveFromEventList>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	f040 8082 	bne.w	80090c4 <xQueueGenericSend+0x2a0>
 8008fc0:	e06f      	b.n	80090a2 <xQueueGenericSend+0x27e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008fc2:	f104 0a10 	add.w	sl, r4, #16
	taskEXIT_CRITICAL();
 8008fc6:	f001 fb1f 	bl	800a608 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008fca:	4650      	mov	r0, sl
 8008fcc:	9901      	ldr	r1, [sp, #4]
 8008fce:	f000 ff4d 	bl	8009e6c <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8008fd2:	f001 faf7 	bl	800a5c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008fd6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008fda:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008fdc:	2d00      	cmp	r5, #0
 8008fde:	dd11      	ble.n	8009004 <xQueueGenericSend+0x1e0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fe0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fe2:	b17b      	cbz	r3, 8009004 <xQueueGenericSend+0x1e0>
 8008fe4:	f104 0b24 	add.w	fp, r4, #36	; 0x24
 8008fe8:	e001      	b.n	8008fee <xQueueGenericSend+0x1ca>
 8008fea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fec:	b153      	cbz	r3, 8009004 <xQueueGenericSend+0x1e0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fee:	4658      	mov	r0, fp
 8008ff0:	f000 ffca 	bl	8009f88 <xTaskRemoveFromEventList>
 8008ff4:	b108      	cbz	r0, 8008ffa <xQueueGenericSend+0x1d6>
						vTaskMissedYield();
 8008ff6:	f001 f85f 	bl	800a0b8 <vTaskMissedYield>
 8008ffa:	3d01      	subs	r5, #1
 8008ffc:	b2eb      	uxtb	r3, r5
 8008ffe:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1f2      	bne.n	8008fea <xQueueGenericSend+0x1c6>
		pxQueue->cTxLock = queueUNLOCKED;
 8009004:	23ff      	movs	r3, #255	; 0xff
 8009006:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800900a:	f001 fafd 	bl	800a608 <vPortExitCritical>
	taskENTER_CRITICAL();
 800900e:	f001 fad9 	bl	800a5c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009012:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8009016:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009018:	2d00      	cmp	r5, #0
 800901a:	dc0a      	bgt.n	8009032 <xQueueGenericSend+0x20e>
 800901c:	e00c      	b.n	8009038 <xQueueGenericSend+0x214>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800901e:	4650      	mov	r0, sl
 8009020:	f000 ffb2 	bl	8009f88 <xTaskRemoveFromEventList>
 8009024:	b108      	cbz	r0, 800902a <xQueueGenericSend+0x206>
					vTaskMissedYield();
 8009026:	f001 f847 	bl	800a0b8 <vTaskMissedYield>
 800902a:	3d01      	subs	r5, #1
 800902c:	b2eb      	uxtb	r3, r5
 800902e:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009030:	b113      	cbz	r3, 8009038 <xQueueGenericSend+0x214>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009032:	6923      	ldr	r3, [r4, #16]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d1f2      	bne.n	800901e <xQueueGenericSend+0x1fa>
		pxQueue->cRxLock = queueUNLOCKED;
 8009038:	23ff      	movs	r3, #255	; 0xff
 800903a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800903e:	f001 fae3 	bl	800a608 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8009042:	f000 fe19 	bl	8009c78 <xTaskResumeAll>
 8009046:	2800      	cmp	r0, #0
 8009048:	d190      	bne.n	8008f6c <xQueueGenericSend+0x148>
					portYIELD_WITHIN_API();
 800904a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800904e:	f8c9 3000 	str.w	r3, [r9]
 8009052:	f3bf 8f4f 	dsb	sy
 8009056:	f3bf 8f6f 	isb	sy
 800905a:	e787      	b.n	8008f6c <xQueueGenericSend+0x148>
 800905c:	f04f 0a00 	mov.w	sl, #0
 8009060:	e70c      	b.n	8008e7c <xQueueGenericSend+0x58>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009062:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8009064:	2a00      	cmp	r2, #0
 8009066:	f43f aee7 	beq.w	8008e38 <xQueueGenericSend+0x14>
 800906a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800906e:	f383 8811 	msr	BASEPRI, r3
 8009072:	f3bf 8f6f 	isb	sy
 8009076:	f3bf 8f4f 	dsb	sy
 800907a:	e7fe      	b.n	800907a <xQueueGenericSend+0x256>
 800907c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009080:	f383 8811 	msr	BASEPRI, r3
 8009084:	f3bf 8f6f 	isb	sy
 8009088:	f3bf 8f4f 	dsb	sy
 800908c:	e7fe      	b.n	800908c <xQueueGenericSend+0x268>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800908e:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009090:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009092:	bb02      	cbnz	r2, 80090d6 <xQueueGenericSend+0x2b2>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009094:	6826      	ldr	r6, [r4, #0]
 8009096:	3501      	adds	r5, #1
 8009098:	b14e      	cbz	r6, 80090ae <xQueueGenericSend+0x28a>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800909a:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800909c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d187      	bne.n	8008fb2 <xQueueGenericSend+0x18e>
				taskEXIT_CRITICAL();
 80090a2:	f001 fab1 	bl	800a608 <vPortExitCritical>
				return pdPASS;
 80090a6:	2001      	movs	r0, #1
}
 80090a8:	b005      	add	sp, #20
 80090aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80090ae:	6860      	ldr	r0, [r4, #4]
 80090b0:	f001 f818 	bl	800a0e4 <xTaskPriorityDisinherit>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80090b4:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
				pxQueue->pxMutexHolder = NULL;
 80090b8:	6066      	str	r6, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f47f af79 	bne.w	8008fb2 <xQueueGenericSend+0x18e>
					else if( xYieldRequired != pdFALSE )
 80090c0:	2800      	cmp	r0, #0
 80090c2:	d0ee      	beq.n	80090a2 <xQueueGenericSend+0x27e>
						queueYIELD_IF_USING_PREEMPTION();
 80090c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090c8:	4b3b      	ldr	r3, [pc, #236]	; (80091b8 <xQueueGenericSend+0x394>)
 80090ca:	601a      	str	r2, [r3, #0]
 80090cc:	f3bf 8f4f 	dsb	sy
 80090d0:	f3bf 8f6f 	isb	sy
 80090d4:	e7e5      	b.n	80090a2 <xQueueGenericSend+0x27e>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090d6:	4631      	mov	r1, r6
 80090d8:	68e0      	ldr	r0, [r4, #12]
 80090da:	f002 fcdd 	bl	800ba98 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80090de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80090e0:	68e2      	ldr	r2, [r4, #12]
 80090e2:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80090e4:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80090e6:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80090e8:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80090ea:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80090ec:	d216      	bcs.n	800911c <xQueueGenericSend+0x2f8>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80090ee:	6862      	ldr	r2, [r4, #4]
 80090f0:	4413      	add	r3, r2
 80090f2:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80090f4:	2f02      	cmp	r7, #2
 80090f6:	d011      	beq.n	800911c <xQueueGenericSend+0x2f8>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80090f8:	3501      	adds	r5, #1
 80090fa:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d0cf      	beq.n	80090a2 <xQueueGenericSend+0x27e>
 8009102:	e756      	b.n	8008fb2 <xQueueGenericSend+0x18e>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009104:	68e0      	ldr	r0, [r4, #12]
 8009106:	f002 fcc7 	bl	800ba98 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800910a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800910c:	68e2      	ldr	r2, [r4, #12]
 800910e:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009110:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009112:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009114:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009116:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009118:	d2ec      	bcs.n	80090f4 <xQueueGenericSend+0x2d0>
 800911a:	e7e8      	b.n	80090ee <xQueueGenericSend+0x2ca>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800911c:	2d00      	cmp	r5, #0
 800911e:	d1bc      	bne.n	800909a <xQueueGenericSend+0x276>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009120:	2301      	movs	r3, #1
 8009122:	63a3      	str	r3, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009124:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009126:	2b00      	cmp	r3, #0
 8009128:	d0bb      	beq.n	80090a2 <xQueueGenericSend+0x27e>
 800912a:	e742      	b.n	8008fb2 <xQueueGenericSend+0x18e>
	taskENTER_CRITICAL();
 800912c:	f001 fa4a 	bl	800a5c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009130:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8009134:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009136:	2d00      	cmp	r5, #0
 8009138:	dd16      	ble.n	8009168 <xQueueGenericSend+0x344>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800913a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800913c:	b1a3      	cbz	r3, 8009168 <xQueueGenericSend+0x344>
 800913e:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8009142:	e005      	b.n	8009150 <xQueueGenericSend+0x32c>
 8009144:	3d01      	subs	r5, #1
 8009146:	b2eb      	uxtb	r3, r5
 8009148:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800914a:	b16b      	cbz	r3, 8009168 <xQueueGenericSend+0x344>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800914c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800914e:	b15b      	cbz	r3, 8009168 <xQueueGenericSend+0x344>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009150:	4630      	mov	r0, r6
 8009152:	f000 ff19 	bl	8009f88 <xTaskRemoveFromEventList>
 8009156:	2800      	cmp	r0, #0
 8009158:	d0f4      	beq.n	8009144 <xQueueGenericSend+0x320>
						vTaskMissedYield();
 800915a:	f000 ffad 	bl	800a0b8 <vTaskMissedYield>
 800915e:	e7f1      	b.n	8009144 <xQueueGenericSend+0x320>
					taskEXIT_CRITICAL();
 8009160:	f001 fa52 	bl	800a608 <vPortExitCritical>
					return errQUEUE_FULL;
 8009164:	4628      	mov	r0, r5
 8009166:	e79f      	b.n	80090a8 <xQueueGenericSend+0x284>
		pxQueue->cTxLock = queueUNLOCKED;
 8009168:	23ff      	movs	r3, #255	; 0xff
 800916a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800916e:	f001 fa4b 	bl	800a608 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009172:	f001 fa27 	bl	800a5c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009176:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800917a:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800917c:	2d00      	cmp	r5, #0
 800917e:	dd12      	ble.n	80091a6 <xQueueGenericSend+0x382>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009180:	6923      	ldr	r3, [r4, #16]
 8009182:	b183      	cbz	r3, 80091a6 <xQueueGenericSend+0x382>
 8009184:	f104 0610 	add.w	r6, r4, #16
 8009188:	e005      	b.n	8009196 <xQueueGenericSend+0x372>
 800918a:	3d01      	subs	r5, #1
 800918c:	b2eb      	uxtb	r3, r5
 800918e:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009190:	b14b      	cbz	r3, 80091a6 <xQueueGenericSend+0x382>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009192:	6923      	ldr	r3, [r4, #16]
 8009194:	b13b      	cbz	r3, 80091a6 <xQueueGenericSend+0x382>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009196:	4630      	mov	r0, r6
 8009198:	f000 fef6 	bl	8009f88 <xTaskRemoveFromEventList>
 800919c:	2800      	cmp	r0, #0
 800919e:	d0f4      	beq.n	800918a <xQueueGenericSend+0x366>
					vTaskMissedYield();
 80091a0:	f000 ff8a 	bl	800a0b8 <vTaskMissedYield>
 80091a4:	e7f1      	b.n	800918a <xQueueGenericSend+0x366>
		pxQueue->cRxLock = queueUNLOCKED;
 80091a6:	23ff      	movs	r3, #255	; 0xff
 80091a8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80091ac:	f001 fa2c 	bl	800a608 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80091b0:	f000 fd62 	bl	8009c78 <xTaskResumeAll>
			return errQUEUE_FULL;
 80091b4:	2000      	movs	r0, #0
 80091b6:	e777      	b.n	80090a8 <xQueueGenericSend+0x284>
 80091b8:	e000ed04 	.word	0xe000ed04

080091bc <xQueueReceive>:
{
 80091bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091c0:	b084      	sub	sp, #16
 80091c2:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80091c4:	2800      	cmp	r0, #0
 80091c6:	f000 8143 	beq.w	8009450 <xQueueReceive+0x294>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091ca:	2900      	cmp	r1, #0
 80091cc:	f000 8133 	beq.w	8009436 <xQueueReceive+0x27a>
 80091d0:	4604      	mov	r4, r0
 80091d2:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091d4:	f000 ff76 	bl	800a0c4 <xTaskGetSchedulerState>
 80091d8:	b950      	cbnz	r0, 80091f0 <xQueueReceive+0x34>
 80091da:	9b01      	ldr	r3, [sp, #4]
 80091dc:	b143      	cbz	r3, 80091f0 <xQueueReceive+0x34>
 80091de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091e2:	f383 8811 	msr	BASEPRI, r3
 80091e6:	f3bf 8f6f 	isb	sy
 80091ea:	f3bf 8f4f 	dsb	sy
 80091ee:	e7fe      	b.n	80091ee <xQueueReceive+0x32>
		taskENTER_CRITICAL();
 80091f0:	f001 f9e8 	bl	800a5c4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80091f4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80091f6:	2d00      	cmp	r5, #0
 80091f8:	f040 80ba 	bne.w	8009370 <xQueueReceive+0x1b4>
				if( xTicksToWait == ( TickType_t ) 0 )
 80091fc:	9b01      	ldr	r3, [sp, #4]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d06a      	beq.n	80092d8 <xQueueReceive+0x11c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009202:	a802      	add	r0, sp, #8
		prvLockQueue( pxQueue );
 8009204:	46a8      	mov	r8, r5
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009206:	f000 ff05 	bl	800a014 <vTaskInternalSetTimeOutState>
					portYIELD_WITHIN_API();
 800920a:	f8df 9274 	ldr.w	r9, [pc, #628]	; 8009480 <xQueueReceive+0x2c4>
 800920e:	f104 0624 	add.w	r6, r4, #36	; 0x24
		taskEXIT_CRITICAL();
 8009212:	f001 f9f9 	bl	800a608 <vPortExitCritical>
		vTaskSuspendAll();
 8009216:	f000 fc7d 	bl	8009b14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800921a:	f001 f9d3 	bl	800a5c4 <vPortEnterCritical>
 800921e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009222:	2bff      	cmp	r3, #255	; 0xff
 8009224:	bf08      	it	eq
 8009226:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 800922a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800922e:	2bff      	cmp	r3, #255	; 0xff
 8009230:	bf08      	it	eq
 8009232:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8009236:	f001 f9e7 	bl	800a608 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800923a:	a901      	add	r1, sp, #4
 800923c:	a802      	add	r0, sp, #8
 800923e:	f000 fef5 	bl	800a02c <xTaskCheckForTimeOut>
 8009242:	2800      	cmp	r0, #0
 8009244:	d14e      	bne.n	80092e4 <xQueueReceive+0x128>
	taskENTER_CRITICAL();
 8009246:	f001 f9bd 	bl	800a5c4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800924a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800924c:	2b00      	cmp	r3, #0
 800924e:	f000 80a8 	beq.w	80093a2 <xQueueReceive+0x1e6>
	taskEXIT_CRITICAL();
 8009252:	f001 f9d9 	bl	800a608 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009256:	f001 f9b5 	bl	800a5c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800925a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800925e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009260:	2d00      	cmp	r5, #0
 8009262:	dc0a      	bgt.n	800927a <xQueueReceive+0xbe>
 8009264:	e00c      	b.n	8009280 <xQueueReceive+0xc4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009266:	4630      	mov	r0, r6
 8009268:	f000 fe8e 	bl	8009f88 <xTaskRemoveFromEventList>
 800926c:	b108      	cbz	r0, 8009272 <xQueueReceive+0xb6>
						vTaskMissedYield();
 800926e:	f000 ff23 	bl	800a0b8 <vTaskMissedYield>
 8009272:	3d01      	subs	r5, #1
 8009274:	b2eb      	uxtb	r3, r5
 8009276:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009278:	b113      	cbz	r3, 8009280 <xQueueReceive+0xc4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800927a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800927c:	2b00      	cmp	r3, #0
 800927e:	d1f2      	bne.n	8009266 <xQueueReceive+0xaa>
		pxQueue->cTxLock = queueUNLOCKED;
 8009280:	23ff      	movs	r3, #255	; 0xff
 8009282:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009286:	f001 f9bf 	bl	800a608 <vPortExitCritical>
	taskENTER_CRITICAL();
 800928a:	f001 f99b 	bl	800a5c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800928e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8009292:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009294:	2d00      	cmp	r5, #0
 8009296:	dd10      	ble.n	80092ba <xQueueReceive+0xfe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009298:	6923      	ldr	r3, [r4, #16]
 800929a:	b173      	cbz	r3, 80092ba <xQueueReceive+0xfe>
 800929c:	f104 0a10 	add.w	sl, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092a0:	4650      	mov	r0, sl
 80092a2:	f000 fe71 	bl	8009f88 <xTaskRemoveFromEventList>
 80092a6:	b108      	cbz	r0, 80092ac <xQueueReceive+0xf0>
					vTaskMissedYield();
 80092a8:	f000 ff06 	bl	800a0b8 <vTaskMissedYield>
 80092ac:	3d01      	subs	r5, #1
 80092ae:	b2eb      	uxtb	r3, r5
 80092b0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80092b2:	b113      	cbz	r3, 80092ba <xQueueReceive+0xfe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092b4:	6923      	ldr	r3, [r4, #16]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1f2      	bne.n	80092a0 <xQueueReceive+0xe4>
		pxQueue->cRxLock = queueUNLOCKED;
 80092ba:	23ff      	movs	r3, #255	; 0xff
 80092bc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80092c0:	f001 f9a2 	bl	800a608 <vPortExitCritical>
				( void ) xTaskResumeAll();
 80092c4:	f000 fcd8 	bl	8009c78 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80092c8:	f001 f97c 	bl	800a5c4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092cc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80092ce:	2d00      	cmp	r5, #0
 80092d0:	d14e      	bne.n	8009370 <xQueueReceive+0x1b4>
				if( xTicksToWait == ( TickType_t ) 0 )
 80092d2:	9b01      	ldr	r3, [sp, #4]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d19c      	bne.n	8009212 <xQueueReceive+0x56>
					taskEXIT_CRITICAL();
 80092d8:	f001 f996 	bl	800a608 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80092dc:	2000      	movs	r0, #0
}
 80092de:	b004      	add	sp, #16
 80092e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	taskENTER_CRITICAL();
 80092e4:	f001 f96e 	bl	800a5c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80092e8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80092ec:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80092ee:	2d00      	cmp	r5, #0
 80092f0:	dc0a      	bgt.n	8009308 <xQueueReceive+0x14c>
 80092f2:	e00c      	b.n	800930e <xQueueReceive+0x152>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80092f4:	4630      	mov	r0, r6
 80092f6:	f000 fe47 	bl	8009f88 <xTaskRemoveFromEventList>
 80092fa:	b108      	cbz	r0, 8009300 <xQueueReceive+0x144>
						vTaskMissedYield();
 80092fc:	f000 fedc 	bl	800a0b8 <vTaskMissedYield>
 8009300:	3d01      	subs	r5, #1
 8009302:	b2eb      	uxtb	r3, r5
 8009304:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009306:	b113      	cbz	r3, 800930e <xQueueReceive+0x152>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009308:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800930a:	2b00      	cmp	r3, #0
 800930c:	d1f2      	bne.n	80092f4 <xQueueReceive+0x138>
		pxQueue->cTxLock = queueUNLOCKED;
 800930e:	23ff      	movs	r3, #255	; 0xff
 8009310:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009314:	f001 f978 	bl	800a608 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009318:	f001 f954 	bl	800a5c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800931c:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8009320:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009322:	2d00      	cmp	r5, #0
 8009324:	dd11      	ble.n	800934a <xQueueReceive+0x18e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009326:	6923      	ldr	r3, [r4, #16]
 8009328:	b17b      	cbz	r3, 800934a <xQueueReceive+0x18e>
 800932a:	f104 0a10 	add.w	sl, r4, #16
 800932e:	e001      	b.n	8009334 <xQueueReceive+0x178>
 8009330:	6923      	ldr	r3, [r4, #16]
 8009332:	b153      	cbz	r3, 800934a <xQueueReceive+0x18e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009334:	4650      	mov	r0, sl
 8009336:	f000 fe27 	bl	8009f88 <xTaskRemoveFromEventList>
 800933a:	b108      	cbz	r0, 8009340 <xQueueReceive+0x184>
					vTaskMissedYield();
 800933c:	f000 febc 	bl	800a0b8 <vTaskMissedYield>
 8009340:	3d01      	subs	r5, #1
 8009342:	b2eb      	uxtb	r3, r5
 8009344:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009346:	2b00      	cmp	r3, #0
 8009348:	d1f2      	bne.n	8009330 <xQueueReceive+0x174>
		pxQueue->cRxLock = queueUNLOCKED;
 800934a:	23ff      	movs	r3, #255	; 0xff
 800934c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8009350:	f001 f95a 	bl	800a608 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8009354:	f000 fc90 	bl	8009c78 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8009358:	f001 f934 	bl	800a5c4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800935c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800935e:	2b00      	cmp	r3, #0
 8009360:	d0ba      	beq.n	80092d8 <xQueueReceive+0x11c>
	taskEXIT_CRITICAL();
 8009362:	f001 f951 	bl	800a608 <vPortExitCritical>
		taskENTER_CRITICAL();
 8009366:	f001 f92d 	bl	800a5c4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800936a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800936c:	2d00      	cmp	r5, #0
 800936e:	d0b0      	beq.n	80092d2 <xQueueReceive+0x116>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009370:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8009372:	b15a      	cbz	r2, 800938c <xQueueReceive+0x1d0>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8009374:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009376:	6863      	ldr	r3, [r4, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8009378:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800937a:	4299      	cmp	r1, r3
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800937c:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800937e:	d302      	bcc.n	8009386 <xQueueReceive+0x1ca>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	4619      	mov	r1, r3
 8009384:	60e3      	str	r3, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8009386:	4638      	mov	r0, r7
 8009388:	f002 fb86 	bl	800ba98 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800938c:	3d01      	subs	r5, #1
 800938e:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009390:	6923      	ldr	r3, [r4, #16]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d165      	bne.n	8009462 <xQueueReceive+0x2a6>
				taskEXIT_CRITICAL();
 8009396:	f001 f937 	bl	800a608 <vPortExitCritical>
				return pdPASS;
 800939a:	2001      	movs	r0, #1
}
 800939c:	b004      	add	sp, #16
 800939e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	taskEXIT_CRITICAL();
 80093a2:	f001 f931 	bl	800a608 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80093a6:	9901      	ldr	r1, [sp, #4]
 80093a8:	4630      	mov	r0, r6
 80093aa:	f000 fd5f 	bl	8009e6c <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 80093ae:	f001 f909 	bl	800a5c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80093b2:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80093b6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80093b8:	2d00      	cmp	r5, #0
 80093ba:	dc0a      	bgt.n	80093d2 <xQueueReceive+0x216>
 80093bc:	e00c      	b.n	80093d8 <xQueueReceive+0x21c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093be:	4630      	mov	r0, r6
 80093c0:	f000 fde2 	bl	8009f88 <xTaskRemoveFromEventList>
 80093c4:	b108      	cbz	r0, 80093ca <xQueueReceive+0x20e>
						vTaskMissedYield();
 80093c6:	f000 fe77 	bl	800a0b8 <vTaskMissedYield>
 80093ca:	3d01      	subs	r5, #1
 80093cc:	b2eb      	uxtb	r3, r5
 80093ce:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80093d0:	b113      	cbz	r3, 80093d8 <xQueueReceive+0x21c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d1f2      	bne.n	80093be <xQueueReceive+0x202>
		pxQueue->cTxLock = queueUNLOCKED;
 80093d8:	23ff      	movs	r3, #255	; 0xff
 80093da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80093de:	f001 f913 	bl	800a608 <vPortExitCritical>
	taskENTER_CRITICAL();
 80093e2:	f001 f8ef 	bl	800a5c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80093e6:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80093ea:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80093ec:	2d00      	cmp	r5, #0
 80093ee:	dd10      	ble.n	8009412 <xQueueReceive+0x256>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80093f0:	6923      	ldr	r3, [r4, #16]
 80093f2:	b173      	cbz	r3, 8009412 <xQueueReceive+0x256>
 80093f4:	f104 0a10 	add.w	sl, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80093f8:	4650      	mov	r0, sl
 80093fa:	f000 fdc5 	bl	8009f88 <xTaskRemoveFromEventList>
 80093fe:	b108      	cbz	r0, 8009404 <xQueueReceive+0x248>
					vTaskMissedYield();
 8009400:	f000 fe5a 	bl	800a0b8 <vTaskMissedYield>
 8009404:	3d01      	subs	r5, #1
 8009406:	b2eb      	uxtb	r3, r5
 8009408:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800940a:	b113      	cbz	r3, 8009412 <xQueueReceive+0x256>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800940c:	6923      	ldr	r3, [r4, #16]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d1f2      	bne.n	80093f8 <xQueueReceive+0x23c>
		pxQueue->cRxLock = queueUNLOCKED;
 8009412:	23ff      	movs	r3, #255	; 0xff
 8009414:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8009418:	f001 f8f6 	bl	800a608 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 800941c:	f000 fc2c 	bl	8009c78 <xTaskResumeAll>
 8009420:	2800      	cmp	r0, #0
 8009422:	d1a0      	bne.n	8009366 <xQueueReceive+0x1aa>
					portYIELD_WITHIN_API();
 8009424:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009428:	f8c9 3000 	str.w	r3, [r9]
 800942c:	f3bf 8f4f 	dsb	sy
 8009430:	f3bf 8f6f 	isb	sy
 8009434:	e797      	b.n	8009366 <xQueueReceive+0x1aa>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009436:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009438:	2b00      	cmp	r3, #0
 800943a:	f43f aec9 	beq.w	80091d0 <xQueueReceive+0x14>
 800943e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009442:	f383 8811 	msr	BASEPRI, r3
 8009446:	f3bf 8f6f 	isb	sy
 800944a:	f3bf 8f4f 	dsb	sy
 800944e:	e7fe      	b.n	800944e <xQueueReceive+0x292>
 8009450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009454:	f383 8811 	msr	BASEPRI, r3
 8009458:	f3bf 8f6f 	isb	sy
 800945c:	f3bf 8f4f 	dsb	sy
 8009460:	e7fe      	b.n	8009460 <xQueueReceive+0x2a4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009462:	f104 0010 	add.w	r0, r4, #16
 8009466:	f000 fd8f 	bl	8009f88 <xTaskRemoveFromEventList>
 800946a:	2800      	cmp	r0, #0
 800946c:	d093      	beq.n	8009396 <xQueueReceive+0x1da>
						queueYIELD_IF_USING_PREEMPTION();
 800946e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009472:	4b03      	ldr	r3, [pc, #12]	; (8009480 <xQueueReceive+0x2c4>)
 8009474:	601a      	str	r2, [r3, #0]
 8009476:	f3bf 8f4f 	dsb	sy
 800947a:	f3bf 8f6f 	isb	sy
 800947e:	e78a      	b.n	8009396 <xQueueReceive+0x1da>
 8009480:	e000ed04 	.word	0xe000ed04

08009484 <vQueueAddToRegistry>:

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009484:	4b13      	ldr	r3, [pc, #76]	; (80094d4 <vQueueAddToRegistry+0x50>)
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	b17a      	cbz	r2, 80094aa <vQueueAddToRegistry+0x26>
 800948a:	689a      	ldr	r2, [r3, #8]
 800948c:	b1aa      	cbz	r2, 80094ba <vQueueAddToRegistry+0x36>
 800948e:	691a      	ldr	r2, [r3, #16]
 8009490:	b1aa      	cbz	r2, 80094be <vQueueAddToRegistry+0x3a>
 8009492:	699a      	ldr	r2, [r3, #24]
 8009494:	b1aa      	cbz	r2, 80094c2 <vQueueAddToRegistry+0x3e>
 8009496:	6a1a      	ldr	r2, [r3, #32]
 8009498:	b1aa      	cbz	r2, 80094c6 <vQueueAddToRegistry+0x42>
 800949a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800949c:	b1aa      	cbz	r2, 80094ca <vQueueAddToRegistry+0x46>
 800949e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80094a0:	b112      	cbz	r2, 80094a8 <vQueueAddToRegistry+0x24>
 80094a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094a4:	b19a      	cbz	r2, 80094ce <vQueueAddToRegistry+0x4a>
 80094a6:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094a8:	2206      	movs	r2, #6
	{
 80094aa:	b410      	push	{r4}
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
				xQueueRegistry[ ux ].xHandle = xQueue;
 80094ac:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
 80094b0:	6060      	str	r0, [r4, #4]
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80094b2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80094b6:	bc10      	pop	{r4}
 80094b8:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094ba:	2201      	movs	r2, #1
 80094bc:	e7f5      	b.n	80094aa <vQueueAddToRegistry+0x26>
 80094be:	2202      	movs	r2, #2
 80094c0:	e7f3      	b.n	80094aa <vQueueAddToRegistry+0x26>
 80094c2:	2203      	movs	r2, #3
 80094c4:	e7f1      	b.n	80094aa <vQueueAddToRegistry+0x26>
 80094c6:	2204      	movs	r2, #4
 80094c8:	e7ef      	b.n	80094aa <vQueueAddToRegistry+0x26>
 80094ca:	2205      	movs	r2, #5
 80094cc:	e7ed      	b.n	80094aa <vQueueAddToRegistry+0x26>
 80094ce:	2207      	movs	r2, #7
 80094d0:	e7eb      	b.n	80094aa <vQueueAddToRegistry+0x26>
 80094d2:	bf00      	nop
 80094d4:	20002f7c 	.word	0x20002f7c

080094d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80094d8:	b570      	push	{r4, r5, r6, lr}
 80094da:	4605      	mov	r5, r0
 80094dc:	460c      	mov	r4, r1
 80094de:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80094e0:	f001 f870 	bl	800a5c4 <vPortEnterCritical>
 80094e4:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
 80094e8:	2bff      	cmp	r3, #255	; 0xff
 80094ea:	bf04      	itt	eq
 80094ec:	2300      	moveq	r3, #0
 80094ee:	f885 3044 	strbeq.w	r3, [r5, #68]	; 0x44
 80094f2:	f895 3045 	ldrb.w	r3, [r5, #69]	; 0x45
 80094f6:	2bff      	cmp	r3, #255	; 0xff
 80094f8:	bf04      	itt	eq
 80094fa:	2300      	moveq	r3, #0
 80094fc:	f885 3045 	strbeq.w	r3, [r5, #69]	; 0x45
 8009500:	f001 f882 	bl	800a608 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009504:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8009506:	b92b      	cbnz	r3, 8009514 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009508:	4632      	mov	r2, r6
 800950a:	4621      	mov	r1, r4
 800950c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8009510:	f000 fcf0 	bl	8009ef4 <vTaskPlaceOnEventListRestricted>
	taskENTER_CRITICAL();
 8009514:	f001 f856 	bl	800a5c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009518:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 800951c:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800951e:	2c00      	cmp	r4, #0
 8009520:	dd16      	ble.n	8009550 <vQueueWaitForMessageRestricted+0x78>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009522:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009524:	b1a3      	cbz	r3, 8009550 <vQueueWaitForMessageRestricted+0x78>
 8009526:	f105 0624 	add.w	r6, r5, #36	; 0x24
 800952a:	e005      	b.n	8009538 <vQueueWaitForMessageRestricted+0x60>
 800952c:	3c01      	subs	r4, #1
 800952e:	b2e3      	uxtb	r3, r4
 8009530:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009532:	b16b      	cbz	r3, 8009550 <vQueueWaitForMessageRestricted+0x78>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009534:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009536:	b15b      	cbz	r3, 8009550 <vQueueWaitForMessageRestricted+0x78>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009538:	4630      	mov	r0, r6
 800953a:	f000 fd25 	bl	8009f88 <xTaskRemoveFromEventList>
 800953e:	2800      	cmp	r0, #0
 8009540:	d0f4      	beq.n	800952c <vQueueWaitForMessageRestricted+0x54>
 8009542:	3c01      	subs	r4, #1
						vTaskMissedYield();
 8009544:	f000 fdb8 	bl	800a0b8 <vTaskMissedYield>
 8009548:	b2e3      	uxtb	r3, r4
 800954a:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800954c:	2b00      	cmp	r3, #0
 800954e:	d1f1      	bne.n	8009534 <vQueueWaitForMessageRestricted+0x5c>
		pxQueue->cTxLock = queueUNLOCKED;
 8009550:	23ff      	movs	r3, #255	; 0xff
 8009552:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009556:	f001 f857 	bl	800a608 <vPortExitCritical>
	taskENTER_CRITICAL();
 800955a:	f001 f833 	bl	800a5c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800955e:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8009562:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009564:	2c00      	cmp	r4, #0
 8009566:	dd16      	ble.n	8009596 <vQueueWaitForMessageRestricted+0xbe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009568:	692b      	ldr	r3, [r5, #16]
 800956a:	b1a3      	cbz	r3, 8009596 <vQueueWaitForMessageRestricted+0xbe>
 800956c:	f105 0610 	add.w	r6, r5, #16
 8009570:	e005      	b.n	800957e <vQueueWaitForMessageRestricted+0xa6>
 8009572:	3c01      	subs	r4, #1
 8009574:	b2e3      	uxtb	r3, r4
 8009576:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009578:	b16b      	cbz	r3, 8009596 <vQueueWaitForMessageRestricted+0xbe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800957a:	692b      	ldr	r3, [r5, #16]
 800957c:	b15b      	cbz	r3, 8009596 <vQueueWaitForMessageRestricted+0xbe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800957e:	4630      	mov	r0, r6
 8009580:	f000 fd02 	bl	8009f88 <xTaskRemoveFromEventList>
 8009584:	2800      	cmp	r0, #0
 8009586:	d0f4      	beq.n	8009572 <vQueueWaitForMessageRestricted+0x9a>
 8009588:	3c01      	subs	r4, #1
					vTaskMissedYield();
 800958a:	f000 fd95 	bl	800a0b8 <vTaskMissedYield>
 800958e:	b2e3      	uxtb	r3, r4
 8009590:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009592:	2b00      	cmp	r3, #0
 8009594:	d1f1      	bne.n	800957a <vQueueWaitForMessageRestricted+0xa2>
		pxQueue->cRxLock = queueUNLOCKED;
 8009596:	23ff      	movs	r3, #255	; 0xff
 8009598:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
	}
 800959c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80095a0:	f001 b832 	b.w	800a608 <vPortExitCritical>

080095a4 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80095a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095a8:	4605      	mov	r5, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80095aa:	f001 f80b 	bl	800a5c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80095ae:	4a33      	ldr	r2, [pc, #204]	; (800967c <prvAddNewTaskToReadyList+0xd8>)
		if( pxCurrentTCB == NULL )
 80095b0:	4e33      	ldr	r6, [pc, #204]	; (8009680 <prvAddNewTaskToReadyList+0xdc>)
		uxCurrentNumberOfTasks++;
 80095b2:	6813      	ldr	r3, [r2, #0]
 80095b4:	3301      	adds	r3, #1
 80095b6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80095b8:	6833      	ldr	r3, [r6, #0]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d031      	beq.n	8009622 <prvAddNewTaskToReadyList+0x7e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80095be:	4c31      	ldr	r4, [pc, #196]	; (8009684 <prvAddNewTaskToReadyList+0xe0>)
 80095c0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80095c2:	6823      	ldr	r3, [r4, #0]
 80095c4:	b333      	cbz	r3, 8009614 <prvAddNewTaskToReadyList+0x70>
 80095c6:	4f30      	ldr	r7, [pc, #192]	; (8009688 <prvAddNewTaskToReadyList+0xe4>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80095c8:	4930      	ldr	r1, [pc, #192]	; (800968c <prvAddNewTaskToReadyList+0xe8>)
		uxTaskNumber++;
 80095ca:	4a31      	ldr	r2, [pc, #196]	; (8009690 <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 80095cc:	f8d1 c000 	ldr.w	ip, [r1]
		uxTaskNumber++;
 80095d0:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80095d2:	4584      	cmp	ip, r0
		uxTaskNumber++;
 80095d4:	f103 0301 	add.w	r3, r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 80095d8:	bf38      	it	cc
 80095da:	6008      	strcc	r0, [r1, #0]
 80095dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80095e0:	64ab      	str	r3, [r5, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
 80095e2:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 80095e6:	1d29      	adds	r1, r5, #4
		uxTaskNumber++;
 80095e8:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80095ea:	f7ff fb47 	bl	8008c7c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80095ee:	f001 f80b 	bl	800a608 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80095f2:	6823      	ldr	r3, [r4, #0]
 80095f4:	b163      	cbz	r3, 8009610 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80095f6:	6832      	ldr	r2, [r6, #0]
 80095f8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80095fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d207      	bcs.n	8009610 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009600:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009604:	4b23      	ldr	r3, [pc, #140]	; (8009694 <prvAddNewTaskToReadyList+0xf0>)
 8009606:	601a      	str	r2, [r3, #0]
 8009608:	f3bf 8f4f 	dsb	sy
 800960c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009614:	6833      	ldr	r3, [r6, #0]
 8009616:	4f1c      	ldr	r7, [pc, #112]	; (8009688 <prvAddNewTaskToReadyList+0xe4>)
 8009618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800961a:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 800961c:	bf98      	it	ls
 800961e:	6035      	strls	r5, [r6, #0]
 8009620:	e7d2      	b.n	80095c8 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 8009622:	6035      	str	r5, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009624:	6813      	ldr	r3, [r2, #0]
 8009626:	2b01      	cmp	r3, #1
 8009628:	d003      	beq.n	8009632 <prvAddNewTaskToReadyList+0x8e>
 800962a:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800962c:	4f16      	ldr	r7, [pc, #88]	; (8009688 <prvAddNewTaskToReadyList+0xe4>)
 800962e:	4c15      	ldr	r4, [pc, #84]	; (8009684 <prvAddNewTaskToReadyList+0xe0>)
 8009630:	e7ca      	b.n	80095c8 <prvAddNewTaskToReadyList+0x24>
 8009632:	4f15      	ldr	r7, [pc, #84]	; (8009688 <prvAddNewTaskToReadyList+0xe4>)
 8009634:	463c      	mov	r4, r7
 8009636:	f507 688c 	add.w	r8, r7, #1120	; 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800963a:	4620      	mov	r0, r4
 800963c:	3414      	adds	r4, #20
 800963e:	f7ff fb0d 	bl	8008c5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009642:	45a0      	cmp	r8, r4
 8009644:	d1f9      	bne.n	800963a <prvAddNewTaskToReadyList+0x96>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009646:	f8df 8068 	ldr.w	r8, [pc, #104]	; 80096b0 <prvAddNewTaskToReadyList+0x10c>
	vListInitialise( &xDelayedTaskList2 );
 800964a:	4c13      	ldr	r4, [pc, #76]	; (8009698 <prvAddNewTaskToReadyList+0xf4>)
	vListInitialise( &xDelayedTaskList1 );
 800964c:	4640      	mov	r0, r8
 800964e:	f7ff fb05 	bl	8008c5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009652:	4620      	mov	r0, r4
 8009654:	f7ff fb02 	bl	8008c5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009658:	4810      	ldr	r0, [pc, #64]	; (800969c <prvAddNewTaskToReadyList+0xf8>)
 800965a:	f7ff faff 	bl	8008c5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800965e:	4810      	ldr	r0, [pc, #64]	; (80096a0 <prvAddNewTaskToReadyList+0xfc>)
 8009660:	f7ff fafc 	bl	8008c5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009664:	480f      	ldr	r0, [pc, #60]	; (80096a4 <prvAddNewTaskToReadyList+0x100>)
 8009666:	f7ff faf9 	bl	8008c5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800966a:	4a0f      	ldr	r2, [pc, #60]	; (80096a8 <prvAddNewTaskToReadyList+0x104>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800966c:	4b0f      	ldr	r3, [pc, #60]	; (80096ac <prvAddNewTaskToReadyList+0x108>)
	pxDelayedTaskList = &xDelayedTaskList1;
 800966e:	f8c2 8000 	str.w	r8, [r2]
 8009672:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009674:	601c      	str	r4, [r3, #0]
 8009676:	4c03      	ldr	r4, [pc, #12]	; (8009684 <prvAddNewTaskToReadyList+0xe0>)
 8009678:	e7a6      	b.n	80095c8 <prvAddNewTaskToReadyList+0x24>
 800967a:	bf00      	nop
 800967c:	20002450 	.word	0x20002450
 8009680:	20001fe0 	.word	0x20001fe0
 8009684:	200024ac 	.word	0x200024ac
 8009688:	20001fec 	.word	0x20001fec
 800968c:	20002464 	.word	0x20002464
 8009690:	20002460 	.word	0x20002460
 8009694:	e000ed04 	.word	0xe000ed04
 8009698:	2000247c 	.word	0x2000247c
 800969c:	20002498 	.word	0x20002498
 80096a0:	200024c4 	.word	0x200024c4
 80096a4:	200024b0 	.word	0x200024b0
 80096a8:	20001fe4 	.word	0x20001fe4
 80096ac:	20001fe8 	.word	0x20001fe8
 80096b0:	20002468 	.word	0x20002468

080096b4 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80096b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096b8:	468a      	mov	sl, r1
 80096ba:	e9dd 570a 	ldrd	r5, r7, [sp, #40]	; 0x28
 80096be:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80096c0:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 80096c4:	465a      	mov	r2, fp
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80096c6:	4680      	mov	r8, r0
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80096c8:	21a5      	movs	r1, #165	; 0xa5
 80096ca:	6b20      	ldr	r0, [r4, #48]	; 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80096cc:	4699      	mov	r9, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80096ce:	f002 fa07 	bl	800bae0 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80096d2:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80096d4:	f1ab 0b04 	sub.w	fp, fp, #4
 80096d8:	445e      	add	r6, fp
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80096da:	f026 0607 	bic.w	r6, r6, #7
 80096de:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80096e2:	6466      	str	r6, [r4, #68]	; 0x44
 80096e4:	f10a 0a0f 	add.w	sl, sl, #15
 80096e8:	f104 0234 	add.w	r2, r4, #52	; 0x34
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80096ec:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80096f0:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 80096f4:	7819      	ldrb	r1, [r3, #0]
 80096f6:	b109      	cbz	r1, 80096fc <prvInitialiseNewTask.isra.2+0x48>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80096f8:	4553      	cmp	r3, sl
 80096fa:	d1f7      	bne.n	80096ec <prvInitialiseNewTask.isra.2+0x38>
 80096fc:	2d37      	cmp	r5, #55	; 0x37
 80096fe:	bf28      	it	cs
 8009700:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009702:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 8009706:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8009708:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800970a:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800970c:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8009710:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009714:	f7ff faae 	bl	8008c74 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009718:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800971c:	f104 0018 	add.w	r0, r4, #24
 8009720:	f7ff faa8 	bl	8008c74 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8009724:	f8c4 a05c 	str.w	sl, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009728:	61a5      	str	r5, [r4, #24]
		pxNewTCB->ulRunTimeCounter = 0UL;
 800972a:	f8c4 a058 	str.w	sl, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800972e:	f884 a060 	strb.w	sl, [r4, #96]	; 0x60
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009732:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009734:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009736:	464a      	mov	r2, r9
 8009738:	4641      	mov	r1, r8
 800973a:	4630      	mov	r0, r6
 800973c:	f000 ff18 	bl	800a570 <pxPortInitialiseStack>
 8009740:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8009742:	b107      	cbz	r7, 8009746 <prvInitialiseNewTask.isra.2+0x92>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009744:	603c      	str	r4, [r7, #0]
}
 8009746:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800974c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800974c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800974e:	4605      	mov	r5, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009750:	4b15      	ldr	r3, [pc, #84]	; (80097a8 <prvAddCurrentTaskToDelayedList+0x5c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009752:	4e16      	ldr	r6, [pc, #88]	; (80097ac <prvAddCurrentTaskToDelayedList+0x60>)
const TickType_t xConstTickCount = xTickCount;
 8009754:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009756:	6830      	ldr	r0, [r6, #0]
{
 8009758:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800975a:	3004      	adds	r0, #4
 800975c:	f7ff fab6 	bl	8008ccc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009760:	1c6b      	adds	r3, r5, #1
 8009762:	4633      	mov	r3, r6
 8009764:	d107      	bne.n	8009776 <prvAddCurrentTaskToDelayedList+0x2a>
 8009766:	b137      	cbz	r7, 8009776 <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009768:	6831      	ldr	r1, [r6, #0]
 800976a:	4811      	ldr	r0, [pc, #68]	; (80097b0 <prvAddCurrentTaskToDelayedList+0x64>)
 800976c:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800976e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009772:	f7ff ba83 	b.w	8008c7c <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009776:	681a      	ldr	r2, [r3, #0]
 8009778:	1964      	adds	r4, r4, r5
 800977a:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 800977c:	d307      	bcc.n	800978e <prvAddCurrentTaskToDelayedList+0x42>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800977e:	4a0d      	ldr	r2, [pc, #52]	; (80097b4 <prvAddCurrentTaskToDelayedList+0x68>)
 8009780:	6810      	ldr	r0, [r2, #0]
 8009782:	6819      	ldr	r1, [r3, #0]
}
 8009784:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009788:	3104      	adds	r1, #4
 800978a:	f7ff ba85 	b.w	8008c98 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800978e:	4a0a      	ldr	r2, [pc, #40]	; (80097b8 <prvAddCurrentTaskToDelayedList+0x6c>)
 8009790:	6810      	ldr	r0, [r2, #0]
 8009792:	6819      	ldr	r1, [r3, #0]
 8009794:	3104      	adds	r1, #4
 8009796:	f7ff fa7f 	bl	8008c98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800979a:	4b08      	ldr	r3, [pc, #32]	; (80097bc <prvAddCurrentTaskToDelayedList+0x70>)
 800979c:	681a      	ldr	r2, [r3, #0]
 800979e:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 80097a0:	bf88      	it	hi
 80097a2:	601c      	strhi	r4, [r3, #0]
}
 80097a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097a6:	bf00      	nop
 80097a8:	200024d8 	.word	0x200024d8
 80097ac:	20001fe0 	.word	0x20001fe0
 80097b0:	200024b0 	.word	0x200024b0
 80097b4:	20001fe8 	.word	0x20001fe8
 80097b8:	20001fe4 	.word	0x20001fe4
 80097bc:	20002490 	.word	0x20002490

080097c0 <prvIdleTask>:
{
 80097c0:	b580      	push	{r7, lr}
				taskYIELD();
 80097c2:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
 80097c6:	f8df a08c 	ldr.w	sl, [pc, #140]	; 8009854 <prvIdleTask+0x94>
 80097ca:	4e20      	ldr	r6, [pc, #128]	; (800984c <prvIdleTask+0x8c>)
 80097cc:	4d20      	ldr	r5, [pc, #128]	; (8009850 <prvIdleTask+0x90>)
 80097ce:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8009858 <prvIdleTask+0x98>
 80097d2:	f8df 8088 	ldr.w	r8, [pc, #136]	; 800985c <prvIdleTask+0x9c>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80097d6:	682b      	ldr	r3, [r5, #0]
 80097d8:	b343      	cbz	r3, 800982c <prvIdleTask+0x6c>
			taskENTER_CRITICAL();
 80097da:	f000 fef3 	bl	800a5c4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80097de:	f8da 300c 	ldr.w	r3, [sl, #12]
 80097e2:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097e4:	1d20      	adds	r0, r4, #4
 80097e6:	f7ff fa71 	bl	8008ccc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80097ea:	6833      	ldr	r3, [r6, #0]
 80097ec:	3b01      	subs	r3, #1
 80097ee:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 80097f0:	682b      	ldr	r3, [r5, #0]
 80097f2:	3b01      	subs	r3, #1
 80097f4:	602b      	str	r3, [r5, #0]
			taskEXIT_CRITICAL();
 80097f6:	f000 ff07 	bl	800a608 <vPortExitCritical>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80097fa:	f894 3061 	ldrb.w	r3, [r4, #97]	; 0x61
 80097fe:	b163      	cbz	r3, 800981a <prvIdleTask+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009800:	2b01      	cmp	r3, #1
 8009802:	d01e      	beq.n	8009842 <prvIdleTask+0x82>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009804:	2b02      	cmp	r3, #2
 8009806:	d0e6      	beq.n	80097d6 <prvIdleTask+0x16>
 8009808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800980c:	f383 8811 	msr	BASEPRI, r3
 8009810:	f3bf 8f6f 	isb	sy
 8009814:	f3bf 8f4f 	dsb	sy
 8009818:	e7fe      	b.n	8009818 <prvIdleTask+0x58>
				vPortFree( pxTCB->pxStack );
 800981a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800981c:	f001 f876 	bl	800a90c <vPortFree>
				vPortFree( pxTCB );
 8009820:	4620      	mov	r0, r4
 8009822:	f001 f873 	bl	800a90c <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009826:	682b      	ldr	r3, [r5, #0]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d1d6      	bne.n	80097da <prvIdleTask+0x1a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800982c:	f8d9 3000 	ldr.w	r3, [r9]
 8009830:	2b01      	cmp	r3, #1
 8009832:	d9d0      	bls.n	80097d6 <prvIdleTask+0x16>
				taskYIELD();
 8009834:	f8c8 7000 	str.w	r7, [r8]
 8009838:	f3bf 8f4f 	dsb	sy
 800983c:	f3bf 8f6f 	isb	sy
 8009840:	e7c9      	b.n	80097d6 <prvIdleTask+0x16>
				vPortFree( pxTCB );
 8009842:	4620      	mov	r0, r4
 8009844:	f001 f862 	bl	800a90c <vPortFree>
 8009848:	e7c5      	b.n	80097d6 <prvIdleTask+0x16>
 800984a:	bf00      	nop
 800984c:	20002450 	.word	0x20002450
 8009850:	20002454 	.word	0x20002454
 8009854:	200024c4 	.word	0x200024c4
 8009858:	20001fec 	.word	0x20001fec
 800985c:	e000ed04 	.word	0xe000ed04

08009860 <xTaskCreateStatic>:
	{
 8009860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009862:	b087      	sub	sp, #28
 8009864:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 8009868:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 800986a:	b1bd      	cbz	r5, 800989c <xTaskCreateStatic+0x3c>
		configASSERT( pxTaskBuffer != NULL );
 800986c:	b16c      	cbz	r4, 800988a <xTaskCreateStatic+0x2a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800986e:	2764      	movs	r7, #100	; 0x64
 8009870:	9704      	str	r7, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009872:	9f04      	ldr	r7, [sp, #16]
 8009874:	2f64      	cmp	r7, #100	; 0x64
 8009876:	d01a      	beq.n	80098ae <xTaskCreateStatic+0x4e>
 8009878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800987c:	f383 8811 	msr	BASEPRI, r3
 8009880:	f3bf 8f6f 	isb	sy
 8009884:	f3bf 8f4f 	dsb	sy
 8009888:	e7fe      	b.n	8009888 <xTaskCreateStatic+0x28>
 800988a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800988e:	f383 8811 	msr	BASEPRI, r3
 8009892:	f3bf 8f6f 	isb	sy
 8009896:	f3bf 8f4f 	dsb	sy
 800989a:	e7fe      	b.n	800989a <xTaskCreateStatic+0x3a>
 800989c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a0:	f383 8811 	msr	BASEPRI, r3
 80098a4:	f3bf 8f6f 	isb	sy
 80098a8:	f3bf 8f4f 	dsb	sy
 80098ac:	e7fe      	b.n	80098ac <xTaskCreateStatic+0x4c>
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80098ae:	2702      	movs	r7, #2
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80098b0:	6325      	str	r5, [r4, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80098b2:	ad05      	add	r5, sp, #20
 80098b4:	9402      	str	r4, [sp, #8]
 80098b6:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80098b8:	f884 7061 	strb.w	r7, [r4, #97]	; 0x61
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80098bc:	9501      	str	r5, [sp, #4]
 80098be:	f7ff fef9 	bl	80096b4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80098c2:	4620      	mov	r0, r4
 80098c4:	f7ff fe6e 	bl	80095a4 <prvAddNewTaskToReadyList>
	}
 80098c8:	9805      	ldr	r0, [sp, #20]
 80098ca:	b007      	add	sp, #28
 80098cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098ce:	bf00      	nop

080098d0 <xTaskCreate>:
	{
 80098d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098d4:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 80098d8:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098da:	4650      	mov	r0, sl
	{
 80098dc:	460d      	mov	r5, r1
 80098de:	4699      	mov	r9, r3
 80098e0:	9f09      	ldr	r7, [sp, #36]	; 0x24
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098e2:	f000 ff7f 	bl	800a7e4 <pvPortMalloc>
			if( pxStack != NULL )
 80098e6:	2800      	cmp	r0, #0
 80098e8:	f000 809f 	beq.w	8009a2a <xTaskCreate+0x15a>
 80098ec:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80098ee:	2064      	movs	r0, #100	; 0x64
 80098f0:	f000 ff78 	bl	800a7e4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80098f4:	4604      	mov	r4, r0
 80098f6:	2800      	cmp	r0, #0
 80098f8:	f000 8090 	beq.w	8009a1c <xTaskCreate+0x14c>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80098fc:	2300      	movs	r3, #0
					pxNewTCB->pxStack = pxStack;
 80098fe:	6306      	str	r6, [r0, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009900:	4652      	mov	r2, sl
 8009902:	4630      	mov	r0, r6
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009904:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009908:	21a5      	movs	r1, #165	; 0xa5
 800990a:	f002 f8e9 	bl	800bae0 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800990e:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8009910:	f1aa 0a04 	sub.w	sl, sl, #4
 8009914:	4456      	add	r6, sl
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009916:	f026 0607 	bic.w	r6, r6, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800991a:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800991c:	782b      	ldrb	r3, [r5, #0]
 800991e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 8009922:	782b      	ldrb	r3, [r5, #0]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d04d      	beq.n	80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009928:	786b      	ldrb	r3, [r5, #1]
 800992a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
		if( pcName[ x ] == 0x00 )
 800992e:	786b      	ldrb	r3, [r5, #1]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d047      	beq.n	80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009934:	78ab      	ldrb	r3, [r5, #2]
 8009936:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
		if( pcName[ x ] == 0x00 )
 800993a:	78ab      	ldrb	r3, [r5, #2]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d041      	beq.n	80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009940:	78eb      	ldrb	r3, [r5, #3]
 8009942:	f884 3037 	strb.w	r3, [r4, #55]	; 0x37
		if( pcName[ x ] == 0x00 )
 8009946:	78eb      	ldrb	r3, [r5, #3]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d03b      	beq.n	80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800994c:	792b      	ldrb	r3, [r5, #4]
 800994e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
		if( pcName[ x ] == 0x00 )
 8009952:	792b      	ldrb	r3, [r5, #4]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d035      	beq.n	80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009958:	796b      	ldrb	r3, [r5, #5]
 800995a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
		if( pcName[ x ] == 0x00 )
 800995e:	796b      	ldrb	r3, [r5, #5]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d02f      	beq.n	80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009964:	79ab      	ldrb	r3, [r5, #6]
 8009966:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
		if( pcName[ x ] == 0x00 )
 800996a:	79ab      	ldrb	r3, [r5, #6]
 800996c:	b353      	cbz	r3, 80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800996e:	79eb      	ldrb	r3, [r5, #7]
 8009970:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
		if( pcName[ x ] == 0x00 )
 8009974:	79eb      	ldrb	r3, [r5, #7]
 8009976:	b32b      	cbz	r3, 80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009978:	7a2b      	ldrb	r3, [r5, #8]
 800997a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		if( pcName[ x ] == 0x00 )
 800997e:	7a2b      	ldrb	r3, [r5, #8]
 8009980:	b303      	cbz	r3, 80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009982:	7a6b      	ldrb	r3, [r5, #9]
 8009984:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
		if( pcName[ x ] == 0x00 )
 8009988:	7a6b      	ldrb	r3, [r5, #9]
 800998a:	b1db      	cbz	r3, 80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800998c:	7aab      	ldrb	r3, [r5, #10]
 800998e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		if( pcName[ x ] == 0x00 )
 8009992:	7aab      	ldrb	r3, [r5, #10]
 8009994:	b1b3      	cbz	r3, 80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009996:	7aeb      	ldrb	r3, [r5, #11]
 8009998:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
		if( pcName[ x ] == 0x00 )
 800999c:	7aeb      	ldrb	r3, [r5, #11]
 800999e:	b18b      	cbz	r3, 80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099a0:	7b2b      	ldrb	r3, [r5, #12]
 80099a2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
		if( pcName[ x ] == 0x00 )
 80099a6:	7b2b      	ldrb	r3, [r5, #12]
 80099a8:	b163      	cbz	r3, 80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099aa:	7b6b      	ldrb	r3, [r5, #13]
 80099ac:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
		if( pcName[ x ] == 0x00 )
 80099b0:	7b6b      	ldrb	r3, [r5, #13]
 80099b2:	b13b      	cbz	r3, 80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099b4:	7bab      	ldrb	r3, [r5, #14]
 80099b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
		if( pcName[ x ] == 0x00 )
 80099ba:	7bab      	ldrb	r3, [r5, #14]
 80099bc:	b113      	cbz	r3, 80099c4 <xTaskCreate+0xf4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099be:	7beb      	ldrb	r3, [r5, #15]
 80099c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099c4:	9d08      	ldr	r5, [sp, #32]
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80099c6:	f04f 0a00 	mov.w	sl, #0
 80099ca:	2d37      	cmp	r5, #55	; 0x37
 80099cc:	bf28      	it	cs
 80099ce:	2537      	movcs	r5, #55	; 0x37
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80099d0:	1d20      	adds	r0, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 80099d2:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80099d4:	6525      	str	r5, [r4, #80]	; 0x50
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80099d6:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 80099da:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80099de:	f7ff f949 	bl	8008c74 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099e2:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80099e6:	f104 0018 	add.w	r0, r4, #24
 80099ea:	f7ff f943 	bl	8008c74 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80099ee:	f8c4 a05c 	str.w	sl, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099f2:	61a5      	str	r5, [r4, #24]
		pxNewTCB->ulRunTimeCounter = 0UL;
 80099f4:	f8c4 a058 	str.w	sl, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80099f8:	f884 a060 	strb.w	sl, [r4, #96]	; 0x60
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80099fc:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80099fe:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a00:	464a      	mov	r2, r9
 8009a02:	4641      	mov	r1, r8
 8009a04:	4630      	mov	r0, r6
 8009a06:	f000 fdb3 	bl	800a570 <pxPortInitialiseStack>
 8009a0a:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8009a0c:	b107      	cbz	r7, 8009a10 <xTaskCreate+0x140>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009a0e:	603c      	str	r4, [r7, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a10:	4620      	mov	r0, r4
 8009a12:	f7ff fdc7 	bl	80095a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009a16:	2001      	movs	r0, #1
	}
 8009a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					vPortFree( pxStack );
 8009a1c:	4630      	mov	r0, r6
 8009a1e:	f000 ff75 	bl	800a90c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}
 8009a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
 8009a2e:	e7f3      	b.n	8009a18 <xTaskCreate+0x148>

08009a30 <vTaskStartScheduler>:
{
 8009a30:	b530      	push	{r4, r5, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009a32:	2400      	movs	r4, #0
{
 8009a34:	b08b      	sub	sp, #44	; 0x2c
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009a36:	aa07      	add	r2, sp, #28
 8009a38:	a906      	add	r1, sp, #24
 8009a3a:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009a3c:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009a40:	f7ff f8f0 	bl	8008c24 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009a44:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
		configASSERT( puxStackBuffer != NULL );
 8009a48:	b1c3      	cbz	r3, 8009a7c <vTaskStartScheduler+0x4c>
		configASSERT( pxTaskBuffer != NULL );
 8009a4a:	b175      	cbz	r5, 8009a6a <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8009a4c:	2264      	movs	r2, #100	; 0x64
 8009a4e:	9208      	str	r2, [sp, #32]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009a50:	9908      	ldr	r1, [sp, #32]
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009a52:	9a07      	ldr	r2, [sp, #28]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009a54:	2964      	cmp	r1, #100	; 0x64
 8009a56:	d01a      	beq.n	8009a8e <vTaskStartScheduler+0x5e>
 8009a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a5c:	f383 8811 	msr	BASEPRI, r3
 8009a60:	f3bf 8f6f 	isb	sy
 8009a64:	f3bf 8f4f 	dsb	sy
 8009a68:	e7fe      	b.n	8009a68 <vTaskStartScheduler+0x38>
 8009a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a6e:	f383 8811 	msr	BASEPRI, r3
 8009a72:	f3bf 8f6f 	isb	sy
 8009a76:	f3bf 8f4f 	dsb	sy
 8009a7a:	e7fe      	b.n	8009a7a <vTaskStartScheduler+0x4a>
 8009a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a80:	f383 8811 	msr	BASEPRI, r3
 8009a84:	f3bf 8f6f 	isb	sy
 8009a88:	f3bf 8f4f 	dsb	sy
 8009a8c:	e7fe      	b.n	8009a8c <vTaskStartScheduler+0x5c>
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009a8e:	2002      	movs	r0, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009a90:	a909      	add	r1, sp, #36	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009a92:	632b      	str	r3, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009a94:	f885 0061 	strb.w	r0, [r5, #97]	; 0x61
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009a98:	4623      	mov	r3, r4
 8009a9a:	e9cd 4100 	strd	r4, r1, [sp]
 8009a9e:	4818      	ldr	r0, [pc, #96]	; (8009b00 <vTaskStartScheduler+0xd0>)
 8009aa0:	4918      	ldr	r1, [pc, #96]	; (8009b04 <vTaskStartScheduler+0xd4>)
 8009aa2:	9502      	str	r5, [sp, #8]
 8009aa4:	f7ff fe06 	bl	80096b4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009aa8:	4628      	mov	r0, r5
 8009aaa:	f7ff fd7b 	bl	80095a4 <prvAddNewTaskToReadyList>
		return xReturn;
 8009aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
		if( xIdleTaskHandle != NULL )
 8009ab0:	b12b      	cbz	r3, 8009abe <vTaskStartScheduler+0x8e>
			xReturn = xTimerCreateTimerTask();
 8009ab2:	f000 fccf 	bl	800a454 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8009ab6:	2801      	cmp	r0, #1
 8009ab8:	d00c      	beq.n	8009ad4 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009aba:	3001      	adds	r0, #1
 8009abc:	d001      	beq.n	8009ac2 <vTaskStartScheduler+0x92>
}
 8009abe:	b00b      	add	sp, #44	; 0x2c
 8009ac0:	bd30      	pop	{r4, r5, pc}
 8009ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ac6:	f383 8811 	msr	BASEPRI, r3
 8009aca:	f3bf 8f6f 	isb	sy
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	e7fe      	b.n	8009ad2 <vTaskStartScheduler+0xa2>
 8009ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad8:	f383 8811 	msr	BASEPRI, r3
 8009adc:	f3bf 8f6f 	isb	sy
 8009ae0:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ae4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8009ae8:	4907      	ldr	r1, [pc, #28]	; (8009b08 <vTaskStartScheduler+0xd8>)
		xSchedulerRunning = pdTRUE;
 8009aea:	4a08      	ldr	r2, [pc, #32]	; (8009b0c <vTaskStartScheduler+0xdc>)
		xTickCount = ( TickType_t ) 0U;
 8009aec:	4b08      	ldr	r3, [pc, #32]	; (8009b10 <vTaskStartScheduler+0xe0>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8009aee:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8009af0:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) 0U;
 8009af2:	601c      	str	r4, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8009af4:	f7fb fa70 	bl	8004fd8 <configureTimerForRunTimeStats>
		if( xPortStartScheduler() != pdFALSE )
 8009af8:	f000 fdf0 	bl	800a6dc <xPortStartScheduler>
 8009afc:	e7df      	b.n	8009abe <vTaskStartScheduler+0x8e>
 8009afe:	bf00      	nop
 8009b00:	080097c1 	.word	0x080097c1
 8009b04:	0800bdd8 	.word	0x0800bdd8
 8009b08:	20002490 	.word	0x20002490
 8009b0c:	200024ac 	.word	0x200024ac
 8009b10:	200024d8 	.word	0x200024d8

08009b14 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8009b14:	4a02      	ldr	r2, [pc, #8]	; (8009b20 <vTaskSuspendAll+0xc>)
 8009b16:	6813      	ldr	r3, [r2, #0]
 8009b18:	3301      	adds	r3, #1
 8009b1a:	6013      	str	r3, [r2, #0]
}
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	2000245c 	.word	0x2000245c

08009b24 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8009b24:	4b01      	ldr	r3, [pc, #4]	; (8009b2c <xTaskGetTickCount+0x8>)
 8009b26:	6818      	ldr	r0, [r3, #0]
}
 8009b28:	4770      	bx	lr
 8009b2a:	bf00      	nop
 8009b2c:	200024d8 	.word	0x200024d8

08009b30 <xTaskIncrementTick>:
{
 8009b30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b34:	4b45      	ldr	r3, [pc, #276]	; (8009c4c <xTaskIncrementTick+0x11c>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	b9cb      	cbnz	r3, 8009b6e <xTaskIncrementTick+0x3e>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009b3a:	4b45      	ldr	r3, [pc, #276]	; (8009c50 <xTaskIncrementTick+0x120>)
 8009b3c:	681f      	ldr	r7, [r3, #0]
 8009b3e:	3701      	adds	r7, #1
		xTickCount = xConstTickCount;
 8009b40:	601f      	str	r7, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009b42:	b30f      	cbz	r7, 8009b88 <xTaskIncrementTick+0x58>
 8009b44:	4e43      	ldr	r6, [pc, #268]	; (8009c54 <xTaskIncrementTick+0x124>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009b46:	6833      	ldr	r3, [r6, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8009b48:	2500      	movs	r5, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009b4a:	42bb      	cmp	r3, r7
 8009b4c:	d92a      	bls.n	8009ba4 <xTaskIncrementTick+0x74>
 8009b4e:	f8df 8120 	ldr.w	r8, [pc, #288]	; 8009c70 <xTaskIncrementTick+0x140>
 8009b52:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8009c74 <xTaskIncrementTick+0x144>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009b56:	f8d9 3000 	ldr.w	r3, [r9]
 8009b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b5c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009b60:	009b      	lsls	r3, r3, #2
 8009b62:	f858 3003 	ldr.w	r3, [r8, r3]
				xSwitchRequired = pdTRUE;
 8009b66:	2b02      	cmp	r3, #2
 8009b68:	bf28      	it	cs
 8009b6a:	2501      	movcs	r5, #1
 8009b6c:	e004      	b.n	8009b78 <xTaskIncrementTick+0x48>
BaseType_t xSwitchRequired = pdFALSE;
 8009b6e:	2500      	movs	r5, #0
		++uxPendedTicks;
 8009b70:	4a39      	ldr	r2, [pc, #228]	; (8009c58 <xTaskIncrementTick+0x128>)
 8009b72:	6813      	ldr	r3, [r2, #0]
 8009b74:	3301      	adds	r3, #1
 8009b76:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 8009b78:	4b38      	ldr	r3, [pc, #224]	; (8009c5c <xTaskIncrementTick+0x12c>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8009b7c:	2b00      	cmp	r3, #0
}
 8009b7e:	bf0c      	ite	eq
 8009b80:	4628      	moveq	r0, r5
 8009b82:	2001      	movne	r0, #1
 8009b84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8009b88:	4c35      	ldr	r4, [pc, #212]	; (8009c60 <xTaskIncrementTick+0x130>)
 8009b8a:	6823      	ldr	r3, [r4, #0]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d044      	beq.n	8009c1c <xTaskIncrementTick+0xec>
 8009b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b96:	f383 8811 	msr	BASEPRI, r3
 8009b9a:	f3bf 8f6f 	isb	sy
 8009b9e:	f3bf 8f4f 	dsb	sy
 8009ba2:	e7fe      	b.n	8009ba2 <xTaskIncrementTick+0x72>
 8009ba4:	4c2e      	ldr	r4, [pc, #184]	; (8009c60 <xTaskIncrementTick+0x130>)
 8009ba6:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8009c70 <xTaskIncrementTick+0x140>
 8009baa:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8009c74 <xTaskIncrementTick+0x144>
 8009bae:	e02b      	b.n	8009c08 <xTaskIncrementTick+0xd8>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009bb0:	6823      	ldr	r3, [r4, #0]
 8009bb2:	68db      	ldr	r3, [r3, #12]
 8009bb4:	f8d3 a00c 	ldr.w	sl, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009bb8:	f8da 2004 	ldr.w	r2, [sl, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bbc:	f10a 0b04 	add.w	fp, sl, #4
					if( xConstTickCount < xItemValue )
 8009bc0:	4297      	cmp	r7, r2
 8009bc2:	d329      	bcc.n	8009c18 <xTaskIncrementTick+0xe8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bc4:	4658      	mov	r0, fp
 8009bc6:	f7ff f881 	bl	8008ccc <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009bca:	f8da 2028 	ldr.w	r2, [sl, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009bce:	f10a 0018 	add.w	r0, sl, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009bd2:	b10a      	cbz	r2, 8009bd8 <xTaskIncrementTick+0xa8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009bd4:	f7ff f87a 	bl	8008ccc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009bd8:	4b22      	ldr	r3, [pc, #136]	; (8009c64 <xTaskIncrementTick+0x134>)
 8009bda:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8009be4:	429a      	cmp	r2, r3
 8009be6:	bf88      	it	hi
 8009be8:	4b1e      	ldrhi	r3, [pc, #120]	; (8009c64 <xTaskIncrementTick+0x134>)
 8009bea:	4659      	mov	r1, fp
 8009bec:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8009bf0:	bf88      	it	hi
 8009bf2:	601a      	strhi	r2, [r3, #0]
 8009bf4:	f7ff f842 	bl	8008c7c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009bf8:	f8d9 1000 	ldr.w	r1, [r9]
 8009bfc:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 8009c00:	6acb      	ldr	r3, [r1, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8009c02:	429a      	cmp	r2, r3
 8009c04:	bf28      	it	cs
 8009c06:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c08:	6823      	ldr	r3, [r4, #0]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d1cf      	bne.n	8009bb0 <xTaskIncrementTick+0x80>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c14:	6033      	str	r3, [r6, #0]
					break;
 8009c16:	e79e      	b.n	8009b56 <xTaskIncrementTick+0x26>
						xNextTaskUnblockTime = xItemValue;
 8009c18:	6032      	str	r2, [r6, #0]
						break;
 8009c1a:	e79c      	b.n	8009b56 <xTaskIncrementTick+0x26>
			taskSWITCH_DELAYED_LISTS();
 8009c1c:	4b12      	ldr	r3, [pc, #72]	; (8009c68 <xTaskIncrementTick+0x138>)
 8009c1e:	6821      	ldr	r1, [r4, #0]
 8009c20:	6818      	ldr	r0, [r3, #0]
 8009c22:	4a12      	ldr	r2, [pc, #72]	; (8009c6c <xTaskIncrementTick+0x13c>)
 8009c24:	6020      	str	r0, [r4, #0]
 8009c26:	6019      	str	r1, [r3, #0]
 8009c28:	6813      	ldr	r3, [r2, #0]
 8009c2a:	3301      	adds	r3, #1
 8009c2c:	6013      	str	r3, [r2, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	b923      	cbnz	r3, 8009c3e <xTaskIncrementTick+0x10e>
		xNextTaskUnblockTime = portMAX_DELAY;
 8009c34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c38:	4e06      	ldr	r6, [pc, #24]	; (8009c54 <xTaskIncrementTick+0x124>)
 8009c3a:	6033      	str	r3, [r6, #0]
 8009c3c:	e783      	b.n	8009b46 <xTaskIncrementTick+0x16>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009c3e:	6823      	ldr	r3, [r4, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009c40:	4e04      	ldr	r6, [pc, #16]	; (8009c54 <xTaskIncrementTick+0x124>)
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009c42:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009c44:	68db      	ldr	r3, [r3, #12]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	6033      	str	r3, [r6, #0]
 8009c4a:	e77c      	b.n	8009b46 <xTaskIncrementTick+0x16>
 8009c4c:	2000245c 	.word	0x2000245c
 8009c50:	200024d8 	.word	0x200024d8
 8009c54:	20002490 	.word	0x20002490
 8009c58:	20002458 	.word	0x20002458
 8009c5c:	200024dc 	.word	0x200024dc
 8009c60:	20001fe4 	.word	0x20001fe4
 8009c64:	20002464 	.word	0x20002464
 8009c68:	20001fe8 	.word	0x20001fe8
 8009c6c:	20002494 	.word	0x20002494
 8009c70:	20001fec 	.word	0x20001fec
 8009c74:	20001fe0 	.word	0x20001fe0

08009c78 <xTaskResumeAll>:
{
 8009c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	configASSERT( uxSchedulerSuspended );
 8009c7c:	4c36      	ldr	r4, [pc, #216]	; (8009d58 <xTaskResumeAll+0xe0>)
 8009c7e:	6823      	ldr	r3, [r4, #0]
 8009c80:	b943      	cbnz	r3, 8009c94 <xTaskResumeAll+0x1c>
 8009c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c86:	f383 8811 	msr	BASEPRI, r3
 8009c8a:	f3bf 8f6f 	isb	sy
 8009c8e:	f3bf 8f4f 	dsb	sy
 8009c92:	e7fe      	b.n	8009c92 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8009c94:	f000 fc96 	bl	800a5c4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8009c98:	6823      	ldr	r3, [r4, #0]
 8009c9a:	3b01      	subs	r3, #1
 8009c9c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c9e:	6824      	ldr	r4, [r4, #0]
 8009ca0:	bb5c      	cbnz	r4, 8009cfa <xTaskResumeAll+0x82>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009ca2:	4b2e      	ldr	r3, [pc, #184]	; (8009d5c <xTaskResumeAll+0xe4>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	b343      	cbz	r3, 8009cfa <xTaskResumeAll+0x82>
 8009ca8:	4e2d      	ldr	r6, [pc, #180]	; (8009d60 <xTaskResumeAll+0xe8>)
 8009caa:	4f2e      	ldr	r7, [pc, #184]	; (8009d64 <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 8009cac:	4d2e      	ldr	r5, [pc, #184]	; (8009d68 <xTaskResumeAll+0xf0>)
 8009cae:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 8009d7c <xTaskResumeAll+0x104>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009cb2:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8009d80 <xTaskResumeAll+0x108>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	b32b      	cbz	r3, 8009d06 <xTaskResumeAll+0x8e>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009cbe:	f104 0804 	add.w	r8, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009cc2:	f104 0018 	add.w	r0, r4, #24
 8009cc6:	f7ff f801 	bl	8008ccc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009cca:	4640      	mov	r0, r8
 8009ccc:	f7fe fffe 	bl	8008ccc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009cd0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009cd2:	682a      	ldr	r2, [r5, #0]
 8009cd4:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	4641      	mov	r1, r8
 8009cdc:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8009ce0:	bf88      	it	hi
 8009ce2:	602b      	strhi	r3, [r5, #0]
 8009ce4:	f7fe ffca 	bl	8008c7c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ce8:	f8d9 3000 	ldr.w	r3, [r9]
 8009cec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cf0:	429a      	cmp	r2, r3
 8009cf2:	d3e0      	bcc.n	8009cb6 <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	6033      	str	r3, [r6, #0]
 8009cf8:	e7dd      	b.n	8009cb6 <xTaskResumeAll+0x3e>
BaseType_t xAlreadyYielded = pdFALSE;
 8009cfa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8009cfc:	f000 fc84 	bl	800a608 <vPortExitCritical>
}
 8009d00:	4620      	mov	r0, r4
 8009d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if( pxTCB != NULL )
 8009d06:	b13c      	cbz	r4, 8009d18 <xTaskResumeAll+0xa0>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d08:	4b18      	ldr	r3, [pc, #96]	; (8009d6c <xTaskResumeAll+0xf4>)
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	6812      	ldr	r2, [r2, #0]
 8009d0e:	b9da      	cbnz	r2, 8009d48 <xTaskResumeAll+0xd0>
		xNextTaskUnblockTime = portMAX_DELAY;
 8009d10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d14:	4b16      	ldr	r3, [pc, #88]	; (8009d70 <xTaskResumeAll+0xf8>)
 8009d16:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009d18:	4d16      	ldr	r5, [pc, #88]	; (8009d74 <xTaskResumeAll+0xfc>)
 8009d1a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009d1c:	b13c      	cbz	r4, 8009d2e <xTaskResumeAll+0xb6>
								xYieldPending = pdTRUE;
 8009d1e:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8009d20:	f7ff ff06 	bl	8009b30 <xTaskIncrementTick>
 8009d24:	b100      	cbz	r0, 8009d28 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 8009d26:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009d28:	3c01      	subs	r4, #1
 8009d2a:	d1f9      	bne.n	8009d20 <xTaskResumeAll+0xa8>
						uxPendedTicks = 0;
 8009d2c:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8009d2e:	6833      	ldr	r3, [r6, #0]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d0e2      	beq.n	8009cfa <xTaskResumeAll+0x82>
					taskYIELD_IF_USING_PREEMPTION();
 8009d34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d38:	4b0f      	ldr	r3, [pc, #60]	; (8009d78 <xTaskResumeAll+0x100>)
 8009d3a:	601a      	str	r2, [r3, #0]
 8009d3c:	f3bf 8f4f 	dsb	sy
 8009d40:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8009d44:	2401      	movs	r4, #1
 8009d46:	e7d9      	b.n	8009cfc <xTaskResumeAll+0x84>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009d48:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009d4a:	4b09      	ldr	r3, [pc, #36]	; (8009d70 <xTaskResumeAll+0xf8>)
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009d4c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009d4e:	68d2      	ldr	r2, [r2, #12]
 8009d50:	6852      	ldr	r2, [r2, #4]
 8009d52:	601a      	str	r2, [r3, #0]
 8009d54:	e7e0      	b.n	8009d18 <xTaskResumeAll+0xa0>
 8009d56:	bf00      	nop
 8009d58:	2000245c 	.word	0x2000245c
 8009d5c:	20002450 	.word	0x20002450
 8009d60:	200024dc 	.word	0x200024dc
 8009d64:	20002498 	.word	0x20002498
 8009d68:	20002464 	.word	0x20002464
 8009d6c:	20001fe4 	.word	0x20001fe4
 8009d70:	20002490 	.word	0x20002490
 8009d74:	20002458 	.word	0x20002458
 8009d78:	e000ed04 	.word	0xe000ed04
 8009d7c:	20001fec 	.word	0x20001fec
 8009d80:	20001fe0 	.word	0x20001fe0

08009d84 <vTaskDelay>:
	{
 8009d84:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009d86:	b198      	cbz	r0, 8009db0 <vTaskDelay+0x2c>
			configASSERT( uxSchedulerSuspended == 0 );
 8009d88:	4b0e      	ldr	r3, [pc, #56]	; (8009dc4 <vTaskDelay+0x40>)
 8009d8a:	6819      	ldr	r1, [r3, #0]
 8009d8c:	b141      	cbz	r1, 8009da0 <vTaskDelay+0x1c>
 8009d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d92:	f383 8811 	msr	BASEPRI, r3
 8009d96:	f3bf 8f6f 	isb	sy
 8009d9a:	f3bf 8f4f 	dsb	sy
 8009d9e:	e7fe      	b.n	8009d9e <vTaskDelay+0x1a>
	++uxSchedulerSuspended;
 8009da0:	681a      	ldr	r2, [r3, #0]
 8009da2:	3201      	adds	r2, #1
 8009da4:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009da6:	f7ff fcd1 	bl	800974c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8009daa:	f7ff ff65 	bl	8009c78 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8009dae:	b938      	cbnz	r0, 8009dc0 <vTaskDelay+0x3c>
			portYIELD_WITHIN_API();
 8009db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009db4:	4b04      	ldr	r3, [pc, #16]	; (8009dc8 <vTaskDelay+0x44>)
 8009db6:	601a      	str	r2, [r3, #0]
 8009db8:	f3bf 8f4f 	dsb	sy
 8009dbc:	f3bf 8f6f 	isb	sy
	}
 8009dc0:	bd08      	pop	{r3, pc}
 8009dc2:	bf00      	nop
 8009dc4:	2000245c 	.word	0x2000245c
 8009dc8:	e000ed04 	.word	0xe000ed04

08009dcc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009dcc:	4b21      	ldr	r3, [pc, #132]	; (8009e54 <vTaskSwitchContext+0x88>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	b11b      	cbz	r3, 8009dda <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	4b20      	ldr	r3, [pc, #128]	; (8009e58 <vTaskSwitchContext+0x8c>)
 8009dd6:	601a      	str	r2, [r3, #0]
 8009dd8:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8009dda:	4a1f      	ldr	r2, [pc, #124]	; (8009e58 <vTaskSwitchContext+0x8c>)
{
 8009ddc:	b570      	push	{r4, r5, r6, lr}
		xYieldPending = pdFALSE;
 8009dde:	6013      	str	r3, [r2, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009de0:	f7fb f8fc 	bl	8004fdc <getRunTimeCounterValue>
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009de4:	491d      	ldr	r1, [pc, #116]	; (8009e5c <vTaskSwitchContext+0x90>)
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009de6:	4d1e      	ldr	r5, [pc, #120]	; (8009e60 <vTaskSwitchContext+0x94>)
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009de8:	680c      	ldr	r4, [r1, #0]
 8009dea:	42a0      	cmp	r0, r4
 8009dec:	d904      	bls.n	8009df8 <vTaskSwitchContext+0x2c>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009dee:	682a      	ldr	r2, [r5, #0]
 8009df0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009df2:	1b1b      	subs	r3, r3, r4
 8009df4:	4403      	add	r3, r0
 8009df6:	6593      	str	r3, [r2, #88]	; 0x58
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009df8:	4e1a      	ldr	r6, [pc, #104]	; (8009e64 <vTaskSwitchContext+0x98>)
 8009dfa:	4c1b      	ldr	r4, [pc, #108]	; (8009e68 <vTaskSwitchContext+0x9c>)
 8009dfc:	6832      	ldr	r2, [r6, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
 8009dfe:	6008      	str	r0, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009e00:	0093      	lsls	r3, r2, #2
 8009e02:	1899      	adds	r1, r3, r2
 8009e04:	0089      	lsls	r1, r1, #2
 8009e06:	5861      	ldr	r1, [r4, r1]
 8009e08:	b939      	cbnz	r1, 8009e1a <vTaskSwitchContext+0x4e>
 8009e0a:	b1a2      	cbz	r2, 8009e36 <vTaskSwitchContext+0x6a>
 8009e0c:	3a01      	subs	r2, #1
 8009e0e:	0093      	lsls	r3, r2, #2
 8009e10:	1899      	adds	r1, r3, r2
 8009e12:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8009e16:	2900      	cmp	r1, #0
 8009e18:	d0f7      	beq.n	8009e0a <vTaskSwitchContext+0x3e>
 8009e1a:	4413      	add	r3, r2
 8009e1c:	009b      	lsls	r3, r3, #2
 8009e1e:	18e0      	adds	r0, r4, r3
 8009e20:	6841      	ldr	r1, [r0, #4]
 8009e22:	3308      	adds	r3, #8
 8009e24:	6849      	ldr	r1, [r1, #4]
 8009e26:	4423      	add	r3, r4
 8009e28:	4299      	cmp	r1, r3
 8009e2a:	6041      	str	r1, [r0, #4]
 8009e2c:	d00c      	beq.n	8009e48 <vTaskSwitchContext+0x7c>
 8009e2e:	68cb      	ldr	r3, [r1, #12]
 8009e30:	602b      	str	r3, [r5, #0]
 8009e32:	6032      	str	r2, [r6, #0]
}
 8009e34:	bd70      	pop	{r4, r5, r6, pc}
 8009e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e3a:	f383 8811 	msr	BASEPRI, r3
 8009e3e:	f3bf 8f6f 	isb	sy
 8009e42:	f3bf 8f4f 	dsb	sy
 8009e46:	e7fe      	b.n	8009e46 <vTaskSwitchContext+0x7a>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009e48:	2314      	movs	r3, #20
 8009e4a:	fb03 4402 	mla	r4, r3, r2, r4
 8009e4e:	6849      	ldr	r1, [r1, #4]
 8009e50:	6061      	str	r1, [r4, #4]
 8009e52:	e7ec      	b.n	8009e2e <vTaskSwitchContext+0x62>
 8009e54:	2000245c 	.word	0x2000245c
 8009e58:	200024dc 	.word	0x200024dc
 8009e5c:	2000244c 	.word	0x2000244c
 8009e60:	20001fe0 	.word	0x20001fe0
 8009e64:	20002464 	.word	0x20002464
 8009e68:	20001fec 	.word	0x20001fec

08009e6c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8009e6c:	b940      	cbnz	r0, 8009e80 <vTaskPlaceOnEventList+0x14>
 8009e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e72:	f383 8811 	msr	BASEPRI, r3
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	f3bf 8f4f 	dsb	sy
 8009e7e:	e7fe      	b.n	8009e7e <vTaskPlaceOnEventList+0x12>
{
 8009e80:	b570      	push	{r4, r5, r6, lr}
 8009e82:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e84:	4d15      	ldr	r5, [pc, #84]	; (8009edc <vTaskPlaceOnEventList+0x70>)
 8009e86:	6829      	ldr	r1, [r5, #0]
 8009e88:	3118      	adds	r1, #24
 8009e8a:	f7fe ff05 	bl	8008c98 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8009e8e:	4b14      	ldr	r3, [pc, #80]	; (8009ee0 <vTaskPlaceOnEventList+0x74>)
 8009e90:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e92:	6828      	ldr	r0, [r5, #0]
 8009e94:	3004      	adds	r0, #4
 8009e96:	f7fe ff19 	bl	8008ccc <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009e9a:	1c63      	adds	r3, r4, #1
 8009e9c:	d00f      	beq.n	8009ebe <vTaskPlaceOnEventList+0x52>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009e9e:	682b      	ldr	r3, [r5, #0]
 8009ea0:	19a4      	adds	r4, r4, r6
 8009ea2:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009ea4:	d212      	bcs.n	8009ecc <vTaskPlaceOnEventList+0x60>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ea6:	4b0f      	ldr	r3, [pc, #60]	; (8009ee4 <vTaskPlaceOnEventList+0x78>)
 8009ea8:	6818      	ldr	r0, [r3, #0]
 8009eaa:	6829      	ldr	r1, [r5, #0]
 8009eac:	3104      	adds	r1, #4
 8009eae:	f7fe fef3 	bl	8008c98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009eb2:	4b0d      	ldr	r3, [pc, #52]	; (8009ee8 <vTaskPlaceOnEventList+0x7c>)
 8009eb4:	681a      	ldr	r2, [r3, #0]
 8009eb6:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8009eb8:	bf38      	it	cc
 8009eba:	601c      	strcc	r4, [r3, #0]
}
 8009ebc:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ebe:	6829      	ldr	r1, [r5, #0]
 8009ec0:	480a      	ldr	r0, [pc, #40]	; (8009eec <vTaskPlaceOnEventList+0x80>)
 8009ec2:	3104      	adds	r1, #4
}
 8009ec4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ec8:	f7fe bed8 	b.w	8008c7c <vListInsertEnd>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ecc:	4b08      	ldr	r3, [pc, #32]	; (8009ef0 <vTaskPlaceOnEventList+0x84>)
 8009ece:	6818      	ldr	r0, [r3, #0]
 8009ed0:	6829      	ldr	r1, [r5, #0]
}
 8009ed2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ed6:	3104      	adds	r1, #4
 8009ed8:	f7fe bede 	b.w	8008c98 <vListInsert>
 8009edc:	20001fe0 	.word	0x20001fe0
 8009ee0:	200024d8 	.word	0x200024d8
 8009ee4:	20001fe4 	.word	0x20001fe4
 8009ee8:	20002490 	.word	0x20002490
 8009eec:	200024b0 	.word	0x200024b0
 8009ef0:	20001fe8 	.word	0x20001fe8

08009ef4 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
 8009ef4:	b1a8      	cbz	r0, 8009f22 <vTaskPlaceOnEventListRestricted+0x2e>
	{
 8009ef6:	b570      	push	{r4, r5, r6, lr}
 8009ef8:	4616      	mov	r6, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009efa:	4d1d      	ldr	r5, [pc, #116]	; (8009f70 <vTaskPlaceOnEventListRestricted+0x7c>)
 8009efc:	460c      	mov	r4, r1
 8009efe:	6829      	ldr	r1, [r5, #0]
 8009f00:	3118      	adds	r1, #24
 8009f02:	f7fe febb 	bl	8008c7c <vListInsertEnd>
const TickType_t xConstTickCount = xTickCount;
 8009f06:	4b1b      	ldr	r3, [pc, #108]	; (8009f74 <vTaskPlaceOnEventListRestricted+0x80>)
		if( xWaitIndefinitely != pdFALSE )
 8009f08:	b1a6      	cbz	r6, 8009f34 <vTaskPlaceOnEventListRestricted+0x40>
const TickType_t xConstTickCount = xTickCount;
 8009f0a:	681b      	ldr	r3, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f0c:	6828      	ldr	r0, [r5, #0]
 8009f0e:	3004      	adds	r0, #4
 8009f10:	f7fe fedc 	bl	8008ccc <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f14:	6829      	ldr	r1, [r5, #0]
 8009f16:	4818      	ldr	r0, [pc, #96]	; (8009f78 <vTaskPlaceOnEventListRestricted+0x84>)
 8009f18:	3104      	adds	r1, #4
	}
 8009f1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f1e:	f7fe bead 	b.w	8008c7c <vListInsertEnd>
 8009f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f26:	f383 8811 	msr	BASEPRI, r3
 8009f2a:	f3bf 8f6f 	isb	sy
 8009f2e:	f3bf 8f4f 	dsb	sy
 8009f32:	e7fe      	b.n	8009f32 <vTaskPlaceOnEventListRestricted+0x3e>
const TickType_t xConstTickCount = xTickCount;
 8009f34:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f36:	6828      	ldr	r0, [r5, #0]
 8009f38:	3004      	adds	r0, #4
 8009f3a:	f7fe fec7 	bl	8008ccc <uxListRemove>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009f3e:	682b      	ldr	r3, [r5, #0]
 8009f40:	19a4      	adds	r4, r4, r6
 8009f42:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009f44:	d20b      	bcs.n	8009f5e <vTaskPlaceOnEventListRestricted+0x6a>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f46:	4b0d      	ldr	r3, [pc, #52]	; (8009f7c <vTaskPlaceOnEventListRestricted+0x88>)
 8009f48:	6818      	ldr	r0, [r3, #0]
 8009f4a:	6829      	ldr	r1, [r5, #0]
 8009f4c:	3104      	adds	r1, #4
 8009f4e:	f7fe fea3 	bl	8008c98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009f52:	4b0b      	ldr	r3, [pc, #44]	; (8009f80 <vTaskPlaceOnEventListRestricted+0x8c>)
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8009f58:	bf38      	it	cc
 8009f5a:	601c      	strcc	r4, [r3, #0]
	}
 8009f5c:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f5e:	4b09      	ldr	r3, [pc, #36]	; (8009f84 <vTaskPlaceOnEventListRestricted+0x90>)
 8009f60:	6818      	ldr	r0, [r3, #0]
 8009f62:	6829      	ldr	r1, [r5, #0]
	}
 8009f64:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f68:	3104      	adds	r1, #4
 8009f6a:	f7fe be95 	b.w	8008c98 <vListInsert>
 8009f6e:	bf00      	nop
 8009f70:	20001fe0 	.word	0x20001fe0
 8009f74:	200024d8 	.word	0x200024d8
 8009f78:	200024b0 	.word	0x200024b0
 8009f7c:	20001fe4 	.word	0x20001fe4
 8009f80:	20002490 	.word	0x20002490
 8009f84:	20001fe8 	.word	0x20001fe8

08009f88 <xTaskRemoveFromEventList>:
{
 8009f88:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8009f8a:	68c3      	ldr	r3, [r0, #12]
 8009f8c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8009f8e:	b34c      	cbz	r4, 8009fe4 <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009f90:	f104 0518 	add.w	r5, r4, #24
 8009f94:	4628      	mov	r0, r5
 8009f96:	f7fe fe99 	bl	8008ccc <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f9a:	4b18      	ldr	r3, [pc, #96]	; (8009ffc <xTaskRemoveFromEventList+0x74>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	b9e3      	cbnz	r3, 8009fda <xTaskRemoveFromEventList+0x52>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009fa0:	1d25      	adds	r5, r4, #4
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	f7fe fe92 	bl	8008ccc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009fa8:	4a15      	ldr	r2, [pc, #84]	; (800a000 <xTaskRemoveFromEventList+0x78>)
 8009faa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009fac:	6811      	ldr	r1, [r2, #0]
 8009fae:	4815      	ldr	r0, [pc, #84]	; (800a004 <xTaskRemoveFromEventList+0x7c>)
 8009fb0:	428b      	cmp	r3, r1
 8009fb2:	bf88      	it	hi
 8009fb4:	6013      	strhi	r3, [r2, #0]
 8009fb6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009fba:	4629      	mov	r1, r5
 8009fbc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009fc0:	f7fe fe5c 	bl	8008c7c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009fc4:	4b10      	ldr	r3, [pc, #64]	; (800a008 <xTaskRemoveFromEventList+0x80>)
 8009fc6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d912      	bls.n	8009ff6 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	4a0e      	ldr	r2, [pc, #56]	; (800a00c <xTaskRemoveFromEventList+0x84>)
		xReturn = pdTRUE;
 8009fd4:	4618      	mov	r0, r3
		xYieldPending = pdTRUE;
 8009fd6:	6013      	str	r3, [r2, #0]
}
 8009fd8:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009fda:	4629      	mov	r1, r5
 8009fdc:	480c      	ldr	r0, [pc, #48]	; (800a010 <xTaskRemoveFromEventList+0x88>)
 8009fde:	f7fe fe4d 	bl	8008c7c <vListInsertEnd>
 8009fe2:	e7ef      	b.n	8009fc4 <xTaskRemoveFromEventList+0x3c>
 8009fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe8:	f383 8811 	msr	BASEPRI, r3
 8009fec:	f3bf 8f6f 	isb	sy
 8009ff0:	f3bf 8f4f 	dsb	sy
 8009ff4:	e7fe      	b.n	8009ff4 <xTaskRemoveFromEventList+0x6c>
		xReturn = pdFALSE;
 8009ff6:	2000      	movs	r0, #0
}
 8009ff8:	bd38      	pop	{r3, r4, r5, pc}
 8009ffa:	bf00      	nop
 8009ffc:	2000245c 	.word	0x2000245c
 800a000:	20002464 	.word	0x20002464
 800a004:	20001fec 	.word	0x20001fec
 800a008:	20001fe0 	.word	0x20001fe0
 800a00c:	200024dc 	.word	0x200024dc
 800a010:	20002498 	.word	0x20002498

0800a014 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a014:	4a03      	ldr	r2, [pc, #12]	; (800a024 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a016:	4b04      	ldr	r3, [pc, #16]	; (800a028 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a018:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	e9c0 2300 	strd	r2, r3, [r0]
}
 800a020:	4770      	bx	lr
 800a022:	bf00      	nop
 800a024:	20002494 	.word	0x20002494
 800a028:	200024d8 	.word	0x200024d8

0800a02c <xTaskCheckForTimeOut>:
{
 800a02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800a02e:	b340      	cbz	r0, 800a082 <xTaskCheckForTimeOut+0x56>
	configASSERT( pxTicksToWait );
 800a030:	b1f1      	cbz	r1, 800a070 <xTaskCheckForTimeOut+0x44>
 800a032:	460d      	mov	r5, r1
 800a034:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800a036:	f000 fac5 	bl	800a5c4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800a03a:	f8df c078 	ldr.w	ip, [pc, #120]	; 800a0b4 <xTaskCheckForTimeOut+0x88>
			if( *pxTicksToWait == portMAX_DELAY )
 800a03e:	682b      	ldr	r3, [r5, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a040:	6867      	ldr	r7, [r4, #4]
		const TickType_t xConstTickCount = xTickCount;
 800a042:	f8dc 6000 	ldr.w	r6, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 800a046:	1c59      	adds	r1, r3, #1
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a048:	eba6 0207 	sub.w	r2, r6, r7
			if( *pxTicksToWait == portMAX_DELAY )
 800a04c:	d022      	beq.n	800a094 <xTaskCheckForTimeOut+0x68>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a04e:	4818      	ldr	r0, [pc, #96]	; (800a0b0 <xTaskCheckForTimeOut+0x84>)
 800a050:	6821      	ldr	r1, [r4, #0]
 800a052:	f8d0 e000 	ldr.w	lr, [r0]
 800a056:	4571      	cmp	r1, lr
 800a058:	d001      	beq.n	800a05e <xTaskCheckForTimeOut+0x32>
 800a05a:	42b7      	cmp	r7, r6
 800a05c:	d925      	bls.n	800a0aa <xTaskCheckForTimeOut+0x7e>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a05e:	4293      	cmp	r3, r2
 800a060:	d81a      	bhi.n	800a098 <xTaskCheckForTimeOut+0x6c>
			*pxTicksToWait = 0;
 800a062:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 800a064:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 800a066:	602b      	str	r3, [r5, #0]
	taskEXIT_CRITICAL();
 800a068:	f000 face 	bl	800a608 <vPortExitCritical>
}
 800a06c:	4630      	mov	r0, r6
 800a06e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a070:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a074:	f383 8811 	msr	BASEPRI, r3
 800a078:	f3bf 8f6f 	isb	sy
 800a07c:	f3bf 8f4f 	dsb	sy
 800a080:	e7fe      	b.n	800a080 <xTaskCheckForTimeOut+0x54>
 800a082:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a086:	f383 8811 	msr	BASEPRI, r3
 800a08a:	f3bf 8f6f 	isb	sy
 800a08e:	f3bf 8f4f 	dsb	sy
 800a092:	e7fe      	b.n	800a092 <xTaskCheckForTimeOut+0x66>
				xReturn = pdFALSE;
 800a094:	2600      	movs	r6, #0
 800a096:	e7e7      	b.n	800a068 <xTaskCheckForTimeOut+0x3c>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a098:	6800      	ldr	r0, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a09a:	f8dc 1000 	ldr.w	r1, [ip]
			*pxTicksToWait -= xElapsedTime;
 800a09e:	1a9b      	subs	r3, r3, r2
 800a0a0:	602b      	str	r3, [r5, #0]
			xReturn = pdFALSE;
 800a0a2:	2600      	movs	r6, #0
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a0a4:	e9c4 0100 	strd	r0, r1, [r4]
 800a0a8:	e7de      	b.n	800a068 <xTaskCheckForTimeOut+0x3c>
			xReturn = pdTRUE;
 800a0aa:	2601      	movs	r6, #1
 800a0ac:	e7dc      	b.n	800a068 <xTaskCheckForTimeOut+0x3c>
 800a0ae:	bf00      	nop
 800a0b0:	20002494 	.word	0x20002494
 800a0b4:	200024d8 	.word	0x200024d8

0800a0b8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	4b01      	ldr	r3, [pc, #4]	; (800a0c0 <vTaskMissedYield+0x8>)
 800a0bc:	601a      	str	r2, [r3, #0]
}
 800a0be:	4770      	bx	lr
 800a0c0:	200024dc 	.word	0x200024dc

0800a0c4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800a0c4:	4b05      	ldr	r3, [pc, #20]	; (800a0dc <xTaskGetSchedulerState+0x18>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	b133      	cbz	r3, 800a0d8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0ca:	4b05      	ldr	r3, [pc, #20]	; (800a0e0 <xTaskGetSchedulerState+0x1c>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 800a0d0:	bf0c      	ite	eq
 800a0d2:	2002      	moveq	r0, #2
 800a0d4:	2000      	movne	r0, #0
 800a0d6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a0d8:	2001      	movs	r0, #1
	}
 800a0da:	4770      	bx	lr
 800a0dc:	200024ac 	.word	0x200024ac
 800a0e0:	2000245c 	.word	0x2000245c

0800a0e4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800a0e4:	b168      	cbz	r0, 800a102 <xTaskPriorityDisinherit+0x1e>
	{
 800a0e6:	b538      	push	{r3, r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 800a0e8:	4b1c      	ldr	r3, [pc, #112]	; (800a15c <xTaskPriorityDisinherit+0x78>)
 800a0ea:	681c      	ldr	r4, [r3, #0]
 800a0ec:	4284      	cmp	r4, r0
 800a0ee:	d00a      	beq.n	800a106 <xTaskPriorityDisinherit+0x22>
 800a0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f4:	f383 8811 	msr	BASEPRI, r3
 800a0f8:	f3bf 8f6f 	isb	sy
 800a0fc:	f3bf 8f4f 	dsb	sy
 800a100:	e7fe      	b.n	800a100 <xTaskPriorityDisinherit+0x1c>
	BaseType_t xReturn = pdFALSE;
 800a102:	2000      	movs	r0, #0
	}
 800a104:	4770      	bx	lr
			configASSERT( pxTCB->uxMutexesHeld );
 800a106:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a108:	b943      	cbnz	r3, 800a11c <xTaskPriorityDisinherit+0x38>
 800a10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a10e:	f383 8811 	msr	BASEPRI, r3
 800a112:	f3bf 8f6f 	isb	sy
 800a116:	f3bf 8f4f 	dsb	sy
 800a11a:	e7fe      	b.n	800a11a <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a11c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800a11e:	6d22      	ldr	r2, [r4, #80]	; 0x50
			( pxTCB->uxMutexesHeld )--;
 800a120:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a122:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800a124:	6563      	str	r3, [r4, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a126:	d000      	beq.n	800a12a <xTaskPriorityDisinherit+0x46>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a128:	b10b      	cbz	r3, 800a12e <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800a12a:	2000      	movs	r0, #0
	}
 800a12c:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a12e:	1d25      	adds	r5, r4, #4
 800a130:	4628      	mov	r0, r5
 800a132:	f7fe fdcb 	bl	8008ccc <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a136:	6d23      	ldr	r3, [r4, #80]	; 0x50
					prvAddTaskToReadyList( pxTCB );
 800a138:	4a09      	ldr	r2, [pc, #36]	; (800a160 <xTaskPriorityDisinherit+0x7c>)
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a13a:	f1c3 0038 	rsb	r0, r3, #56	; 0x38
 800a13e:	61a0      	str	r0, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800a140:	2014      	movs	r0, #20
 800a142:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a144:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800a146:	428b      	cmp	r3, r1
 800a148:	bf88      	it	hi
 800a14a:	6013      	strhi	r3, [r2, #0]
 800a14c:	4a05      	ldr	r2, [pc, #20]	; (800a164 <xTaskPriorityDisinherit+0x80>)
 800a14e:	4629      	mov	r1, r5
 800a150:	fb00 2003 	mla	r0, r0, r3, r2
 800a154:	f7fe fd92 	bl	8008c7c <vListInsertEnd>
					xReturn = pdTRUE;
 800a158:	2001      	movs	r0, #1
	}
 800a15a:	bd38      	pop	{r3, r4, r5, pc}
 800a15c:	20001fe0 	.word	0x20001fe0
 800a160:	20002464 	.word	0x20002464
 800a164:	20001fec 	.word	0x20001fec

0800a168 <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a168:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a16c:	4e20      	ldr	r6, [pc, #128]	; (800a1f0 <prvSwitchTimerLists+0x88>)
 800a16e:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
 800a170:	4f20      	ldr	r7, [pc, #128]	; (800a1f4 <prvSwitchTimerLists+0x8c>)
		xMessage.xMessageID = xCommandID;
 800a172:	f04f 0800 	mov.w	r8, #0

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a176:	e00d      	b.n	800a194 <prvSwitchTimerLists+0x2c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a178:	68db      	ldr	r3, [r3, #12]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a17a:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a17c:	f8d3 9000 	ldr.w	r9, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a180:	1d25      	adds	r5, r4, #4
 800a182:	4628      	mov	r0, r5
 800a184:	f7fe fda2 	bl	8008ccc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a188:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a18a:	4620      	mov	r0, r4
 800a18c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800a18e:	69e3      	ldr	r3, [r4, #28]
 800a190:	2b01      	cmp	r3, #1
 800a192:	d00a      	beq.n	800a1aa <prvSwitchTimerLists+0x42>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a194:	6833      	ldr	r3, [r6, #0]
 800a196:	681a      	ldr	r2, [r3, #0]
 800a198:	2a00      	cmp	r2, #0
 800a19a:	d1ed      	bne.n	800a178 <prvSwitchTimerLists+0x10>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 800a19c:	4a16      	ldr	r2, [pc, #88]	; (800a1f8 <prvSwitchTimerLists+0x90>)
 800a19e:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a1a0:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 800a1a2:	6031      	str	r1, [r6, #0]
}
 800a1a4:	b005      	add	sp, #20
 800a1a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a1aa:	69a3      	ldr	r3, [r4, #24]
 800a1ac:	444b      	add	r3, r9
			if( xReloadTime > xNextExpireTime )
 800a1ae:	4599      	cmp	r9, r3
 800a1b0:	d317      	bcc.n	800a1e2 <prvSwitchTimerLists+0x7a>
	if( xTimerQueue != NULL )
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	b163      	cbz	r3, 800a1d0 <prvSwitchTimerLists+0x68>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a1b6:	e9cd 8900 	strd	r8, r9, [sp]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800a1ba:	9402      	str	r4, [sp, #8]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a1bc:	f7ff ff82 	bl	800a0c4 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	4669      	mov	r1, sp
 800a1c4:	461a      	mov	r2, r3
 800a1c6:	6838      	ldr	r0, [r7, #0]
 800a1c8:	f7fe fe2c 	bl	8008e24 <xQueueGenericSend>
				configASSERT( xResult );
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	d1e1      	bne.n	800a194 <prvSwitchTimerLists+0x2c>
 800a1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d4:	f383 8811 	msr	BASEPRI, r3
 800a1d8:	f3bf 8f6f 	isb	sy
 800a1dc:	f3bf 8f4f 	dsb	sy
 800a1e0:	e7fe      	b.n	800a1e0 <prvSwitchTimerLists+0x78>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a1e2:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a1e4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a1e6:	4629      	mov	r1, r5
 800a1e8:	6830      	ldr	r0, [r6, #0]
 800a1ea:	f7fe fd55 	bl	8008c98 <vListInsert>
 800a1ee:	e7d1      	b.n	800a194 <prvSwitchTimerLists+0x2c>
 800a1f0:	200024e0 	.word	0x200024e0
 800a1f4:	20002604 	.word	0x20002604
 800a1f8:	200024e4 	.word	0x200024e4

0800a1fc <prvTimerTask>:
{
 800a1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a200:	f04f 0a01 	mov.w	sl, #1
 800a204:	4f8e      	ldr	r7, [pc, #568]	; (800a440 <prvTimerTask+0x244>)
 800a206:	4e8f      	ldr	r6, [pc, #572]	; (800a444 <prvTimerTask+0x248>)
 800a208:	f8df 9244 	ldr.w	r9, [pc, #580]	; 800a450 <prvTimerTask+0x254>
 800a20c:	4d8e      	ldr	r5, [pc, #568]	; (800a448 <prvTimerTask+0x24c>)
 800a20e:	b08b      	sub	sp, #44	; 0x2c
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	681c      	ldr	r4, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a214:	2c00      	cmp	r4, #0
 800a216:	d052      	beq.n	800a2be <prvTimerTask+0xc2>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a218:	68db      	ldr	r3, [r3, #12]
 800a21a:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
 800a21c:	f7ff fc7a 	bl	8009b14 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800a220:	f7ff fc80 	bl	8009b24 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800a224:	6832      	ldr	r2, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 800a226:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 800a228:	4290      	cmp	r0, r2
 800a22a:	d359      	bcc.n	800a2e0 <prvTimerTask+0xe4>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a22c:	4284      	cmp	r4, r0
	xLastTime = xTimeNow;
 800a22e:	6030      	str	r0, [r6, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a230:	d973      	bls.n	800a31a <prvTimerTask+0x11e>
 800a232:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a234:	eba4 010b 	sub.w	r1, r4, fp
 800a238:	6828      	ldr	r0, [r5, #0]
 800a23a:	f7ff f94d 	bl	80094d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a23e:	f7ff fd1b 	bl	8009c78 <xTaskResumeAll>
 800a242:	b938      	cbnz	r0, 800a254 <prvTimerTask+0x58>
					portYIELD_WITHIN_API();
 800a244:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a248:	4a80      	ldr	r2, [pc, #512]	; (800a44c <prvTimerTask+0x250>)
 800a24a:	6013      	str	r3, [r2, #0]
 800a24c:	f3bf 8f4f 	dsb	sy
 800a250:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a254:	f04f 0800 	mov.w	r8, #0
 800a258:	2200      	movs	r2, #0
 800a25a:	a902      	add	r1, sp, #8
 800a25c:	6828      	ldr	r0, [r5, #0]
 800a25e:	f7fe ffad 	bl	80091bc <xQueueReceive>
 800a262:	2800      	cmp	r0, #0
 800a264:	d0d4      	beq.n	800a210 <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a266:	9b02      	ldr	r3, [sp, #8]
 800a268:	9c04      	ldr	r4, [sp, #16]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	da07      	bge.n	800a27e <prvTimerTask+0x82>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a26e:	9b03      	ldr	r3, [sp, #12]
 800a270:	4620      	mov	r0, r4
 800a272:	9905      	ldr	r1, [sp, #20]
 800a274:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a276:	9b02      	ldr	r3, [sp, #8]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	dbed      	blt.n	800a258 <prvTimerTask+0x5c>
 800a27c:	9c04      	ldr	r4, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a27e:	6963      	ldr	r3, [r4, #20]
 800a280:	b113      	cbz	r3, 800a288 <prvTimerTask+0x8c>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a282:	1d20      	adds	r0, r4, #4
 800a284:	f7fe fd22 	bl	8008ccc <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 800a288:	f7ff fc4c 	bl	8009b24 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800a28c:	6833      	ldr	r3, [r6, #0]
 800a28e:	4298      	cmp	r0, r3
 800a290:	d32d      	bcc.n	800a2ee <prvTimerTask+0xf2>
 800a292:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 800a294:	6030      	str	r0, [r6, #0]
 800a296:	2b09      	cmp	r3, #9
 800a298:	d8de      	bhi.n	800a258 <prvTimerTask+0x5c>
 800a29a:	fa0a f303 	lsl.w	r3, sl, r3
 800a29e:	f413 7f04 	tst.w	r3, #528	; 0x210
 800a2a2:	d129      	bne.n	800a2f8 <prvTimerTask+0xfc>
 800a2a4:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 800a2a8:	d14d      	bne.n	800a346 <prvTimerTask+0x14a>
 800a2aa:	069b      	lsls	r3, r3, #26
 800a2ac:	d5d4      	bpl.n	800a258 <prvTimerTask+0x5c>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a2ae:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d1d0      	bne.n	800a258 <prvTimerTask+0x5c>
							vPortFree( pxTimer );
 800a2b6:	4620      	mov	r0, r4
 800a2b8:	f000 fb28 	bl	800a90c <vPortFree>
 800a2bc:	e7cc      	b.n	800a258 <prvTimerTask+0x5c>
	vTaskSuspendAll();
 800a2be:	f7ff fc29 	bl	8009b14 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800a2c2:	f7ff fc2f 	bl	8009b24 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800a2c6:	6832      	ldr	r2, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 800a2c8:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 800a2ca:	4282      	cmp	r2, r0
 800a2cc:	d808      	bhi.n	800a2e0 <prvTimerTask+0xe4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a2ce:	f8d9 2000 	ldr.w	r2, [r9]
	xLastTime = xTimeNow;
 800a2d2:	f8c6 b000 	str.w	fp, [r6]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a2d6:	6812      	ldr	r2, [r2, #0]
 800a2d8:	fab2 f282 	clz	r2, r2
 800a2dc:	0952      	lsrs	r2, r2, #5
 800a2de:	e7a9      	b.n	800a234 <prvTimerTask+0x38>
		prvSwitchTimerLists();
 800a2e0:	f7ff ff42 	bl	800a168 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 800a2e4:	f8c6 b000 	str.w	fp, [r6]
			( void ) xTaskResumeAll();
 800a2e8:	f7ff fcc6 	bl	8009c78 <xTaskResumeAll>
 800a2ec:	e7b2      	b.n	800a254 <prvTimerTask+0x58>
 800a2ee:	9001      	str	r0, [sp, #4]
		prvSwitchTimerLists();
 800a2f0:	f7ff ff3a 	bl	800a168 <prvSwitchTimerLists>
 800a2f4:	9801      	ldr	r0, [sp, #4]
 800a2f6:	e7cc      	b.n	800a292 <prvTimerTask+0x96>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a2f8:	9b03      	ldr	r3, [sp, #12]
 800a2fa:	61a3      	str	r3, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d064      	beq.n	800a3ca <prvTimerTask+0x1ce>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a300:	4403      	add	r3, r0
	if( xNextExpiryTime <= xTimeNow )
 800a302:	4283      	cmp	r3, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a304:	6063      	str	r3, [r4, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a306:	6124      	str	r4, [r4, #16]
 800a308:	f104 0104 	add.w	r1, r4, #4
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a30c:	bf94      	ite	ls
 800a30e:	f8d9 0000 	ldrls.w	r0, [r9]
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a312:	6838      	ldrhi	r0, [r7, #0]
 800a314:	f7fe fcc0 	bl	8008c98 <vListInsert>
 800a318:	e79e      	b.n	800a258 <prvTimerTask+0x5c>
				( void ) xTaskResumeAll();
 800a31a:	f7ff fcad 	bl	8009c78 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a31e:	683a      	ldr	r2, [r7, #0]
 800a320:	68d2      	ldr	r2, [r2, #12]
 800a322:	f8d2 800c 	ldr.w	r8, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a326:	f108 0104 	add.w	r1, r8, #4
 800a32a:	4608      	mov	r0, r1
 800a32c:	9101      	str	r1, [sp, #4]
 800a32e:	f7fe fccd 	bl	8008ccc <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800a332:	f8d8 201c 	ldr.w	r2, [r8, #28]
 800a336:	9901      	ldr	r1, [sp, #4]
 800a338:	2a01      	cmp	r2, #1
 800a33a:	d04f      	beq.n	800a3dc <prvTimerTask+0x1e0>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a33c:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800a340:	4640      	mov	r0, r8
 800a342:	4798      	blx	r3
 800a344:	e786      	b.n	800a254 <prvTimerTask+0x58>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a346:	9b03      	ldr	r3, [sp, #12]
 800a348:	69a2      	ldr	r2, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a34a:	6124      	str	r4, [r4, #16]
 800a34c:	1899      	adds	r1, r3, r2
 800a34e:	bf2c      	ite	cs
 800a350:	f04f 0c01 	movcs.w	ip, #1
 800a354:	f04f 0c00 	movcc.w	ip, #0
	if( xNextExpiryTime <= xTimeNow )
 800a358:	4281      	cmp	r1, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a35a:	6061      	str	r1, [r4, #4]
	if( xNextExpiryTime <= xTimeNow )
 800a35c:	d825      	bhi.n	800a3aa <prvTimerTask+0x1ae>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a35e:	1ac3      	subs	r3, r0, r3
 800a360:	429a      	cmp	r2, r3
 800a362:	d82c      	bhi.n	800a3be <prvTimerTask+0x1c2>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a364:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a366:	4620      	mov	r0, r4
 800a368:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800a36a:	69e3      	ldr	r3, [r4, #28]
 800a36c:	2b01      	cmp	r3, #1
 800a36e:	f47f af73 	bne.w	800a258 <prvTimerTask+0x5c>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a372:	9b03      	ldr	r3, [sp, #12]
 800a374:	69a1      	ldr	r1, [r4, #24]
	if( xTimerQueue != NULL )
 800a376:	682a      	ldr	r2, [r5, #0]
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a378:	440b      	add	r3, r1
	if( xTimerQueue != NULL )
 800a37a:	b16a      	cbz	r2, 800a398 <prvTimerTask+0x19c>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a37c:	e9cd 8306 	strd	r8, r3, [sp, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800a380:	9408      	str	r4, [sp, #32]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a382:	f7ff fe9f 	bl	800a0c4 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a386:	2300      	movs	r3, #0
 800a388:	a906      	add	r1, sp, #24
 800a38a:	461a      	mov	r2, r3
 800a38c:	6828      	ldr	r0, [r5, #0]
 800a38e:	f7fe fd49 	bl	8008e24 <xQueueGenericSend>
							configASSERT( xResult );
 800a392:	2800      	cmp	r0, #0
 800a394:	f47f af60 	bne.w	800a258 <prvTimerTask+0x5c>
 800a398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a39c:	f383 8811 	msr	BASEPRI, r3
 800a3a0:	f3bf 8f6f 	isb	sy
 800a3a4:	f3bf 8f4f 	dsb	sy
 800a3a8:	e7fe      	b.n	800a3a8 <prvTimerTask+0x1ac>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a3aa:	4283      	cmp	r3, r0
 800a3ac:	d902      	bls.n	800a3b4 <prvTimerTask+0x1b8>
 800a3ae:	f1bc 0f00 	cmp.w	ip, #0
 800a3b2:	d0d7      	beq.n	800a364 <prvTimerTask+0x168>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a3b4:	1d21      	adds	r1, r4, #4
 800a3b6:	6838      	ldr	r0, [r7, #0]
 800a3b8:	f7fe fc6e 	bl	8008c98 <vListInsert>
 800a3bc:	e74c      	b.n	800a258 <prvTimerTask+0x5c>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a3be:	1d21      	adds	r1, r4, #4
 800a3c0:	f8d9 0000 	ldr.w	r0, [r9]
 800a3c4:	f7fe fc68 	bl	8008c98 <vListInsert>
 800a3c8:	e746      	b.n	800a258 <prvTimerTask+0x5c>
 800a3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ce:	f383 8811 	msr	BASEPRI, r3
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	f3bf 8f4f 	dsb	sy
 800a3da:	e7fe      	b.n	800a3da <prvTimerTask+0x1de>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a3dc:	f8d8 2018 	ldr.w	r2, [r8, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a3e0:	f8c8 8010 	str.w	r8, [r8, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a3e4:	18a0      	adds	r0, r4, r2
	if( xNextExpiryTime <= xTimeNow )
 800a3e6:	4583      	cmp	fp, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a3e8:	f8c8 0004 	str.w	r0, [r8, #4]
	if( xNextExpiryTime <= xTimeNow )
 800a3ec:	d323      	bcc.n	800a436 <prvTimerTask+0x23a>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3ee:	ebab 0304 	sub.w	r3, fp, r4
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d81a      	bhi.n	800a42c <prvTimerTask+0x230>
	if( xTimerQueue != NULL )
 800a3f6:	682b      	ldr	r3, [r5, #0]
 800a3f8:	b17b      	cbz	r3, 800a41a <prvTimerTask+0x21e>
		xMessage.xMessageID = xCommandID;
 800a3fa:	f04f 0b00 	mov.w	fp, #0
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800a3fe:	e9cd 4807 	strd	r4, r8, [sp, #28]
		xMessage.xMessageID = xCommandID;
 800a402:	f8cd b018 	str.w	fp, [sp, #24]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a406:	f7ff fe5d 	bl	800a0c4 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a40a:	465b      	mov	r3, fp
 800a40c:	465a      	mov	r2, fp
 800a40e:	a906      	add	r1, sp, #24
 800a410:	6828      	ldr	r0, [r5, #0]
 800a412:	f7fe fd07 	bl	8008e24 <xQueueGenericSend>
			configASSERT( xResult );
 800a416:	2800      	cmp	r0, #0
 800a418:	d190      	bne.n	800a33c <prvTimerTask+0x140>
 800a41a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a41e:	f383 8811 	msr	BASEPRI, r3
 800a422:	f3bf 8f6f 	isb	sy
 800a426:	f3bf 8f4f 	dsb	sy
 800a42a:	e7fe      	b.n	800a42a <prvTimerTask+0x22e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a42c:	f8d9 0000 	ldr.w	r0, [r9]
 800a430:	f7fe fc32 	bl	8008c98 <vListInsert>
 800a434:	e782      	b.n	800a33c <prvTimerTask+0x140>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a436:	6838      	ldr	r0, [r7, #0]
 800a438:	f7fe fc2e 	bl	8008c98 <vListInsert>
 800a43c:	e77e      	b.n	800a33c <prvTimerTask+0x140>
 800a43e:	bf00      	nop
 800a440:	200024e0 	.word	0x200024e0
 800a444:	200025b0 	.word	0x200025b0
 800a448:	20002604 	.word	0x20002604
 800a44c:	e000ed04 	.word	0xe000ed04
 800a450:	200024e4 	.word	0x200024e4

0800a454 <xTimerCreateTimerTask>:
{
 800a454:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 800a456:	4c23      	ldr	r4, [pc, #140]	; (800a4e4 <xTimerCreateTimerTask+0x90>)
{
 800a458:	b089      	sub	sp, #36	; 0x24
	taskENTER_CRITICAL();
 800a45a:	f000 f8b3 	bl	800a5c4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800a45e:	6827      	ldr	r7, [r4, #0]
 800a460:	b32f      	cbz	r7, 800a4ae <xTimerCreateTimerTask+0x5a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a462:	f000 f8d1 	bl	800a608 <vPortExitCritical>
	if( xTimerQueue != NULL )
 800a466:	6823      	ldr	r3, [r4, #0]
 800a468:	b1c3      	cbz	r3, 800a49c <xTimerCreateTimerTask+0x48>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a46a:	2400      	movs	r4, #0
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a46c:	2502      	movs	r5, #2
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a46e:	aa07      	add	r2, sp, #28
 800a470:	a906      	add	r1, sp, #24
 800a472:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a474:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a478:	f7fe fbe2 	bl	8008c40 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a47c:	a805      	add	r0, sp, #20
 800a47e:	c807      	ldmia	r0, {r0, r1, r2}
 800a480:	4623      	mov	r3, r4
 800a482:	e9cd 1001 	strd	r1, r0, [sp, #4]
 800a486:	9500      	str	r5, [sp, #0]
 800a488:	4917      	ldr	r1, [pc, #92]	; (800a4e8 <xTimerCreateTimerTask+0x94>)
 800a48a:	4818      	ldr	r0, [pc, #96]	; (800a4ec <xTimerCreateTimerTask+0x98>)
 800a48c:	f7ff f9e8 	bl	8009860 <xTaskCreateStatic>
 800a490:	4b17      	ldr	r3, [pc, #92]	; (800a4f0 <xTimerCreateTimerTask+0x9c>)
 800a492:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800a494:	b110      	cbz	r0, 800a49c <xTimerCreateTimerTask+0x48>
}
 800a496:	2001      	movs	r0, #1
 800a498:	b009      	add	sp, #36	; 0x24
 800a49a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a0:	f383 8811 	msr	BASEPRI, r3
 800a4a4:	f3bf 8f6f 	isb	sy
 800a4a8:	f3bf 8f4f 	dsb	sy
 800a4ac:	e7fe      	b.n	800a4ac <xTimerCreateTimerTask+0x58>
			vListInitialise( &xActiveTimerList1 );
 800a4ae:	4e11      	ldr	r6, [pc, #68]	; (800a4f4 <xTimerCreateTimerTask+0xa0>)
			vListInitialise( &xActiveTimerList2 );
 800a4b0:	4d11      	ldr	r5, [pc, #68]	; (800a4f8 <xTimerCreateTimerTask+0xa4>)
			vListInitialise( &xActiveTimerList1 );
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	f7fe fbd2 	bl	8008c5c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	f7fe fbcf 	bl	8008c5c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a4be:	4a0f      	ldr	r2, [pc, #60]	; (800a4fc <xTimerCreateTimerTask+0xa8>)
			pxOverflowTimerList = &xActiveTimerList2;
 800a4c0:	480f      	ldr	r0, [pc, #60]	; (800a500 <xTimerCreateTimerTask+0xac>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a4c2:	9700      	str	r7, [sp, #0]
 800a4c4:	4b0f      	ldr	r3, [pc, #60]	; (800a504 <xTimerCreateTimerTask+0xb0>)
			pxCurrentTimerList = &xActiveTimerList1;
 800a4c6:	6016      	str	r6, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a4c8:	6005      	str	r5, [r0, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a4ca:	4a0f      	ldr	r2, [pc, #60]	; (800a508 <xTimerCreateTimerTask+0xb4>)
 800a4cc:	2110      	movs	r1, #16
 800a4ce:	200a      	movs	r0, #10
 800a4d0:	f7fe fc52 	bl	8008d78 <xQueueGenericCreateStatic>
 800a4d4:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 800a4d6:	2800      	cmp	r0, #0
 800a4d8:	d0c3      	beq.n	800a462 <xTimerCreateTimerTask+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a4da:	490c      	ldr	r1, [pc, #48]	; (800a50c <xTimerCreateTimerTask+0xb8>)
 800a4dc:	f7fe ffd2 	bl	8009484 <vQueueAddToRegistry>
 800a4e0:	e7bf      	b.n	800a462 <xTimerCreateTimerTask+0xe>
 800a4e2:	bf00      	nop
 800a4e4:	20002604 	.word	0x20002604
 800a4e8:	0800bde8 	.word	0x0800bde8
 800a4ec:	0800a1fd 	.word	0x0800a1fd
 800a4f0:	20002608 	.word	0x20002608
 800a4f4:	20002588 	.word	0x20002588
 800a4f8:	2000259c 	.word	0x2000259c
 800a4fc:	200024e0 	.word	0x200024e0
 800a500:	200024e4 	.word	0x200024e4
 800a504:	200025b4 	.word	0x200025b4
 800a508:	200024e8 	.word	0x200024e8
 800a50c:	0800bde0 	.word	0x0800bde0

0800a510 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 800a510:	2200      	movs	r2, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a512:	4b0e      	ldr	r3, [pc, #56]	; (800a54c <prvTaskExitError+0x3c>)
{
 800a514:	b082      	sub	sp, #8
	configASSERT( uxCriticalNesting == ~0UL );
 800a516:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0UL;
 800a518:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800a51a:	3301      	adds	r3, #1
 800a51c:	d008      	beq.n	800a530 <prvTaskExitError+0x20>
 800a51e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a522:	f383 8811 	msr	BASEPRI, r3
 800a526:	f3bf 8f6f 	isb	sy
 800a52a:	f3bf 8f4f 	dsb	sy
 800a52e:	e7fe      	b.n	800a52e <prvTaskExitError+0x1e>
 800a530:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a534:	f383 8811 	msr	BASEPRI, r3
 800a538:	f3bf 8f6f 	isb	sy
 800a53c:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a540:	9b01      	ldr	r3, [sp, #4]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d0fc      	beq.n	800a540 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a546:	b002      	add	sp, #8
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	20000068 	.word	0x20000068

0800a550 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a550:	4806      	ldr	r0, [pc, #24]	; (800a56c <prvPortStartFirstTask+0x1c>)
 800a552:	6800      	ldr	r0, [r0, #0]
 800a554:	6800      	ldr	r0, [r0, #0]
 800a556:	f380 8808 	msr	MSP, r0
 800a55a:	b662      	cpsie	i
 800a55c:	b661      	cpsie	f
 800a55e:	f3bf 8f4f 	dsb	sy
 800a562:	f3bf 8f6f 	isb	sy
 800a566:	df00      	svc	0
 800a568:	bf00      	nop
 800a56a:	0000      	.short	0x0000
 800a56c:	e000ed08 	.word	0xe000ed08

0800a570 <pxPortInitialiseStack>:
{
 800a570:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a572:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a576:	4b06      	ldr	r3, [pc, #24]	; (800a590 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a578:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a57c:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a580:	e940 1402 	strd	r1, r4, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a584:	f840 3c0c 	str.w	r3, [r0, #-12]
}
 800a588:	bc10      	pop	{r4}
 800a58a:	3840      	subs	r0, #64	; 0x40
 800a58c:	4770      	bx	lr
 800a58e:	bf00      	nop
 800a590:	0800a511 	.word	0x0800a511
	...

0800a5a0 <SVC_Handler>:
	__asm volatile (
 800a5a0:	4b07      	ldr	r3, [pc, #28]	; (800a5c0 <pxCurrentTCBConst2>)
 800a5a2:	6819      	ldr	r1, [r3, #0]
 800a5a4:	6808      	ldr	r0, [r1, #0]
 800a5a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a5aa:	f380 8809 	msr	PSP, r0
 800a5ae:	f3bf 8f6f 	isb	sy
 800a5b2:	f04f 0000 	mov.w	r0, #0
 800a5b6:	f380 8811 	msr	BASEPRI, r0
 800a5ba:	f04e 0e0d 	orr.w	lr, lr, #13
 800a5be:	4770      	bx	lr

0800a5c0 <pxCurrentTCBConst2>:
 800a5c0:	20001fe0 	.word	0x20001fe0

0800a5c4 <vPortEnterCritical>:
 800a5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5c8:	f383 8811 	msr	BASEPRI, r3
 800a5cc:	f3bf 8f6f 	isb	sy
 800a5d0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a5d4:	4a0a      	ldr	r2, [pc, #40]	; (800a600 <vPortEnterCritical+0x3c>)
 800a5d6:	6813      	ldr	r3, [r2, #0]
 800a5d8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a5da:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800a5dc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800a5de:	d000      	beq.n	800a5e2 <vPortEnterCritical+0x1e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 800a5e0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a5e2:	4b08      	ldr	r3, [pc, #32]	; (800a604 <vPortEnterCritical+0x40>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a5ea:	d0f9      	beq.n	800a5e0 <vPortEnterCritical+0x1c>
 800a5ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f0:	f383 8811 	msr	BASEPRI, r3
 800a5f4:	f3bf 8f6f 	isb	sy
 800a5f8:	f3bf 8f4f 	dsb	sy
 800a5fc:	e7fe      	b.n	800a5fc <vPortEnterCritical+0x38>
 800a5fe:	bf00      	nop
 800a600:	20000068 	.word	0x20000068
 800a604:	e000ed04 	.word	0xe000ed04

0800a608 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 800a608:	4a08      	ldr	r2, [pc, #32]	; (800a62c <vPortExitCritical+0x24>)
 800a60a:	6813      	ldr	r3, [r2, #0]
 800a60c:	b943      	cbnz	r3, 800a620 <vPortExitCritical+0x18>
 800a60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a612:	f383 8811 	msr	BASEPRI, r3
 800a616:	f3bf 8f6f 	isb	sy
 800a61a:	f3bf 8f4f 	dsb	sy
 800a61e:	e7fe      	b.n	800a61e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800a620:	3b01      	subs	r3, #1
 800a622:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a624:	b90b      	cbnz	r3, 800a62a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a626:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800a62a:	4770      	bx	lr
 800a62c:	20000068 	.word	0x20000068

0800a630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a630:	f3ef 8009 	mrs	r0, PSP
 800a634:	f3bf 8f6f 	isb	sy
 800a638:	4b0d      	ldr	r3, [pc, #52]	; (800a670 <pxCurrentTCBConst>)
 800a63a:	681a      	ldr	r2, [r3, #0]
 800a63c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a640:	6010      	str	r0, [r2, #0]
 800a642:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a646:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a64a:	f380 8811 	msr	BASEPRI, r0
 800a64e:	f7ff fbbd 	bl	8009dcc <vTaskSwitchContext>
 800a652:	f04f 0000 	mov.w	r0, #0
 800a656:	f380 8811 	msr	BASEPRI, r0
 800a65a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a65e:	6819      	ldr	r1, [r3, #0]
 800a660:	6808      	ldr	r0, [r1, #0]
 800a662:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a666:	f380 8809 	msr	PSP, r0
 800a66a:	f3bf 8f6f 	isb	sy
 800a66e:	4770      	bx	lr

0800a670 <pxCurrentTCBConst>:
 800a670:	20001fe0 	.word	0x20001fe0

0800a674 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a674:	b508      	push	{r3, lr}
	__asm volatile
 800a676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a67a:	f383 8811 	msr	BASEPRI, r3
 800a67e:	f3bf 8f6f 	isb	sy
 800a682:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a686:	f7ff fa53 	bl	8009b30 <xTaskIncrementTick>
 800a68a:	b118      	cbz	r0, 800a694 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a68c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a690:	4b02      	ldr	r3, [pc, #8]	; (800a69c <SysTick_Handler+0x28>)
 800a692:	601a      	str	r2, [r3, #0]
	__asm volatile
 800a694:	2300      	movs	r3, #0
 800a696:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800a69a:	bd08      	pop	{r3, pc}
 800a69c:	e000ed04 	.word	0xe000ed04

0800a6a0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a6a0:	2300      	movs	r3, #0
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6a2:	2107      	movs	r1, #7
{
 800a6a4:	b410      	push	{r4}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a6a6:	4a08      	ldr	r2, [pc, #32]	; (800a6c8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a6a8:	4c08      	ldr	r4, [pc, #32]	; (800a6cc <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a6aa:	4809      	ldr	r0, [pc, #36]	; (800a6d0 <vPortSetupTimerInterrupt+0x30>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a6ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a6ae:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a6b0:	6803      	ldr	r3, [r0, #0]
 800a6b2:	4c08      	ldr	r4, [pc, #32]	; (800a6d4 <vPortSetupTimerInterrupt+0x34>)
 800a6b4:	4808      	ldr	r0, [pc, #32]	; (800a6d8 <vPortSetupTimerInterrupt+0x38>)
 800a6b6:	fba4 4303 	umull	r4, r3, r4, r3
 800a6ba:	099b      	lsrs	r3, r3, #6
 800a6bc:	3b01      	subs	r3, #1
 800a6be:	6003      	str	r3, [r0, #0]
}
 800a6c0:	bc10      	pop	{r4}
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6c2:	6011      	str	r1, [r2, #0]
}
 800a6c4:	4770      	bx	lr
 800a6c6:	bf00      	nop
 800a6c8:	e000e010 	.word	0xe000e010
 800a6cc:	e000e018 	.word	0xe000e018
 800a6d0:	2000005c 	.word	0x2000005c
 800a6d4:	10624dd3 	.word	0x10624dd3
 800a6d8:	e000e014 	.word	0xe000e014

0800a6dc <xPortStartScheduler>:
{
 800a6dc:	b530      	push	{r4, r5, lr}
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a6de:	25ff      	movs	r5, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a6e0:	2407      	movs	r4, #7
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a6e2:	4b27      	ldr	r3, [pc, #156]	; (800a780 <xPortStartScheduler+0xa4>)
{
 800a6e4:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a6e6:	781a      	ldrb	r2, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a6e8:	4926      	ldr	r1, [pc, #152]	; (800a784 <xPortStartScheduler+0xa8>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a6ea:	b2d2      	uxtb	r2, r2
 800a6ec:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a6ee:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a6f0:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a6f2:	4825      	ldr	r0, [pc, #148]	; (800a788 <xPortStartScheduler+0xac>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a6f4:	b2db      	uxtb	r3, r3
 800a6f6:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a6fa:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a6fe:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a702:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a706:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a708:	0611      	lsls	r1, r2, #24
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a70a:	6004      	str	r4, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a70c:	d510      	bpl.n	800a730 <xPortStartScheduler+0x54>
 800a70e:	2306      	movs	r3, #6
 800a710:	e000      	b.n	800a714 <xPortStartScheduler+0x38>
 800a712:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a714:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a718:	1e59      	subs	r1, r3, #1
 800a71a:	0052      	lsls	r2, r2, #1
 800a71c:	b2d2      	uxtb	r2, r2
 800a71e:	f88d 2003 	strb.w	r2, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a722:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a726:	0612      	lsls	r2, r2, #24
 800a728:	d4f3      	bmi.n	800a712 <xPortStartScheduler+0x36>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a72a:	2b03      	cmp	r3, #3
 800a72c:	6003      	str	r3, [r0, #0]
 800a72e:	d008      	beq.n	800a742 <xPortStartScheduler+0x66>
	__asm volatile
 800a730:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a734:	f383 8811 	msr	BASEPRI, r3
 800a738:	f3bf 8f6f 	isb	sy
 800a73c:	f3bf 8f4f 	dsb	sy
 800a740:	e7fe      	b.n	800a740 <xPortStartScheduler+0x64>
	uxCriticalNesting = 0;
 800a742:	2400      	movs	r4, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a744:	9901      	ldr	r1, [sp, #4]
 800a746:	4d0e      	ldr	r5, [pc, #56]	; (800a780 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a748:	021b      	lsls	r3, r3, #8
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a74a:	4a10      	ldr	r2, [pc, #64]	; (800a78c <xPortStartScheduler+0xb0>)
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a74c:	b2c9      	uxtb	r1, r1
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a74e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a752:	6003      	str	r3, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a754:	7029      	strb	r1, [r5, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a756:	6813      	ldr	r3, [r2, #0]
 800a758:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a75c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a75e:	6813      	ldr	r3, [r2, #0]
 800a760:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a764:	6013      	str	r3, [r2, #0]
	vPortSetupTimerInterrupt();
 800a766:	f7ff ff9b 	bl	800a6a0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800a76a:	4b09      	ldr	r3, [pc, #36]	; (800a790 <xPortStartScheduler+0xb4>)
 800a76c:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 800a76e:	f7ff feef 	bl	800a550 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800a772:	f7ff fb2b 	bl	8009dcc <vTaskSwitchContext>
	prvTaskExitError();
 800a776:	f7ff fecb 	bl	800a510 <prvTaskExitError>
}
 800a77a:	4620      	mov	r0, r4
 800a77c:	b003      	add	sp, #12
 800a77e:	bd30      	pop	{r4, r5, pc}
 800a780:	e000e400 	.word	0xe000e400
 800a784:	2000260c 	.word	0x2000260c
 800a788:	20002610 	.word	0x20002610
 800a78c:	e000ed20 	.word	0xe000ed20
 800a790:	20000068 	.word	0x20000068

0800a794 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a794:	b430      	push	{r4, r5}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a796:	4b11      	ldr	r3, [pc, #68]	; (800a7dc <prvInsertBlockIntoFreeList+0x48>)
 800a798:	681a      	ldr	r2, [r3, #0]
 800a79a:	4282      	cmp	r2, r0
 800a79c:	d201      	bcs.n	800a7a2 <prvInsertBlockIntoFreeList+0xe>
 800a79e:	4613      	mov	r3, r2
 800a7a0:	e7fa      	b.n	800a798 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a7a2:	685c      	ldr	r4, [r3, #4]
 800a7a4:	1919      	adds	r1, r3, r4
 800a7a6:	4288      	cmp	r0, r1
 800a7a8:	d103      	bne.n	800a7b2 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a7aa:	6841      	ldr	r1, [r0, #4]
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	4421      	add	r1, r4
 800a7b0:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a7b2:	6844      	ldr	r4, [r0, #4]
 800a7b4:	1901      	adds	r1, r0, r4
 800a7b6:	428a      	cmp	r2, r1
 800a7b8:	d109      	bne.n	800a7ce <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a7ba:	4909      	ldr	r1, [pc, #36]	; (800a7e0 <prvInsertBlockIntoFreeList+0x4c>)
 800a7bc:	6809      	ldr	r1, [r1, #0]
 800a7be:	428a      	cmp	r2, r1
 800a7c0:	d005      	beq.n	800a7ce <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a7c2:	e9d2 5100 	ldrd	r5, r1, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a7c6:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a7c8:	e9c0 5100 	strd	r5, r1, [r0]
 800a7cc:	e000      	b.n	800a7d0 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a7ce:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a7d0:	4298      	cmp	r0, r3
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a7d2:	bf18      	it	ne
 800a7d4:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7d6:	bc30      	pop	{r4, r5}
 800a7d8:	4770      	bx	lr
 800a7da:	bf00      	nop
 800a7dc:	20002df4 	.word	0x20002df4
 800a7e0:	20002614 	.word	0x20002614

0800a7e4 <pvPortMalloc>:
{
 800a7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxEnd == NULL )
 800a7e8:	4f41      	ldr	r7, [pc, #260]	; (800a8f0 <pvPortMalloc+0x10c>)
{
 800a7ea:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800a7ec:	f7ff f992 	bl	8009b14 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800a7f0:	683a      	ldr	r2, [r7, #0]
 800a7f2:	2a00      	cmp	r2, #0
 800a7f4:	d05a      	beq.n	800a8ac <pvPortMalloc+0xc8>
 800a7f6:	4b3f      	ldr	r3, [pc, #252]	; (800a8f4 <pvPortMalloc+0x110>)
 800a7f8:	681e      	ldr	r6, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7fa:	4234      	tst	r4, r6
 800a7fc:	d150      	bne.n	800a8a0 <pvPortMalloc+0xbc>
			if( xWantedSize > 0 )
 800a7fe:	2c00      	cmp	r4, #0
 800a800:	d04e      	beq.n	800a8a0 <pvPortMalloc+0xbc>
				xWantedSize += xHeapStructSize;
 800a802:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a806:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a808:	bf1c      	itt	ne
 800a80a:	f023 0307 	bicne.w	r3, r3, #7
 800a80e:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a810:	2b00      	cmp	r3, #0
 800a812:	d045      	beq.n	800a8a0 <pvPortMalloc+0xbc>
 800a814:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 800a908 <pvPortMalloc+0x124>
 800a818:	f8d8 5000 	ldr.w	r5, [r8]
 800a81c:	429d      	cmp	r5, r3
 800a81e:	d33f      	bcc.n	800a8a0 <pvPortMalloc+0xbc>
				pxBlock = xStart.pxNextFreeBlock;
 800a820:	4835      	ldr	r0, [pc, #212]	; (800a8f8 <pvPortMalloc+0x114>)
 800a822:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a824:	e006      	b.n	800a834 <pvPortMalloc+0x50>
 800a826:	f8d4 c000 	ldr.w	ip, [r4]
 800a82a:	f1bc 0f00 	cmp.w	ip, #0
 800a82e:	d004      	beq.n	800a83a <pvPortMalloc+0x56>
 800a830:	4620      	mov	r0, r4
 800a832:	4664      	mov	r4, ip
 800a834:	6861      	ldr	r1, [r4, #4]
 800a836:	4299      	cmp	r1, r3
 800a838:	d3f5      	bcc.n	800a826 <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 800a83a:	4294      	cmp	r4, r2
 800a83c:	d030      	beq.n	800a8a0 <pvPortMalloc+0xbc>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a83e:	1aca      	subs	r2, r1, r3
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a840:	6827      	ldr	r7, [r4, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a842:	2a10      	cmp	r2, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a844:	6007      	str	r7, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a846:	d910      	bls.n	800a86a <pvPortMalloc+0x86>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a848:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a84a:	0741      	lsls	r1, r0, #29
 800a84c:	d008      	beq.n	800a860 <pvPortMalloc+0x7c>
 800a84e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a852:	f383 8811 	msr	BASEPRI, r3
 800a856:	f3bf 8f6f 	isb	sy
 800a85a:	f3bf 8f4f 	dsb	sy
 800a85e:	e7fe      	b.n	800a85e <pvPortMalloc+0x7a>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a860:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a862:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a864:	f7ff ff96 	bl	800a794 <prvInsertBlockIntoFreeList>
 800a868:	6861      	ldr	r1, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a86a:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a86c:	4a23      	ldr	r2, [pc, #140]	; (800a8fc <pvPortMalloc+0x118>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a86e:	1a6d      	subs	r5, r5, r1
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a870:	6810      	ldr	r0, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a872:	4331      	orrs	r1, r6
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a874:	4285      	cmp	r5, r0
					pxBlock->pxNextFreeBlock = NULL;
 800a876:	e9c4 3100 	strd	r3, r1, [r4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a87a:	f104 0408 	add.w	r4, r4, #8
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a87e:	bf38      	it	cc
 800a880:	6015      	strcc	r5, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a882:	f8c8 5000 	str.w	r5, [r8]
	( void ) xTaskResumeAll();
 800a886:	f7ff f9f7 	bl	8009c78 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a88a:	0763      	lsls	r3, r4, #29
 800a88c:	d00b      	beq.n	800a8a6 <pvPortMalloc+0xc2>
 800a88e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a892:	f383 8811 	msr	BASEPRI, r3
 800a896:	f3bf 8f6f 	isb	sy
 800a89a:	f3bf 8f4f 	dsb	sy
 800a89e:	e7fe      	b.n	800a89e <pvPortMalloc+0xba>
	( void ) xTaskResumeAll();
 800a8a0:	f7ff f9ea 	bl	8009c78 <xTaskResumeAll>
 800a8a4:	2400      	movs	r4, #0
}
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uxAddress = ( size_t ) ucHeap;
 800a8ac:	4b14      	ldr	r3, [pc, #80]	; (800a900 <pvPortMalloc+0x11c>)
	xStart.xBlockSize = ( size_t ) 0;
 800a8ae:	2000      	movs	r0, #0
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a8b0:	075d      	lsls	r5, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a8b2:	bf1c      	itt	ne
 800a8b4:	3307      	addne	r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a8b6:	f023 0307 	bicne.w	r3, r3, #7
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a8ba:	4619      	mov	r1, r3
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a8bc:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
	uxAddress -= xHeapStructSize;
 800a8c0:	4a10      	ldr	r2, [pc, #64]	; (800a904 <pvPortMalloc+0x120>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a8c2:	f8df c034 	ldr.w	ip, [pc, #52]	; 800a8f8 <pvPortMalloc+0x114>
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a8c6:	f022 0207 	bic.w	r2, r2, #7
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a8ca:	1ad3      	subs	r3, r2, r3
	xStart.xBlockSize = ( size_t ) 0;
 800a8cc:	f8cc 0004 	str.w	r0, [ip, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a8d0:	f8cc 1000 	str.w	r1, [ip]
	pxEnd = ( void * ) uxAddress;
 800a8d4:	603a      	str	r2, [r7, #0]
	pxEnd->pxNextFreeBlock = NULL;
 800a8d6:	e9c2 0000 	strd	r0, r0, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8da:	4f08      	ldr	r7, [pc, #32]	; (800a8fc <pvPortMalloc+0x118>)
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a8dc:	e9c1 2300 	strd	r2, r3, [r1]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8e0:	4809      	ldr	r0, [pc, #36]	; (800a908 <pvPortMalloc+0x124>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a8e2:	4904      	ldr	r1, [pc, #16]	; (800a8f4 <pvPortMalloc+0x110>)
 800a8e4:	462e      	mov	r6, r5
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8e6:	603b      	str	r3, [r7, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8e8:	6003      	str	r3, [r0, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a8ea:	600d      	str	r5, [r1, #0]
 800a8ec:	e785      	b.n	800a7fa <pvPortMalloc+0x16>
 800a8ee:	bf00      	nop
 800a8f0:	20002614 	.word	0x20002614
 800a8f4:	20002de8 	.word	0x20002de8
 800a8f8:	20002df4 	.word	0x20002df4
 800a8fc:	20002df0 	.word	0x20002df0
 800a900:	20002618 	.word	0x20002618
 800a904:	20002de0 	.word	0x20002de0
 800a908:	20002dec 	.word	0x20002dec

0800a90c <vPortFree>:
	if( pv != NULL )
 800a90c:	b1d0      	cbz	r0, 800a944 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a90e:	4a19      	ldr	r2, [pc, #100]	; (800a974 <vPortFree+0x68>)
 800a910:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a914:	6812      	ldr	r2, [r2, #0]
 800a916:	4213      	tst	r3, r2
 800a918:	d108      	bne.n	800a92c <vPortFree+0x20>
 800a91a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a91e:	f383 8811 	msr	BASEPRI, r3
 800a922:	f3bf 8f6f 	isb	sy
 800a926:	f3bf 8f4f 	dsb	sy
 800a92a:	e7fe      	b.n	800a92a <vPortFree+0x1e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a92c:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800a930:	b149      	cbz	r1, 800a946 <vPortFree+0x3a>
 800a932:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a936:	f383 8811 	msr	BASEPRI, r3
 800a93a:	f3bf 8f6f 	isb	sy
 800a93e:	f3bf 8f4f 	dsb	sy
 800a942:	e7fe      	b.n	800a942 <vPortFree+0x36>
 800a944:	4770      	bx	lr
{
 800a946:	b510      	push	{r4, lr}
 800a948:	4604      	mov	r4, r0
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a94a:	ea23 0302 	bic.w	r3, r3, r2
 800a94e:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800a952:	f7ff f8df 	bl	8009b14 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a956:	4a08      	ldr	r2, [pc, #32]	; (800a978 <vPortFree+0x6c>)
 800a958:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a95c:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a95e:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a962:	440b      	add	r3, r1
 800a964:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a966:	f7ff ff15 	bl	800a794 <prvInsertBlockIntoFreeList>
}
 800a96a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800a96e:	f7ff b983 	b.w	8009c78 <xTaskResumeAll>
 800a972:	bf00      	nop
 800a974:	20002de8 	.word	0x20002de8
 800a978:	20002dec 	.word	0x20002dec

0800a97c <_ZdaPv>:
 800a97c:	f000 b81c 	b.w	800a9b8 <_ZdlPv>

0800a980 <_ZdlPvj>:
 800a980:	f000 b81a 	b.w	800a9b8 <_ZdlPv>

0800a984 <_Znwj>:
 800a984:	b510      	push	{r4, lr}
 800a986:	2800      	cmp	r0, #0
 800a988:	bf14      	ite	ne
 800a98a:	4604      	movne	r4, r0
 800a98c:	2401      	moveq	r4, #1
 800a98e:	4620      	mov	r0, r4
 800a990:	f001 f872 	bl	800ba78 <malloc>
 800a994:	b930      	cbnz	r0, 800a9a4 <_Znwj+0x20>
 800a996:	f000 f807 	bl	800a9a8 <_ZSt15get_new_handlerv>
 800a99a:	b908      	cbnz	r0, 800a9a0 <_Znwj+0x1c>
 800a99c:	f001 f83b 	bl	800ba16 <abort>
 800a9a0:	4780      	blx	r0
 800a9a2:	e7f4      	b.n	800a98e <_Znwj+0xa>
 800a9a4:	bd10      	pop	{r4, pc}
	...

0800a9a8 <_ZSt15get_new_handlerv>:
 800a9a8:	4b02      	ldr	r3, [pc, #8]	; (800a9b4 <_ZSt15get_new_handlerv+0xc>)
 800a9aa:	6818      	ldr	r0, [r3, #0]
 800a9ac:	f3bf 8f5b 	dmb	ish
 800a9b0:	4770      	bx	lr
 800a9b2:	bf00      	nop
 800a9b4:	20002dfc 	.word	0x20002dfc

0800a9b8 <_ZdlPv>:
 800a9b8:	f001 b866 	b.w	800ba88 <free>

0800a9bc <_ZSt20__throw_length_errorPKc>:
 800a9bc:	b508      	push	{r3, lr}
 800a9be:	f001 f82a 	bl	800ba16 <abort>
	...

0800a9c4 <pow>:
 800a9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9c8:	b08f      	sub	sp, #60	; 0x3c
 800a9ca:	461d      	mov	r5, r3
 800a9cc:	4680      	mov	r8, r0
 800a9ce:	4689      	mov	r9, r1
 800a9d0:	4614      	mov	r4, r2
 800a9d2:	f000 f955 	bl	800ac80 <__ieee754_pow>
 800a9d6:	4fa1      	ldr	r7, [pc, #644]	; (800ac5c <pow+0x298>)
 800a9d8:	e9cd 0100 	strd	r0, r1, [sp]
 800a9dc:	f997 3000 	ldrsb.w	r3, [r7]
 800a9e0:	463e      	mov	r6, r7
 800a9e2:	9302      	str	r3, [sp, #8]
 800a9e4:	3301      	adds	r3, #1
 800a9e6:	d05f      	beq.n	800aaa8 <pow+0xe4>
 800a9e8:	4622      	mov	r2, r4
 800a9ea:	462b      	mov	r3, r5
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	4629      	mov	r1, r5
 800a9f0:	f7f6 f804 	bl	80009fc <__aeabi_dcmpun>
 800a9f4:	4682      	mov	sl, r0
 800a9f6:	2800      	cmp	r0, #0
 800a9f8:	d156      	bne.n	800aaa8 <pow+0xe4>
 800a9fa:	4642      	mov	r2, r8
 800a9fc:	464b      	mov	r3, r9
 800a9fe:	4640      	mov	r0, r8
 800aa00:	4649      	mov	r1, r9
 800aa02:	f7f5 fffb 	bl	80009fc <__aeabi_dcmpun>
 800aa06:	9003      	str	r0, [sp, #12]
 800aa08:	b1e8      	cbz	r0, 800aa46 <pow+0x82>
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	4620      	mov	r0, r4
 800aa10:	4629      	mov	r1, r5
 800aa12:	f7f5 ffc1 	bl	8000998 <__aeabi_dcmpeq>
 800aa16:	2800      	cmp	r0, #0
 800aa18:	d046      	beq.n	800aaa8 <pow+0xe4>
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	9304      	str	r3, [sp, #16]
 800aa20:	4b8f      	ldr	r3, [pc, #572]	; (800ac60 <pow+0x29c>)
 800aa22:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800aa26:	9305      	str	r3, [sp, #20]
 800aa28:	4b8e      	ldr	r3, [pc, #568]	; (800ac64 <pow+0x2a0>)
 800aa2a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800aa2e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800aa32:	9b02      	ldr	r3, [sp, #8]
 800aa34:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800aa38:	2b02      	cmp	r3, #2
 800aa3a:	d031      	beq.n	800aaa0 <pow+0xdc>
 800aa3c:	a804      	add	r0, sp, #16
 800aa3e:	f000 fedf 	bl	800b800 <matherr>
 800aa42:	bb38      	cbnz	r0, 800aa94 <pow+0xd0>
 800aa44:	e058      	b.n	800aaf8 <pow+0x134>
 800aa46:	f04f 0a00 	mov.w	sl, #0
 800aa4a:	f04f 0b00 	mov.w	fp, #0
 800aa4e:	4652      	mov	r2, sl
 800aa50:	465b      	mov	r3, fp
 800aa52:	4640      	mov	r0, r8
 800aa54:	4649      	mov	r1, r9
 800aa56:	f7f5 ff9f 	bl	8000998 <__aeabi_dcmpeq>
 800aa5a:	2800      	cmp	r0, #0
 800aa5c:	d051      	beq.n	800ab02 <pow+0x13e>
 800aa5e:	4652      	mov	r2, sl
 800aa60:	465b      	mov	r3, fp
 800aa62:	4620      	mov	r0, r4
 800aa64:	4629      	mov	r1, r5
 800aa66:	f7f5 ff97 	bl	8000998 <__aeabi_dcmpeq>
 800aa6a:	4606      	mov	r6, r0
 800aa6c:	b308      	cbz	r0, 800aab2 <pow+0xee>
 800aa6e:	2301      	movs	r3, #1
 800aa70:	9304      	str	r3, [sp, #16]
 800aa72:	4b7b      	ldr	r3, [pc, #492]	; (800ac60 <pow+0x29c>)
 800aa74:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800aa78:	9305      	str	r3, [sp, #20]
 800aa7a:	9b03      	ldr	r3, [sp, #12]
 800aa7c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800aa80:	930c      	str	r3, [sp, #48]	; 0x30
 800aa82:	9b02      	ldr	r3, [sp, #8]
 800aa84:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d0d7      	beq.n	800aa3c <pow+0x78>
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	4b75      	ldr	r3, [pc, #468]	; (800ac64 <pow+0x2a0>)
 800aa90:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800aa94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa96:	b11b      	cbz	r3, 800aaa0 <pow+0xdc>
 800aa98:	f000 ffc4 	bl	800ba24 <__errno>
 800aa9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa9e:	6003      	str	r3, [r0, #0]
 800aaa0:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 800aaa4:	e9cd 3400 	strd	r3, r4, [sp]
 800aaa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aaac:	b00f      	add	sp, #60	; 0x3c
 800aaae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aab2:	4620      	mov	r0, r4
 800aab4:	4629      	mov	r1, r5
 800aab6:	f000 fe9d 	bl	800b7f4 <finite>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d0f4      	beq.n	800aaa8 <pow+0xe4>
 800aabe:	4652      	mov	r2, sl
 800aac0:	465b      	mov	r3, fp
 800aac2:	4620      	mov	r0, r4
 800aac4:	4629      	mov	r1, r5
 800aac6:	f7f5 ff71 	bl	80009ac <__aeabi_dcmplt>
 800aaca:	2800      	cmp	r0, #0
 800aacc:	d0ec      	beq.n	800aaa8 <pow+0xe4>
 800aace:	2301      	movs	r3, #1
 800aad0:	9304      	str	r3, [sp, #16]
 800aad2:	4b63      	ldr	r3, [pc, #396]	; (800ac60 <pow+0x29c>)
 800aad4:	960c      	str	r6, [sp, #48]	; 0x30
 800aad6:	9305      	str	r3, [sp, #20]
 800aad8:	f997 3000 	ldrsb.w	r3, [r7]
 800aadc:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800aae0:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800aae4:	b913      	cbnz	r3, 800aaec <pow+0x128>
 800aae6:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800aaea:	e7a7      	b.n	800aa3c <pow+0x78>
 800aaec:	2000      	movs	r0, #0
 800aaee:	495e      	ldr	r1, [pc, #376]	; (800ac68 <pow+0x2a4>)
 800aaf0:	2b02      	cmp	r3, #2
 800aaf2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800aaf6:	d1a1      	bne.n	800aa3c <pow+0x78>
 800aaf8:	f000 ff94 	bl	800ba24 <__errno>
 800aafc:	2321      	movs	r3, #33	; 0x21
 800aafe:	6003      	str	r3, [r0, #0]
 800ab00:	e7c8      	b.n	800aa94 <pow+0xd0>
 800ab02:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab06:	f000 fe75 	bl	800b7f4 <finite>
 800ab0a:	9002      	str	r0, [sp, #8]
 800ab0c:	2800      	cmp	r0, #0
 800ab0e:	d177      	bne.n	800ac00 <pow+0x23c>
 800ab10:	4640      	mov	r0, r8
 800ab12:	4649      	mov	r1, r9
 800ab14:	f000 fe6e 	bl	800b7f4 <finite>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	d071      	beq.n	800ac00 <pow+0x23c>
 800ab1c:	4620      	mov	r0, r4
 800ab1e:	4629      	mov	r1, r5
 800ab20:	f000 fe68 	bl	800b7f4 <finite>
 800ab24:	2800      	cmp	r0, #0
 800ab26:	d06b      	beq.n	800ac00 <pow+0x23c>
 800ab28:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab2c:	4619      	mov	r1, r3
 800ab2e:	4610      	mov	r0, r2
 800ab30:	f7f5 ff64 	bl	80009fc <__aeabi_dcmpun>
 800ab34:	f997 7000 	ldrsb.w	r7, [r7]
 800ab38:	4b49      	ldr	r3, [pc, #292]	; (800ac60 <pow+0x29c>)
 800ab3a:	b1a0      	cbz	r0, 800ab66 <pow+0x1a2>
 800ab3c:	2201      	movs	r2, #1
 800ab3e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab42:	9b02      	ldr	r3, [sp, #8]
 800ab44:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ab48:	930c      	str	r3, [sp, #48]	; 0x30
 800ab4a:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800ab4e:	2f00      	cmp	r7, #0
 800ab50:	d0c9      	beq.n	800aae6 <pow+0x122>
 800ab52:	4652      	mov	r2, sl
 800ab54:	465b      	mov	r3, fp
 800ab56:	4650      	mov	r0, sl
 800ab58:	4659      	mov	r1, fp
 800ab5a:	f7f5 fddf 	bl	800071c <__aeabi_ddiv>
 800ab5e:	2f02      	cmp	r7, #2
 800ab60:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ab64:	e7c7      	b.n	800aaf6 <pow+0x132>
 800ab66:	2203      	movs	r2, #3
 800ab68:	900c      	str	r0, [sp, #48]	; 0x30
 800ab6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab6e:	4620      	mov	r0, r4
 800ab70:	4629      	mov	r1, r5
 800ab72:	2200      	movs	r2, #0
 800ab74:	4b3d      	ldr	r3, [pc, #244]	; (800ac6c <pow+0x2a8>)
 800ab76:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800ab7a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ab7e:	f7f5 fca3 	bl	80004c8 <__aeabi_dmul>
 800ab82:	4604      	mov	r4, r0
 800ab84:	460d      	mov	r5, r1
 800ab86:	bb17      	cbnz	r7, 800abce <pow+0x20a>
 800ab88:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800ab8c:	4b38      	ldr	r3, [pc, #224]	; (800ac70 <pow+0x2ac>)
 800ab8e:	4640      	mov	r0, r8
 800ab90:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800ab94:	4649      	mov	r1, r9
 800ab96:	4652      	mov	r2, sl
 800ab98:	465b      	mov	r3, fp
 800ab9a:	f7f5 ff07 	bl	80009ac <__aeabi_dcmplt>
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	d054      	beq.n	800ac4c <pow+0x288>
 800aba2:	4620      	mov	r0, r4
 800aba4:	4629      	mov	r1, r5
 800aba6:	f000 fe33 	bl	800b810 <rint>
 800abaa:	4622      	mov	r2, r4
 800abac:	462b      	mov	r3, r5
 800abae:	f7f5 fef3 	bl	8000998 <__aeabi_dcmpeq>
 800abb2:	b920      	cbnz	r0, 800abbe <pow+0x1fa>
 800abb4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800abb8:	4b2e      	ldr	r3, [pc, #184]	; (800ac74 <pow+0x2b0>)
 800abba:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800abbe:	f996 3000 	ldrsb.w	r3, [r6]
 800abc2:	2b02      	cmp	r3, #2
 800abc4:	d142      	bne.n	800ac4c <pow+0x288>
 800abc6:	f000 ff2d 	bl	800ba24 <__errno>
 800abca:	2322      	movs	r3, #34	; 0x22
 800abcc:	e797      	b.n	800aafe <pow+0x13a>
 800abce:	2200      	movs	r2, #0
 800abd0:	4b29      	ldr	r3, [pc, #164]	; (800ac78 <pow+0x2b4>)
 800abd2:	4640      	mov	r0, r8
 800abd4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800abd8:	4649      	mov	r1, r9
 800abda:	4652      	mov	r2, sl
 800abdc:	465b      	mov	r3, fp
 800abde:	f7f5 fee5 	bl	80009ac <__aeabi_dcmplt>
 800abe2:	2800      	cmp	r0, #0
 800abe4:	d0eb      	beq.n	800abbe <pow+0x1fa>
 800abe6:	4620      	mov	r0, r4
 800abe8:	4629      	mov	r1, r5
 800abea:	f000 fe11 	bl	800b810 <rint>
 800abee:	4622      	mov	r2, r4
 800abf0:	462b      	mov	r3, r5
 800abf2:	f7f5 fed1 	bl	8000998 <__aeabi_dcmpeq>
 800abf6:	2800      	cmp	r0, #0
 800abf8:	d1e1      	bne.n	800abbe <pow+0x1fa>
 800abfa:	2200      	movs	r2, #0
 800abfc:	4b1a      	ldr	r3, [pc, #104]	; (800ac68 <pow+0x2a4>)
 800abfe:	e7dc      	b.n	800abba <pow+0x1f6>
 800ac00:	2200      	movs	r2, #0
 800ac02:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ac06:	2300      	movs	r3, #0
 800ac08:	f7f5 fec6 	bl	8000998 <__aeabi_dcmpeq>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	f43f af4b 	beq.w	800aaa8 <pow+0xe4>
 800ac12:	4640      	mov	r0, r8
 800ac14:	4649      	mov	r1, r9
 800ac16:	f000 fded 	bl	800b7f4 <finite>
 800ac1a:	2800      	cmp	r0, #0
 800ac1c:	f43f af44 	beq.w	800aaa8 <pow+0xe4>
 800ac20:	4620      	mov	r0, r4
 800ac22:	4629      	mov	r1, r5
 800ac24:	f000 fde6 	bl	800b7f4 <finite>
 800ac28:	2800      	cmp	r0, #0
 800ac2a:	f43f af3d 	beq.w	800aaa8 <pow+0xe4>
 800ac2e:	2304      	movs	r3, #4
 800ac30:	9304      	str	r3, [sp, #16]
 800ac32:	4b0b      	ldr	r3, [pc, #44]	; (800ac60 <pow+0x29c>)
 800ac34:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800ac38:	9305      	str	r3, [sp, #20]
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	2400      	movs	r4, #0
 800ac3e:	930c      	str	r3, [sp, #48]	; 0x30
 800ac40:	2300      	movs	r3, #0
 800ac42:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ac46:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 800ac4a:	e7b8      	b.n	800abbe <pow+0x1fa>
 800ac4c:	a804      	add	r0, sp, #16
 800ac4e:	f000 fdd7 	bl	800b800 <matherr>
 800ac52:	2800      	cmp	r0, #0
 800ac54:	f47f af1e 	bne.w	800aa94 <pow+0xd0>
 800ac58:	e7b5      	b.n	800abc6 <pow+0x202>
 800ac5a:	bf00      	nop
 800ac5c:	2000006c 	.word	0x2000006c
 800ac60:	0800bdf0 	.word	0x0800bdf0
 800ac64:	3ff00000 	.word	0x3ff00000
 800ac68:	fff00000 	.word	0xfff00000
 800ac6c:	3fe00000 	.word	0x3fe00000
 800ac70:	47efffff 	.word	0x47efffff
 800ac74:	c7efffff 	.word	0xc7efffff
 800ac78:	7ff00000 	.word	0x7ff00000
 800ac7c:	00000000 	.word	0x00000000

0800ac80 <__ieee754_pow>:
 800ac80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac84:	b091      	sub	sp, #68	; 0x44
 800ac86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac8a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800ac8e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800ac92:	ea55 0302 	orrs.w	r3, r5, r2
 800ac96:	4607      	mov	r7, r0
 800ac98:	4688      	mov	r8, r1
 800ac9a:	f000 84b7 	beq.w	800b60c <__ieee754_pow+0x98c>
 800ac9e:	4b80      	ldr	r3, [pc, #512]	; (800aea0 <__ieee754_pow+0x220>)
 800aca0:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800aca4:	429c      	cmp	r4, r3
 800aca6:	4689      	mov	r9, r1
 800aca8:	4682      	mov	sl, r0
 800acaa:	dc09      	bgt.n	800acc0 <__ieee754_pow+0x40>
 800acac:	d103      	bne.n	800acb6 <__ieee754_pow+0x36>
 800acae:	b938      	cbnz	r0, 800acc0 <__ieee754_pow+0x40>
 800acb0:	42a5      	cmp	r5, r4
 800acb2:	dc0d      	bgt.n	800acd0 <__ieee754_pow+0x50>
 800acb4:	e001      	b.n	800acba <__ieee754_pow+0x3a>
 800acb6:	429d      	cmp	r5, r3
 800acb8:	dc02      	bgt.n	800acc0 <__ieee754_pow+0x40>
 800acba:	429d      	cmp	r5, r3
 800acbc:	d10e      	bne.n	800acdc <__ieee754_pow+0x5c>
 800acbe:	b16a      	cbz	r2, 800acdc <__ieee754_pow+0x5c>
 800acc0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800acc4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800acc8:	ea54 030a 	orrs.w	r3, r4, sl
 800accc:	f000 849e 	beq.w	800b60c <__ieee754_pow+0x98c>
 800acd0:	4874      	ldr	r0, [pc, #464]	; (800aea4 <__ieee754_pow+0x224>)
 800acd2:	b011      	add	sp, #68	; 0x44
 800acd4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acd8:	f000 bd94 	b.w	800b804 <nan>
 800acdc:	f1b9 0f00 	cmp.w	r9, #0
 800ace0:	da53      	bge.n	800ad8a <__ieee754_pow+0x10a>
 800ace2:	4b71      	ldr	r3, [pc, #452]	; (800aea8 <__ieee754_pow+0x228>)
 800ace4:	429d      	cmp	r5, r3
 800ace6:	dc4e      	bgt.n	800ad86 <__ieee754_pow+0x106>
 800ace8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800acec:	429d      	cmp	r5, r3
 800acee:	dd4c      	ble.n	800ad8a <__ieee754_pow+0x10a>
 800acf0:	152b      	asrs	r3, r5, #20
 800acf2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800acf6:	2b14      	cmp	r3, #20
 800acf8:	dd28      	ble.n	800ad4c <__ieee754_pow+0xcc>
 800acfa:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800acfe:	fa22 f103 	lsr.w	r1, r2, r3
 800ad02:	fa01 f303 	lsl.w	r3, r1, r3
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d13f      	bne.n	800ad8a <__ieee754_pow+0x10a>
 800ad0a:	f001 0101 	and.w	r1, r1, #1
 800ad0e:	f1c1 0302 	rsb	r3, r1, #2
 800ad12:	9300      	str	r3, [sp, #0]
 800ad14:	2a00      	cmp	r2, #0
 800ad16:	d15c      	bne.n	800add2 <__ieee754_pow+0x152>
 800ad18:	4b61      	ldr	r3, [pc, #388]	; (800aea0 <__ieee754_pow+0x220>)
 800ad1a:	429d      	cmp	r5, r3
 800ad1c:	d126      	bne.n	800ad6c <__ieee754_pow+0xec>
 800ad1e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800ad22:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800ad26:	ea53 030a 	orrs.w	r3, r3, sl
 800ad2a:	f000 846f 	beq.w	800b60c <__ieee754_pow+0x98c>
 800ad2e:	4b5f      	ldr	r3, [pc, #380]	; (800aeac <__ieee754_pow+0x22c>)
 800ad30:	429c      	cmp	r4, r3
 800ad32:	dd2c      	ble.n	800ad8e <__ieee754_pow+0x10e>
 800ad34:	2e00      	cmp	r6, #0
 800ad36:	f280 846f 	bge.w	800b618 <__ieee754_pow+0x998>
 800ad3a:	f04f 0b00 	mov.w	fp, #0
 800ad3e:	f04f 0c00 	mov.w	ip, #0
 800ad42:	4658      	mov	r0, fp
 800ad44:	4661      	mov	r1, ip
 800ad46:	b011      	add	sp, #68	; 0x44
 800ad48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad4c:	2a00      	cmp	r2, #0
 800ad4e:	d13e      	bne.n	800adce <__ieee754_pow+0x14e>
 800ad50:	f1c3 0314 	rsb	r3, r3, #20
 800ad54:	fa45 f103 	asr.w	r1, r5, r3
 800ad58:	fa01 f303 	lsl.w	r3, r1, r3
 800ad5c:	42ab      	cmp	r3, r5
 800ad5e:	f040 8463 	bne.w	800b628 <__ieee754_pow+0x9a8>
 800ad62:	f001 0101 	and.w	r1, r1, #1
 800ad66:	f1c1 0302 	rsb	r3, r1, #2
 800ad6a:	9300      	str	r3, [sp, #0]
 800ad6c:	4b50      	ldr	r3, [pc, #320]	; (800aeb0 <__ieee754_pow+0x230>)
 800ad6e:	429d      	cmp	r5, r3
 800ad70:	d114      	bne.n	800ad9c <__ieee754_pow+0x11c>
 800ad72:	2e00      	cmp	r6, #0
 800ad74:	f280 8454 	bge.w	800b620 <__ieee754_pow+0x9a0>
 800ad78:	463a      	mov	r2, r7
 800ad7a:	4643      	mov	r3, r8
 800ad7c:	2000      	movs	r0, #0
 800ad7e:	494c      	ldr	r1, [pc, #304]	; (800aeb0 <__ieee754_pow+0x230>)
 800ad80:	f7f5 fccc 	bl	800071c <__aeabi_ddiv>
 800ad84:	e013      	b.n	800adae <__ieee754_pow+0x12e>
 800ad86:	2302      	movs	r3, #2
 800ad88:	e7c3      	b.n	800ad12 <__ieee754_pow+0x92>
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	e7c1      	b.n	800ad12 <__ieee754_pow+0x92>
 800ad8e:	2e00      	cmp	r6, #0
 800ad90:	dad3      	bge.n	800ad3a <__ieee754_pow+0xba>
 800ad92:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800ad96:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800ad9a:	e7d2      	b.n	800ad42 <__ieee754_pow+0xc2>
 800ad9c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800ada0:	d108      	bne.n	800adb4 <__ieee754_pow+0x134>
 800ada2:	463a      	mov	r2, r7
 800ada4:	4643      	mov	r3, r8
 800ada6:	4638      	mov	r0, r7
 800ada8:	4641      	mov	r1, r8
 800adaa:	f7f5 fb8d 	bl	80004c8 <__aeabi_dmul>
 800adae:	4683      	mov	fp, r0
 800adb0:	468c      	mov	ip, r1
 800adb2:	e7c6      	b.n	800ad42 <__ieee754_pow+0xc2>
 800adb4:	4b3f      	ldr	r3, [pc, #252]	; (800aeb4 <__ieee754_pow+0x234>)
 800adb6:	429e      	cmp	r6, r3
 800adb8:	d10b      	bne.n	800add2 <__ieee754_pow+0x152>
 800adba:	f1b9 0f00 	cmp.w	r9, #0
 800adbe:	db08      	blt.n	800add2 <__ieee754_pow+0x152>
 800adc0:	4638      	mov	r0, r7
 800adc2:	4641      	mov	r1, r8
 800adc4:	b011      	add	sp, #68	; 0x44
 800adc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adca:	f000 bc63 	b.w	800b694 <__ieee754_sqrt>
 800adce:	2300      	movs	r3, #0
 800add0:	9300      	str	r3, [sp, #0]
 800add2:	4638      	mov	r0, r7
 800add4:	4641      	mov	r1, r8
 800add6:	f000 fd09 	bl	800b7ec <fabs>
 800adda:	4683      	mov	fp, r0
 800addc:	468c      	mov	ip, r1
 800adde:	f1ba 0f00 	cmp.w	sl, #0
 800ade2:	d12b      	bne.n	800ae3c <__ieee754_pow+0x1bc>
 800ade4:	b124      	cbz	r4, 800adf0 <__ieee754_pow+0x170>
 800ade6:	4b32      	ldr	r3, [pc, #200]	; (800aeb0 <__ieee754_pow+0x230>)
 800ade8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800adec:	429a      	cmp	r2, r3
 800adee:	d125      	bne.n	800ae3c <__ieee754_pow+0x1bc>
 800adf0:	2e00      	cmp	r6, #0
 800adf2:	da07      	bge.n	800ae04 <__ieee754_pow+0x184>
 800adf4:	465a      	mov	r2, fp
 800adf6:	4663      	mov	r3, ip
 800adf8:	2000      	movs	r0, #0
 800adfa:	492d      	ldr	r1, [pc, #180]	; (800aeb0 <__ieee754_pow+0x230>)
 800adfc:	f7f5 fc8e 	bl	800071c <__aeabi_ddiv>
 800ae00:	4683      	mov	fp, r0
 800ae02:	468c      	mov	ip, r1
 800ae04:	f1b9 0f00 	cmp.w	r9, #0
 800ae08:	da9b      	bge.n	800ad42 <__ieee754_pow+0xc2>
 800ae0a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ae0e:	9b00      	ldr	r3, [sp, #0]
 800ae10:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ae14:	4323      	orrs	r3, r4
 800ae16:	d108      	bne.n	800ae2a <__ieee754_pow+0x1aa>
 800ae18:	465a      	mov	r2, fp
 800ae1a:	4663      	mov	r3, ip
 800ae1c:	4658      	mov	r0, fp
 800ae1e:	4661      	mov	r1, ip
 800ae20:	f7f5 f99a 	bl	8000158 <__aeabi_dsub>
 800ae24:	4602      	mov	r2, r0
 800ae26:	460b      	mov	r3, r1
 800ae28:	e7aa      	b.n	800ad80 <__ieee754_pow+0x100>
 800ae2a:	9b00      	ldr	r3, [sp, #0]
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d188      	bne.n	800ad42 <__ieee754_pow+0xc2>
 800ae30:	4658      	mov	r0, fp
 800ae32:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800ae36:	4683      	mov	fp, r0
 800ae38:	469c      	mov	ip, r3
 800ae3a:	e782      	b.n	800ad42 <__ieee754_pow+0xc2>
 800ae3c:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 800ae40:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 800ae44:	930d      	str	r3, [sp, #52]	; 0x34
 800ae46:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae48:	9b00      	ldr	r3, [sp, #0]
 800ae4a:	4313      	orrs	r3, r2
 800ae4c:	d104      	bne.n	800ae58 <__ieee754_pow+0x1d8>
 800ae4e:	463a      	mov	r2, r7
 800ae50:	4643      	mov	r3, r8
 800ae52:	4638      	mov	r0, r7
 800ae54:	4641      	mov	r1, r8
 800ae56:	e7e3      	b.n	800ae20 <__ieee754_pow+0x1a0>
 800ae58:	4b17      	ldr	r3, [pc, #92]	; (800aeb8 <__ieee754_pow+0x238>)
 800ae5a:	429d      	cmp	r5, r3
 800ae5c:	f340 80fe 	ble.w	800b05c <__ieee754_pow+0x3dc>
 800ae60:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ae64:	429d      	cmp	r5, r3
 800ae66:	dd0b      	ble.n	800ae80 <__ieee754_pow+0x200>
 800ae68:	4b10      	ldr	r3, [pc, #64]	; (800aeac <__ieee754_pow+0x22c>)
 800ae6a:	429c      	cmp	r4, r3
 800ae6c:	dc0e      	bgt.n	800ae8c <__ieee754_pow+0x20c>
 800ae6e:	2e00      	cmp	r6, #0
 800ae70:	f6bf af63 	bge.w	800ad3a <__ieee754_pow+0xba>
 800ae74:	a308      	add	r3, pc, #32	; (adr r3, 800ae98 <__ieee754_pow+0x218>)
 800ae76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae7a:	4610      	mov	r0, r2
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	e794      	b.n	800adaa <__ieee754_pow+0x12a>
 800ae80:	4b0e      	ldr	r3, [pc, #56]	; (800aebc <__ieee754_pow+0x23c>)
 800ae82:	429c      	cmp	r4, r3
 800ae84:	ddf3      	ble.n	800ae6e <__ieee754_pow+0x1ee>
 800ae86:	4b0a      	ldr	r3, [pc, #40]	; (800aeb0 <__ieee754_pow+0x230>)
 800ae88:	429c      	cmp	r4, r3
 800ae8a:	dd19      	ble.n	800aec0 <__ieee754_pow+0x240>
 800ae8c:	2e00      	cmp	r6, #0
 800ae8e:	dcf1      	bgt.n	800ae74 <__ieee754_pow+0x1f4>
 800ae90:	e753      	b.n	800ad3a <__ieee754_pow+0xba>
 800ae92:	bf00      	nop
 800ae94:	f3af 8000 	nop.w
 800ae98:	8800759c 	.word	0x8800759c
 800ae9c:	7e37e43c 	.word	0x7e37e43c
 800aea0:	7ff00000 	.word	0x7ff00000
 800aea4:	0800bdf3 	.word	0x0800bdf3
 800aea8:	433fffff 	.word	0x433fffff
 800aeac:	3fefffff 	.word	0x3fefffff
 800aeb0:	3ff00000 	.word	0x3ff00000
 800aeb4:	3fe00000 	.word	0x3fe00000
 800aeb8:	41e00000 	.word	0x41e00000
 800aebc:	3feffffe 	.word	0x3feffffe
 800aec0:	4661      	mov	r1, ip
 800aec2:	2200      	movs	r2, #0
 800aec4:	4b60      	ldr	r3, [pc, #384]	; (800b048 <__ieee754_pow+0x3c8>)
 800aec6:	4658      	mov	r0, fp
 800aec8:	f7f5 f946 	bl	8000158 <__aeabi_dsub>
 800aecc:	a354      	add	r3, pc, #336	; (adr r3, 800b020 <__ieee754_pow+0x3a0>)
 800aece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aed2:	4604      	mov	r4, r0
 800aed4:	460d      	mov	r5, r1
 800aed6:	f7f5 faf7 	bl	80004c8 <__aeabi_dmul>
 800aeda:	a353      	add	r3, pc, #332	; (adr r3, 800b028 <__ieee754_pow+0x3a8>)
 800aedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee0:	4606      	mov	r6, r0
 800aee2:	460f      	mov	r7, r1
 800aee4:	4620      	mov	r0, r4
 800aee6:	4629      	mov	r1, r5
 800aee8:	f7f5 faee 	bl	80004c8 <__aeabi_dmul>
 800aeec:	2200      	movs	r2, #0
 800aeee:	4682      	mov	sl, r0
 800aef0:	468b      	mov	fp, r1
 800aef2:	4b56      	ldr	r3, [pc, #344]	; (800b04c <__ieee754_pow+0x3cc>)
 800aef4:	4620      	mov	r0, r4
 800aef6:	4629      	mov	r1, r5
 800aef8:	f7f5 fae6 	bl	80004c8 <__aeabi_dmul>
 800aefc:	4602      	mov	r2, r0
 800aefe:	460b      	mov	r3, r1
 800af00:	a14b      	add	r1, pc, #300	; (adr r1, 800b030 <__ieee754_pow+0x3b0>)
 800af02:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af06:	f7f5 f927 	bl	8000158 <__aeabi_dsub>
 800af0a:	4622      	mov	r2, r4
 800af0c:	462b      	mov	r3, r5
 800af0e:	f7f5 fadb 	bl	80004c8 <__aeabi_dmul>
 800af12:	4602      	mov	r2, r0
 800af14:	460b      	mov	r3, r1
 800af16:	2000      	movs	r0, #0
 800af18:	494d      	ldr	r1, [pc, #308]	; (800b050 <__ieee754_pow+0x3d0>)
 800af1a:	f7f5 f91d 	bl	8000158 <__aeabi_dsub>
 800af1e:	4622      	mov	r2, r4
 800af20:	462b      	mov	r3, r5
 800af22:	4680      	mov	r8, r0
 800af24:	4689      	mov	r9, r1
 800af26:	4620      	mov	r0, r4
 800af28:	4629      	mov	r1, r5
 800af2a:	f7f5 facd 	bl	80004c8 <__aeabi_dmul>
 800af2e:	4602      	mov	r2, r0
 800af30:	460b      	mov	r3, r1
 800af32:	4640      	mov	r0, r8
 800af34:	4649      	mov	r1, r9
 800af36:	f7f5 fac7 	bl	80004c8 <__aeabi_dmul>
 800af3a:	a33f      	add	r3, pc, #252	; (adr r3, 800b038 <__ieee754_pow+0x3b8>)
 800af3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af40:	f7f5 fac2 	bl	80004c8 <__aeabi_dmul>
 800af44:	4602      	mov	r2, r0
 800af46:	460b      	mov	r3, r1
 800af48:	4650      	mov	r0, sl
 800af4a:	4659      	mov	r1, fp
 800af4c:	f7f5 f904 	bl	8000158 <__aeabi_dsub>
 800af50:	4602      	mov	r2, r0
 800af52:	460b      	mov	r3, r1
 800af54:	4604      	mov	r4, r0
 800af56:	460d      	mov	r5, r1
 800af58:	4630      	mov	r0, r6
 800af5a:	4639      	mov	r1, r7
 800af5c:	f7f5 f8fe 	bl	800015c <__adddf3>
 800af60:	2000      	movs	r0, #0
 800af62:	468b      	mov	fp, r1
 800af64:	4682      	mov	sl, r0
 800af66:	4632      	mov	r2, r6
 800af68:	463b      	mov	r3, r7
 800af6a:	f7f5 f8f5 	bl	8000158 <__aeabi_dsub>
 800af6e:	4602      	mov	r2, r0
 800af70:	460b      	mov	r3, r1
 800af72:	4620      	mov	r0, r4
 800af74:	4629      	mov	r1, r5
 800af76:	f7f5 f8ef 	bl	8000158 <__aeabi_dsub>
 800af7a:	9b00      	ldr	r3, [sp, #0]
 800af7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800af7e:	3b01      	subs	r3, #1
 800af80:	4313      	orrs	r3, r2
 800af82:	f04f 0300 	mov.w	r3, #0
 800af86:	bf0c      	ite	eq
 800af88:	4c32      	ldreq	r4, [pc, #200]	; (800b054 <__ieee754_pow+0x3d4>)
 800af8a:	4c2f      	ldrne	r4, [pc, #188]	; (800b048 <__ieee754_pow+0x3c8>)
 800af8c:	4606      	mov	r6, r0
 800af8e:	e9cd 3400 	strd	r3, r4, [sp]
 800af92:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800af96:	2400      	movs	r4, #0
 800af98:	460f      	mov	r7, r1
 800af9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af9e:	4622      	mov	r2, r4
 800afa0:	462b      	mov	r3, r5
 800afa2:	f7f5 f8d9 	bl	8000158 <__aeabi_dsub>
 800afa6:	4652      	mov	r2, sl
 800afa8:	465b      	mov	r3, fp
 800afaa:	f7f5 fa8d 	bl	80004c8 <__aeabi_dmul>
 800afae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800afb2:	4680      	mov	r8, r0
 800afb4:	4689      	mov	r9, r1
 800afb6:	4630      	mov	r0, r6
 800afb8:	4639      	mov	r1, r7
 800afba:	f7f5 fa85 	bl	80004c8 <__aeabi_dmul>
 800afbe:	4602      	mov	r2, r0
 800afc0:	460b      	mov	r3, r1
 800afc2:	4640      	mov	r0, r8
 800afc4:	4649      	mov	r1, r9
 800afc6:	f7f5 f8c9 	bl	800015c <__adddf3>
 800afca:	4622      	mov	r2, r4
 800afcc:	462b      	mov	r3, r5
 800afce:	4680      	mov	r8, r0
 800afd0:	4689      	mov	r9, r1
 800afd2:	4650      	mov	r0, sl
 800afd4:	4659      	mov	r1, fp
 800afd6:	f7f5 fa77 	bl	80004c8 <__aeabi_dmul>
 800afda:	4604      	mov	r4, r0
 800afdc:	460d      	mov	r5, r1
 800afde:	460b      	mov	r3, r1
 800afe0:	4602      	mov	r2, r0
 800afe2:	4649      	mov	r1, r9
 800afe4:	4640      	mov	r0, r8
 800afe6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800afea:	f7f5 f8b7 	bl	800015c <__adddf3>
 800afee:	4b1a      	ldr	r3, [pc, #104]	; (800b058 <__ieee754_pow+0x3d8>)
 800aff0:	4682      	mov	sl, r0
 800aff2:	4299      	cmp	r1, r3
 800aff4:	460f      	mov	r7, r1
 800aff6:	460e      	mov	r6, r1
 800aff8:	f340 82e1 	ble.w	800b5be <__ieee754_pow+0x93e>
 800affc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b000:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b004:	4303      	orrs	r3, r0
 800b006:	f000 81db 	beq.w	800b3c0 <__ieee754_pow+0x740>
 800b00a:	a30d      	add	r3, pc, #52	; (adr r3, 800b040 <__ieee754_pow+0x3c0>)
 800b00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b010:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b014:	f7f5 fa58 	bl	80004c8 <__aeabi_dmul>
 800b018:	a309      	add	r3, pc, #36	; (adr r3, 800b040 <__ieee754_pow+0x3c0>)
 800b01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01e:	e6c4      	b.n	800adaa <__ieee754_pow+0x12a>
 800b020:	60000000 	.word	0x60000000
 800b024:	3ff71547 	.word	0x3ff71547
 800b028:	f85ddf44 	.word	0xf85ddf44
 800b02c:	3e54ae0b 	.word	0x3e54ae0b
 800b030:	55555555 	.word	0x55555555
 800b034:	3fd55555 	.word	0x3fd55555
 800b038:	652b82fe 	.word	0x652b82fe
 800b03c:	3ff71547 	.word	0x3ff71547
 800b040:	8800759c 	.word	0x8800759c
 800b044:	7e37e43c 	.word	0x7e37e43c
 800b048:	3ff00000 	.word	0x3ff00000
 800b04c:	3fd00000 	.word	0x3fd00000
 800b050:	3fe00000 	.word	0x3fe00000
 800b054:	bff00000 	.word	0xbff00000
 800b058:	408fffff 	.word	0x408fffff
 800b05c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800b060:	f04f 0200 	mov.w	r2, #0
 800b064:	da08      	bge.n	800b078 <__ieee754_pow+0x3f8>
 800b066:	4658      	mov	r0, fp
 800b068:	4bcd      	ldr	r3, [pc, #820]	; (800b3a0 <__ieee754_pow+0x720>)
 800b06a:	4661      	mov	r1, ip
 800b06c:	f7f5 fa2c 	bl	80004c8 <__aeabi_dmul>
 800b070:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b074:	4683      	mov	fp, r0
 800b076:	460c      	mov	r4, r1
 800b078:	1523      	asrs	r3, r4, #20
 800b07a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b07e:	4413      	add	r3, r2
 800b080:	930c      	str	r3, [sp, #48]	; 0x30
 800b082:	4bc8      	ldr	r3, [pc, #800]	; (800b3a4 <__ieee754_pow+0x724>)
 800b084:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b088:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b08c:	429c      	cmp	r4, r3
 800b08e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b092:	dd08      	ble.n	800b0a6 <__ieee754_pow+0x426>
 800b094:	4bc4      	ldr	r3, [pc, #784]	; (800b3a8 <__ieee754_pow+0x728>)
 800b096:	429c      	cmp	r4, r3
 800b098:	f340 815b 	ble.w	800b352 <__ieee754_pow+0x6d2>
 800b09c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b09e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	930c      	str	r3, [sp, #48]	; 0x30
 800b0a6:	f04f 0800 	mov.w	r8, #0
 800b0aa:	4658      	mov	r0, fp
 800b0ac:	4629      	mov	r1, r5
 800b0ae:	4bbf      	ldr	r3, [pc, #764]	; (800b3ac <__ieee754_pow+0x72c>)
 800b0b0:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 800b0b4:	444b      	add	r3, r9
 800b0b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b0ba:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800b0be:	461a      	mov	r2, r3
 800b0c0:	4623      	mov	r3, r4
 800b0c2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b0c6:	f7f5 f847 	bl	8000158 <__aeabi_dsub>
 800b0ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b0ce:	4606      	mov	r6, r0
 800b0d0:	460f      	mov	r7, r1
 800b0d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b0d6:	f7f5 f841 	bl	800015c <__adddf3>
 800b0da:	4602      	mov	r2, r0
 800b0dc:	460b      	mov	r3, r1
 800b0de:	2000      	movs	r0, #0
 800b0e0:	49b3      	ldr	r1, [pc, #716]	; (800b3b0 <__ieee754_pow+0x730>)
 800b0e2:	f7f5 fb1b 	bl	800071c <__aeabi_ddiv>
 800b0e6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	460b      	mov	r3, r1
 800b0ee:	4630      	mov	r0, r6
 800b0f0:	4639      	mov	r1, r7
 800b0f2:	f7f5 f9e9 	bl	80004c8 <__aeabi_dmul>
 800b0f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b0fa:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800b0fe:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b102:	2300      	movs	r3, #0
 800b104:	2200      	movs	r2, #0
 800b106:	106d      	asrs	r5, r5, #1
 800b108:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b10c:	9304      	str	r3, [sp, #16]
 800b10e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b112:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b116:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 800b11a:	4650      	mov	r0, sl
 800b11c:	4659      	mov	r1, fp
 800b11e:	4614      	mov	r4, r2
 800b120:	461d      	mov	r5, r3
 800b122:	f7f5 f9d1 	bl	80004c8 <__aeabi_dmul>
 800b126:	4602      	mov	r2, r0
 800b128:	460b      	mov	r3, r1
 800b12a:	4630      	mov	r0, r6
 800b12c:	4639      	mov	r1, r7
 800b12e:	f7f5 f813 	bl	8000158 <__aeabi_dsub>
 800b132:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b136:	4606      	mov	r6, r0
 800b138:	460f      	mov	r7, r1
 800b13a:	4620      	mov	r0, r4
 800b13c:	4629      	mov	r1, r5
 800b13e:	f7f5 f80b 	bl	8000158 <__aeabi_dsub>
 800b142:	4602      	mov	r2, r0
 800b144:	460b      	mov	r3, r1
 800b146:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b14a:	f7f5 f805 	bl	8000158 <__aeabi_dsub>
 800b14e:	4652      	mov	r2, sl
 800b150:	465b      	mov	r3, fp
 800b152:	f7f5 f9b9 	bl	80004c8 <__aeabi_dmul>
 800b156:	4602      	mov	r2, r0
 800b158:	460b      	mov	r3, r1
 800b15a:	4630      	mov	r0, r6
 800b15c:	4639      	mov	r1, r7
 800b15e:	f7f4 fffb 	bl	8000158 <__aeabi_dsub>
 800b162:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b166:	f7f5 f9af 	bl	80004c8 <__aeabi_dmul>
 800b16a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b16e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b172:	4610      	mov	r0, r2
 800b174:	4619      	mov	r1, r3
 800b176:	f7f5 f9a7 	bl	80004c8 <__aeabi_dmul>
 800b17a:	a377      	add	r3, pc, #476	; (adr r3, 800b358 <__ieee754_pow+0x6d8>)
 800b17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b180:	4604      	mov	r4, r0
 800b182:	460d      	mov	r5, r1
 800b184:	f7f5 f9a0 	bl	80004c8 <__aeabi_dmul>
 800b188:	a375      	add	r3, pc, #468	; (adr r3, 800b360 <__ieee754_pow+0x6e0>)
 800b18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b18e:	f7f4 ffe5 	bl	800015c <__adddf3>
 800b192:	4622      	mov	r2, r4
 800b194:	462b      	mov	r3, r5
 800b196:	f7f5 f997 	bl	80004c8 <__aeabi_dmul>
 800b19a:	a373      	add	r3, pc, #460	; (adr r3, 800b368 <__ieee754_pow+0x6e8>)
 800b19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a0:	f7f4 ffdc 	bl	800015c <__adddf3>
 800b1a4:	4622      	mov	r2, r4
 800b1a6:	462b      	mov	r3, r5
 800b1a8:	f7f5 f98e 	bl	80004c8 <__aeabi_dmul>
 800b1ac:	a370      	add	r3, pc, #448	; (adr r3, 800b370 <__ieee754_pow+0x6f0>)
 800b1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b2:	f7f4 ffd3 	bl	800015c <__adddf3>
 800b1b6:	4622      	mov	r2, r4
 800b1b8:	462b      	mov	r3, r5
 800b1ba:	f7f5 f985 	bl	80004c8 <__aeabi_dmul>
 800b1be:	a36e      	add	r3, pc, #440	; (adr r3, 800b378 <__ieee754_pow+0x6f8>)
 800b1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c4:	f7f4 ffca 	bl	800015c <__adddf3>
 800b1c8:	4622      	mov	r2, r4
 800b1ca:	462b      	mov	r3, r5
 800b1cc:	f7f5 f97c 	bl	80004c8 <__aeabi_dmul>
 800b1d0:	a36b      	add	r3, pc, #428	; (adr r3, 800b380 <__ieee754_pow+0x700>)
 800b1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d6:	f7f4 ffc1 	bl	800015c <__adddf3>
 800b1da:	4622      	mov	r2, r4
 800b1dc:	4606      	mov	r6, r0
 800b1de:	460f      	mov	r7, r1
 800b1e0:	462b      	mov	r3, r5
 800b1e2:	4620      	mov	r0, r4
 800b1e4:	4629      	mov	r1, r5
 800b1e6:	f7f5 f96f 	bl	80004c8 <__aeabi_dmul>
 800b1ea:	4602      	mov	r2, r0
 800b1ec:	460b      	mov	r3, r1
 800b1ee:	4630      	mov	r0, r6
 800b1f0:	4639      	mov	r1, r7
 800b1f2:	f7f5 f969 	bl	80004c8 <__aeabi_dmul>
 800b1f6:	4604      	mov	r4, r0
 800b1f8:	460d      	mov	r5, r1
 800b1fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1fe:	4652      	mov	r2, sl
 800b200:	465b      	mov	r3, fp
 800b202:	f7f4 ffab 	bl	800015c <__adddf3>
 800b206:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b20a:	f7f5 f95d 	bl	80004c8 <__aeabi_dmul>
 800b20e:	4622      	mov	r2, r4
 800b210:	462b      	mov	r3, r5
 800b212:	f7f4 ffa3 	bl	800015c <__adddf3>
 800b216:	4652      	mov	r2, sl
 800b218:	4606      	mov	r6, r0
 800b21a:	460f      	mov	r7, r1
 800b21c:	465b      	mov	r3, fp
 800b21e:	4650      	mov	r0, sl
 800b220:	4659      	mov	r1, fp
 800b222:	f7f5 f951 	bl	80004c8 <__aeabi_dmul>
 800b226:	2200      	movs	r2, #0
 800b228:	4b62      	ldr	r3, [pc, #392]	; (800b3b4 <__ieee754_pow+0x734>)
 800b22a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b22e:	f7f4 ff95 	bl	800015c <__adddf3>
 800b232:	4632      	mov	r2, r6
 800b234:	463b      	mov	r3, r7
 800b236:	f7f4 ff91 	bl	800015c <__adddf3>
 800b23a:	9804      	ldr	r0, [sp, #16]
 800b23c:	460d      	mov	r5, r1
 800b23e:	4604      	mov	r4, r0
 800b240:	4602      	mov	r2, r0
 800b242:	460b      	mov	r3, r1
 800b244:	4650      	mov	r0, sl
 800b246:	4659      	mov	r1, fp
 800b248:	f7f5 f93e 	bl	80004c8 <__aeabi_dmul>
 800b24c:	2200      	movs	r2, #0
 800b24e:	4682      	mov	sl, r0
 800b250:	468b      	mov	fp, r1
 800b252:	4b58      	ldr	r3, [pc, #352]	; (800b3b4 <__ieee754_pow+0x734>)
 800b254:	4620      	mov	r0, r4
 800b256:	4629      	mov	r1, r5
 800b258:	f7f4 ff7e 	bl	8000158 <__aeabi_dsub>
 800b25c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b260:	f7f4 ff7a 	bl	8000158 <__aeabi_dsub>
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	4630      	mov	r0, r6
 800b26a:	4639      	mov	r1, r7
 800b26c:	f7f4 ff74 	bl	8000158 <__aeabi_dsub>
 800b270:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b274:	f7f5 f928 	bl	80004c8 <__aeabi_dmul>
 800b278:	4622      	mov	r2, r4
 800b27a:	4606      	mov	r6, r0
 800b27c:	460f      	mov	r7, r1
 800b27e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b282:	462b      	mov	r3, r5
 800b284:	f7f5 f920 	bl	80004c8 <__aeabi_dmul>
 800b288:	4602      	mov	r2, r0
 800b28a:	460b      	mov	r3, r1
 800b28c:	4630      	mov	r0, r6
 800b28e:	4639      	mov	r1, r7
 800b290:	f7f4 ff64 	bl	800015c <__adddf3>
 800b294:	4606      	mov	r6, r0
 800b296:	460f      	mov	r7, r1
 800b298:	4602      	mov	r2, r0
 800b29a:	460b      	mov	r3, r1
 800b29c:	4650      	mov	r0, sl
 800b29e:	4659      	mov	r1, fp
 800b2a0:	f7f4 ff5c 	bl	800015c <__adddf3>
 800b2a4:	a338      	add	r3, pc, #224	; (adr r3, 800b388 <__ieee754_pow+0x708>)
 800b2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2aa:	9804      	ldr	r0, [sp, #16]
 800b2ac:	460d      	mov	r5, r1
 800b2ae:	4604      	mov	r4, r0
 800b2b0:	f7f5 f90a 	bl	80004c8 <__aeabi_dmul>
 800b2b4:	4652      	mov	r2, sl
 800b2b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b2ba:	465b      	mov	r3, fp
 800b2bc:	4620      	mov	r0, r4
 800b2be:	4629      	mov	r1, r5
 800b2c0:	f7f4 ff4a 	bl	8000158 <__aeabi_dsub>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	460b      	mov	r3, r1
 800b2c8:	4630      	mov	r0, r6
 800b2ca:	4639      	mov	r1, r7
 800b2cc:	f7f4 ff44 	bl	8000158 <__aeabi_dsub>
 800b2d0:	a32f      	add	r3, pc, #188	; (adr r3, 800b390 <__ieee754_pow+0x710>)
 800b2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d6:	f7f5 f8f7 	bl	80004c8 <__aeabi_dmul>
 800b2da:	a32f      	add	r3, pc, #188	; (adr r3, 800b398 <__ieee754_pow+0x718>)
 800b2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e0:	4606      	mov	r6, r0
 800b2e2:	460f      	mov	r7, r1
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	4629      	mov	r1, r5
 800b2e8:	f7f5 f8ee 	bl	80004c8 <__aeabi_dmul>
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	460b      	mov	r3, r1
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	4639      	mov	r1, r7
 800b2f4:	f7f4 ff32 	bl	800015c <__adddf3>
 800b2f8:	4b2f      	ldr	r3, [pc, #188]	; (800b3b8 <__ieee754_pow+0x738>)
 800b2fa:	444b      	add	r3, r9
 800b2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b300:	f7f4 ff2c 	bl	800015c <__adddf3>
 800b304:	4604      	mov	r4, r0
 800b306:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b308:	460d      	mov	r5, r1
 800b30a:	f7f5 f873 	bl	80003f4 <__aeabi_i2d>
 800b30e:	4606      	mov	r6, r0
 800b310:	460f      	mov	r7, r1
 800b312:	4b2a      	ldr	r3, [pc, #168]	; (800b3bc <__ieee754_pow+0x73c>)
 800b314:	4622      	mov	r2, r4
 800b316:	444b      	add	r3, r9
 800b318:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b31c:	462b      	mov	r3, r5
 800b31e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b322:	f7f4 ff1b 	bl	800015c <__adddf3>
 800b326:	4642      	mov	r2, r8
 800b328:	464b      	mov	r3, r9
 800b32a:	f7f4 ff17 	bl	800015c <__adddf3>
 800b32e:	4632      	mov	r2, r6
 800b330:	463b      	mov	r3, r7
 800b332:	f7f4 ff13 	bl	800015c <__adddf3>
 800b336:	9804      	ldr	r0, [sp, #16]
 800b338:	4632      	mov	r2, r6
 800b33a:	463b      	mov	r3, r7
 800b33c:	4682      	mov	sl, r0
 800b33e:	468b      	mov	fp, r1
 800b340:	f7f4 ff0a 	bl	8000158 <__aeabi_dsub>
 800b344:	4642      	mov	r2, r8
 800b346:	464b      	mov	r3, r9
 800b348:	f7f4 ff06 	bl	8000158 <__aeabi_dsub>
 800b34c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b350:	e60b      	b.n	800af6a <__ieee754_pow+0x2ea>
 800b352:	f04f 0801 	mov.w	r8, #1
 800b356:	e6a8      	b.n	800b0aa <__ieee754_pow+0x42a>
 800b358:	4a454eef 	.word	0x4a454eef
 800b35c:	3fca7e28 	.word	0x3fca7e28
 800b360:	93c9db65 	.word	0x93c9db65
 800b364:	3fcd864a 	.word	0x3fcd864a
 800b368:	a91d4101 	.word	0xa91d4101
 800b36c:	3fd17460 	.word	0x3fd17460
 800b370:	518f264d 	.word	0x518f264d
 800b374:	3fd55555 	.word	0x3fd55555
 800b378:	db6fabff 	.word	0xdb6fabff
 800b37c:	3fdb6db6 	.word	0x3fdb6db6
 800b380:	33333303 	.word	0x33333303
 800b384:	3fe33333 	.word	0x3fe33333
 800b388:	e0000000 	.word	0xe0000000
 800b38c:	3feec709 	.word	0x3feec709
 800b390:	dc3a03fd 	.word	0xdc3a03fd
 800b394:	3feec709 	.word	0x3feec709
 800b398:	145b01f5 	.word	0x145b01f5
 800b39c:	be3e2fe0 	.word	0xbe3e2fe0
 800b3a0:	43400000 	.word	0x43400000
 800b3a4:	0003988e 	.word	0x0003988e
 800b3a8:	000bb679 	.word	0x000bb679
 800b3ac:	0800bdf8 	.word	0x0800bdf8
 800b3b0:	3ff00000 	.word	0x3ff00000
 800b3b4:	40080000 	.word	0x40080000
 800b3b8:	0800be18 	.word	0x0800be18
 800b3bc:	0800be08 	.word	0x0800be08
 800b3c0:	a39b      	add	r3, pc, #620	; (adr r3, 800b630 <__ieee754_pow+0x9b0>)
 800b3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c6:	4640      	mov	r0, r8
 800b3c8:	4649      	mov	r1, r9
 800b3ca:	f7f4 fec7 	bl	800015c <__adddf3>
 800b3ce:	4622      	mov	r2, r4
 800b3d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3d4:	462b      	mov	r3, r5
 800b3d6:	4650      	mov	r0, sl
 800b3d8:	4639      	mov	r1, r7
 800b3da:	f7f4 febd 	bl	8000158 <__aeabi_dsub>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3e6:	f7f5 faff 	bl	80009e8 <__aeabi_dcmpgt>
 800b3ea:	2800      	cmp	r0, #0
 800b3ec:	f47f ae0d 	bne.w	800b00a <__ieee754_pow+0x38a>
 800b3f0:	4aa3      	ldr	r2, [pc, #652]	; (800b680 <__ieee754_pow+0xa00>)
 800b3f2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	f340 8103 	ble.w	800b602 <__ieee754_pow+0x982>
 800b3fc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800b400:	2000      	movs	r0, #0
 800b402:	151b      	asrs	r3, r3, #20
 800b404:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b408:	fa4a f303 	asr.w	r3, sl, r3
 800b40c:	4433      	add	r3, r6
 800b40e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800b412:	4f9c      	ldr	r7, [pc, #624]	; (800b684 <__ieee754_pow+0xa04>)
 800b414:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b418:	4117      	asrs	r7, r2
 800b41a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800b41e:	ea23 0107 	bic.w	r1, r3, r7
 800b422:	f1c2 0214 	rsb	r2, r2, #20
 800b426:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800b42a:	fa4a fa02 	asr.w	sl, sl, r2
 800b42e:	2e00      	cmp	r6, #0
 800b430:	4602      	mov	r2, r0
 800b432:	460b      	mov	r3, r1
 800b434:	4620      	mov	r0, r4
 800b436:	4629      	mov	r1, r5
 800b438:	bfb8      	it	lt
 800b43a:	f1ca 0a00 	rsblt	sl, sl, #0
 800b43e:	f7f4 fe8b 	bl	8000158 <__aeabi_dsub>
 800b442:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b446:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b44a:	4642      	mov	r2, r8
 800b44c:	464b      	mov	r3, r9
 800b44e:	f7f4 fe85 	bl	800015c <__adddf3>
 800b452:	a379      	add	r3, pc, #484	; (adr r3, 800b638 <__ieee754_pow+0x9b8>)
 800b454:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b458:	2000      	movs	r0, #0
 800b45a:	460d      	mov	r5, r1
 800b45c:	4604      	mov	r4, r0
 800b45e:	f7f5 f833 	bl	80004c8 <__aeabi_dmul>
 800b462:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b466:	4606      	mov	r6, r0
 800b468:	460f      	mov	r7, r1
 800b46a:	4620      	mov	r0, r4
 800b46c:	4629      	mov	r1, r5
 800b46e:	f7f4 fe73 	bl	8000158 <__aeabi_dsub>
 800b472:	4602      	mov	r2, r0
 800b474:	460b      	mov	r3, r1
 800b476:	4640      	mov	r0, r8
 800b478:	4649      	mov	r1, r9
 800b47a:	f7f4 fe6d 	bl	8000158 <__aeabi_dsub>
 800b47e:	a370      	add	r3, pc, #448	; (adr r3, 800b640 <__ieee754_pow+0x9c0>)
 800b480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b484:	f7f5 f820 	bl	80004c8 <__aeabi_dmul>
 800b488:	a36f      	add	r3, pc, #444	; (adr r3, 800b648 <__ieee754_pow+0x9c8>)
 800b48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48e:	4680      	mov	r8, r0
 800b490:	4689      	mov	r9, r1
 800b492:	4620      	mov	r0, r4
 800b494:	4629      	mov	r1, r5
 800b496:	f7f5 f817 	bl	80004c8 <__aeabi_dmul>
 800b49a:	4602      	mov	r2, r0
 800b49c:	460b      	mov	r3, r1
 800b49e:	4640      	mov	r0, r8
 800b4a0:	4649      	mov	r1, r9
 800b4a2:	f7f4 fe5b 	bl	800015c <__adddf3>
 800b4a6:	4604      	mov	r4, r0
 800b4a8:	460d      	mov	r5, r1
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	460b      	mov	r3, r1
 800b4ae:	4630      	mov	r0, r6
 800b4b0:	4639      	mov	r1, r7
 800b4b2:	f7f4 fe53 	bl	800015c <__adddf3>
 800b4b6:	4632      	mov	r2, r6
 800b4b8:	463b      	mov	r3, r7
 800b4ba:	4680      	mov	r8, r0
 800b4bc:	4689      	mov	r9, r1
 800b4be:	f7f4 fe4b 	bl	8000158 <__aeabi_dsub>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	460b      	mov	r3, r1
 800b4c6:	4620      	mov	r0, r4
 800b4c8:	4629      	mov	r1, r5
 800b4ca:	f7f4 fe45 	bl	8000158 <__aeabi_dsub>
 800b4ce:	4642      	mov	r2, r8
 800b4d0:	4606      	mov	r6, r0
 800b4d2:	460f      	mov	r7, r1
 800b4d4:	464b      	mov	r3, r9
 800b4d6:	4640      	mov	r0, r8
 800b4d8:	4649      	mov	r1, r9
 800b4da:	f7f4 fff5 	bl	80004c8 <__aeabi_dmul>
 800b4de:	a35c      	add	r3, pc, #368	; (adr r3, 800b650 <__ieee754_pow+0x9d0>)
 800b4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e4:	4604      	mov	r4, r0
 800b4e6:	460d      	mov	r5, r1
 800b4e8:	f7f4 ffee 	bl	80004c8 <__aeabi_dmul>
 800b4ec:	a35a      	add	r3, pc, #360	; (adr r3, 800b658 <__ieee754_pow+0x9d8>)
 800b4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f2:	f7f4 fe31 	bl	8000158 <__aeabi_dsub>
 800b4f6:	4622      	mov	r2, r4
 800b4f8:	462b      	mov	r3, r5
 800b4fa:	f7f4 ffe5 	bl	80004c8 <__aeabi_dmul>
 800b4fe:	a358      	add	r3, pc, #352	; (adr r3, 800b660 <__ieee754_pow+0x9e0>)
 800b500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b504:	f7f4 fe2a 	bl	800015c <__adddf3>
 800b508:	4622      	mov	r2, r4
 800b50a:	462b      	mov	r3, r5
 800b50c:	f7f4 ffdc 	bl	80004c8 <__aeabi_dmul>
 800b510:	a355      	add	r3, pc, #340	; (adr r3, 800b668 <__ieee754_pow+0x9e8>)
 800b512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b516:	f7f4 fe1f 	bl	8000158 <__aeabi_dsub>
 800b51a:	4622      	mov	r2, r4
 800b51c:	462b      	mov	r3, r5
 800b51e:	f7f4 ffd3 	bl	80004c8 <__aeabi_dmul>
 800b522:	a353      	add	r3, pc, #332	; (adr r3, 800b670 <__ieee754_pow+0x9f0>)
 800b524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b528:	f7f4 fe18 	bl	800015c <__adddf3>
 800b52c:	4622      	mov	r2, r4
 800b52e:	462b      	mov	r3, r5
 800b530:	f7f4 ffca 	bl	80004c8 <__aeabi_dmul>
 800b534:	4602      	mov	r2, r0
 800b536:	460b      	mov	r3, r1
 800b538:	4640      	mov	r0, r8
 800b53a:	4649      	mov	r1, r9
 800b53c:	f7f4 fe0c 	bl	8000158 <__aeabi_dsub>
 800b540:	4604      	mov	r4, r0
 800b542:	460d      	mov	r5, r1
 800b544:	4602      	mov	r2, r0
 800b546:	460b      	mov	r3, r1
 800b548:	4640      	mov	r0, r8
 800b54a:	4649      	mov	r1, r9
 800b54c:	f7f4 ffbc 	bl	80004c8 <__aeabi_dmul>
 800b550:	2200      	movs	r2, #0
 800b552:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b556:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b55a:	4620      	mov	r0, r4
 800b55c:	4629      	mov	r1, r5
 800b55e:	f7f4 fdfb 	bl	8000158 <__aeabi_dsub>
 800b562:	4602      	mov	r2, r0
 800b564:	460b      	mov	r3, r1
 800b566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b56a:	f7f5 f8d7 	bl	800071c <__aeabi_ddiv>
 800b56e:	4632      	mov	r2, r6
 800b570:	4604      	mov	r4, r0
 800b572:	460d      	mov	r5, r1
 800b574:	463b      	mov	r3, r7
 800b576:	4640      	mov	r0, r8
 800b578:	4649      	mov	r1, r9
 800b57a:	f7f4 ffa5 	bl	80004c8 <__aeabi_dmul>
 800b57e:	4632      	mov	r2, r6
 800b580:	463b      	mov	r3, r7
 800b582:	f7f4 fdeb 	bl	800015c <__adddf3>
 800b586:	4602      	mov	r2, r0
 800b588:	460b      	mov	r3, r1
 800b58a:	4620      	mov	r0, r4
 800b58c:	4629      	mov	r1, r5
 800b58e:	f7f4 fde3 	bl	8000158 <__aeabi_dsub>
 800b592:	4642      	mov	r2, r8
 800b594:	464b      	mov	r3, r9
 800b596:	f7f4 fddf 	bl	8000158 <__aeabi_dsub>
 800b59a:	4602      	mov	r2, r0
 800b59c:	460b      	mov	r3, r1
 800b59e:	2000      	movs	r0, #0
 800b5a0:	4939      	ldr	r1, [pc, #228]	; (800b688 <__ieee754_pow+0xa08>)
 800b5a2:	f7f4 fdd9 	bl	8000158 <__aeabi_dsub>
 800b5a6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800b5aa:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800b5ae:	da2b      	bge.n	800b608 <__ieee754_pow+0x988>
 800b5b0:	4652      	mov	r2, sl
 800b5b2:	f000 f9b9 	bl	800b928 <scalbn>
 800b5b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5ba:	f7ff bbf6 	b.w	800adaa <__ieee754_pow+0x12a>
 800b5be:	4b33      	ldr	r3, [pc, #204]	; (800b68c <__ieee754_pow+0xa0c>)
 800b5c0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800b5c4:	429f      	cmp	r7, r3
 800b5c6:	f77f af13 	ble.w	800b3f0 <__ieee754_pow+0x770>
 800b5ca:	4b31      	ldr	r3, [pc, #196]	; (800b690 <__ieee754_pow+0xa10>)
 800b5cc:	440b      	add	r3, r1
 800b5ce:	4303      	orrs	r3, r0
 800b5d0:	d00b      	beq.n	800b5ea <__ieee754_pow+0x96a>
 800b5d2:	a329      	add	r3, pc, #164	; (adr r3, 800b678 <__ieee754_pow+0x9f8>)
 800b5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b5dc:	f7f4 ff74 	bl	80004c8 <__aeabi_dmul>
 800b5e0:	a325      	add	r3, pc, #148	; (adr r3, 800b678 <__ieee754_pow+0x9f8>)
 800b5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e6:	f7ff bbe0 	b.w	800adaa <__ieee754_pow+0x12a>
 800b5ea:	4622      	mov	r2, r4
 800b5ec:	462b      	mov	r3, r5
 800b5ee:	f7f4 fdb3 	bl	8000158 <__aeabi_dsub>
 800b5f2:	4642      	mov	r2, r8
 800b5f4:	464b      	mov	r3, r9
 800b5f6:	f7f5 f9ed 	bl	80009d4 <__aeabi_dcmpge>
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	f43f aef8 	beq.w	800b3f0 <__ieee754_pow+0x770>
 800b600:	e7e7      	b.n	800b5d2 <__ieee754_pow+0x952>
 800b602:	f04f 0a00 	mov.w	sl, #0
 800b606:	e71e      	b.n	800b446 <__ieee754_pow+0x7c6>
 800b608:	4621      	mov	r1, r4
 800b60a:	e7d4      	b.n	800b5b6 <__ieee754_pow+0x936>
 800b60c:	f04f 0b00 	mov.w	fp, #0
 800b610:	f8df c074 	ldr.w	ip, [pc, #116]	; 800b688 <__ieee754_pow+0xa08>
 800b614:	f7ff bb95 	b.w	800ad42 <__ieee754_pow+0xc2>
 800b618:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800b61c:	f7ff bb91 	b.w	800ad42 <__ieee754_pow+0xc2>
 800b620:	4638      	mov	r0, r7
 800b622:	4641      	mov	r1, r8
 800b624:	f7ff bbc3 	b.w	800adae <__ieee754_pow+0x12e>
 800b628:	9200      	str	r2, [sp, #0]
 800b62a:	f7ff bb9f 	b.w	800ad6c <__ieee754_pow+0xec>
 800b62e:	bf00      	nop
 800b630:	652b82fe 	.word	0x652b82fe
 800b634:	3c971547 	.word	0x3c971547
 800b638:	00000000 	.word	0x00000000
 800b63c:	3fe62e43 	.word	0x3fe62e43
 800b640:	fefa39ef 	.word	0xfefa39ef
 800b644:	3fe62e42 	.word	0x3fe62e42
 800b648:	0ca86c39 	.word	0x0ca86c39
 800b64c:	be205c61 	.word	0xbe205c61
 800b650:	72bea4d0 	.word	0x72bea4d0
 800b654:	3e663769 	.word	0x3e663769
 800b658:	c5d26bf1 	.word	0xc5d26bf1
 800b65c:	3ebbbd41 	.word	0x3ebbbd41
 800b660:	af25de2c 	.word	0xaf25de2c
 800b664:	3f11566a 	.word	0x3f11566a
 800b668:	16bebd93 	.word	0x16bebd93
 800b66c:	3f66c16c 	.word	0x3f66c16c
 800b670:	5555553e 	.word	0x5555553e
 800b674:	3fc55555 	.word	0x3fc55555
 800b678:	c2f8f359 	.word	0xc2f8f359
 800b67c:	01a56e1f 	.word	0x01a56e1f
 800b680:	3fe00000 	.word	0x3fe00000
 800b684:	000fffff 	.word	0x000fffff
 800b688:	3ff00000 	.word	0x3ff00000
 800b68c:	4090cbff 	.word	0x4090cbff
 800b690:	3f6f3400 	.word	0x3f6f3400

0800b694 <__ieee754_sqrt>:
 800b694:	4b54      	ldr	r3, [pc, #336]	; (800b7e8 <__ieee754_sqrt+0x154>)
 800b696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b69a:	438b      	bics	r3, r1
 800b69c:	4606      	mov	r6, r0
 800b69e:	460d      	mov	r5, r1
 800b6a0:	460a      	mov	r2, r1
 800b6a2:	460c      	mov	r4, r1
 800b6a4:	d10f      	bne.n	800b6c6 <__ieee754_sqrt+0x32>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	f7f4 ff0d 	bl	80004c8 <__aeabi_dmul>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	4629      	mov	r1, r5
 800b6b6:	f7f4 fd51 	bl	800015c <__adddf3>
 800b6ba:	4606      	mov	r6, r0
 800b6bc:	460d      	mov	r5, r1
 800b6be:	4630      	mov	r0, r6
 800b6c0:	4629      	mov	r1, r5
 800b6c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6c6:	2900      	cmp	r1, #0
 800b6c8:	4607      	mov	r7, r0
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	dc0e      	bgt.n	800b6ec <__ieee754_sqrt+0x58>
 800b6ce:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800b6d2:	ea5c 0707 	orrs.w	r7, ip, r7
 800b6d6:	d0f2      	beq.n	800b6be <__ieee754_sqrt+0x2a>
 800b6d8:	b141      	cbz	r1, 800b6ec <__ieee754_sqrt+0x58>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	460b      	mov	r3, r1
 800b6de:	f7f4 fd3b 	bl	8000158 <__aeabi_dsub>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	460b      	mov	r3, r1
 800b6e6:	f7f5 f819 	bl	800071c <__aeabi_ddiv>
 800b6ea:	e7e6      	b.n	800b6ba <__ieee754_sqrt+0x26>
 800b6ec:	1512      	asrs	r2, r2, #20
 800b6ee:	d074      	beq.n	800b7da <__ieee754_sqrt+0x146>
 800b6f0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b6f4:	07d5      	lsls	r5, r2, #31
 800b6f6:	f04f 0500 	mov.w	r5, #0
 800b6fa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b6fe:	bf48      	it	mi
 800b700:	0fd9      	lsrmi	r1, r3, #31
 800b702:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800b706:	bf44      	itt	mi
 800b708:	005b      	lslmi	r3, r3, #1
 800b70a:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 800b70e:	1051      	asrs	r1, r2, #1
 800b710:	0fda      	lsrs	r2, r3, #31
 800b712:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800b716:	4628      	mov	r0, r5
 800b718:	2216      	movs	r2, #22
 800b71a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800b71e:	005b      	lsls	r3, r3, #1
 800b720:	1987      	adds	r7, r0, r6
 800b722:	42a7      	cmp	r7, r4
 800b724:	bfde      	ittt	le
 800b726:	19b8      	addle	r0, r7, r6
 800b728:	1be4      	suble	r4, r4, r7
 800b72a:	19ad      	addle	r5, r5, r6
 800b72c:	0fdf      	lsrs	r7, r3, #31
 800b72e:	3a01      	subs	r2, #1
 800b730:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 800b734:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b738:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b73c:	d1f0      	bne.n	800b720 <__ieee754_sqrt+0x8c>
 800b73e:	f04f 0c20 	mov.w	ip, #32
 800b742:	4696      	mov	lr, r2
 800b744:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b748:	4284      	cmp	r4, r0
 800b74a:	eb06 070e 	add.w	r7, r6, lr
 800b74e:	dc02      	bgt.n	800b756 <__ieee754_sqrt+0xc2>
 800b750:	d112      	bne.n	800b778 <__ieee754_sqrt+0xe4>
 800b752:	429f      	cmp	r7, r3
 800b754:	d810      	bhi.n	800b778 <__ieee754_sqrt+0xe4>
 800b756:	2f00      	cmp	r7, #0
 800b758:	eb07 0e06 	add.w	lr, r7, r6
 800b75c:	da42      	bge.n	800b7e4 <__ieee754_sqrt+0x150>
 800b75e:	f1be 0f00 	cmp.w	lr, #0
 800b762:	db3f      	blt.n	800b7e4 <__ieee754_sqrt+0x150>
 800b764:	f100 0801 	add.w	r8, r0, #1
 800b768:	1a24      	subs	r4, r4, r0
 800b76a:	4640      	mov	r0, r8
 800b76c:	429f      	cmp	r7, r3
 800b76e:	bf88      	it	hi
 800b770:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 800b774:	1bdb      	subs	r3, r3, r7
 800b776:	4432      	add	r2, r6
 800b778:	0064      	lsls	r4, r4, #1
 800b77a:	f1bc 0c01 	subs.w	ip, ip, #1
 800b77e:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 800b782:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b786:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b78a:	d1dd      	bne.n	800b748 <__ieee754_sqrt+0xb4>
 800b78c:	4323      	orrs	r3, r4
 800b78e:	d006      	beq.n	800b79e <__ieee754_sqrt+0x10a>
 800b790:	1c54      	adds	r4, r2, #1
 800b792:	bf0b      	itete	eq
 800b794:	4662      	moveq	r2, ip
 800b796:	3201      	addne	r2, #1
 800b798:	3501      	addeq	r5, #1
 800b79a:	f022 0201 	bicne.w	r2, r2, #1
 800b79e:	106b      	asrs	r3, r5, #1
 800b7a0:	0852      	lsrs	r2, r2, #1
 800b7a2:	07e8      	lsls	r0, r5, #31
 800b7a4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b7a8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b7ac:	bf48      	it	mi
 800b7ae:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b7b2:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 800b7b6:	4616      	mov	r6, r2
 800b7b8:	e781      	b.n	800b6be <__ieee754_sqrt+0x2a>
 800b7ba:	0adc      	lsrs	r4, r3, #11
 800b7bc:	3915      	subs	r1, #21
 800b7be:	055b      	lsls	r3, r3, #21
 800b7c0:	2c00      	cmp	r4, #0
 800b7c2:	d0fa      	beq.n	800b7ba <__ieee754_sqrt+0x126>
 800b7c4:	02e6      	lsls	r6, r4, #11
 800b7c6:	d50a      	bpl.n	800b7de <__ieee754_sqrt+0x14a>
 800b7c8:	f1c2 0020 	rsb	r0, r2, #32
 800b7cc:	fa23 f000 	lsr.w	r0, r3, r0
 800b7d0:	1e55      	subs	r5, r2, #1
 800b7d2:	4093      	lsls	r3, r2
 800b7d4:	4304      	orrs	r4, r0
 800b7d6:	1b4a      	subs	r2, r1, r5
 800b7d8:	e78a      	b.n	800b6f0 <__ieee754_sqrt+0x5c>
 800b7da:	4611      	mov	r1, r2
 800b7dc:	e7f0      	b.n	800b7c0 <__ieee754_sqrt+0x12c>
 800b7de:	0064      	lsls	r4, r4, #1
 800b7e0:	3201      	adds	r2, #1
 800b7e2:	e7ef      	b.n	800b7c4 <__ieee754_sqrt+0x130>
 800b7e4:	4680      	mov	r8, r0
 800b7e6:	e7bf      	b.n	800b768 <__ieee754_sqrt+0xd4>
 800b7e8:	7ff00000 	.word	0x7ff00000

0800b7ec <fabs>:
 800b7ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b7f0:	4619      	mov	r1, r3
 800b7f2:	4770      	bx	lr

0800b7f4 <finite>:
 800b7f4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800b7f8:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800b7fc:	0fc0      	lsrs	r0, r0, #31
 800b7fe:	4770      	bx	lr

0800b800 <matherr>:
 800b800:	2000      	movs	r0, #0
 800b802:	4770      	bx	lr

0800b804 <nan>:
 800b804:	2000      	movs	r0, #0
 800b806:	4901      	ldr	r1, [pc, #4]	; (800b80c <nan+0x8>)
 800b808:	4770      	bx	lr
 800b80a:	bf00      	nop
 800b80c:	7ff80000 	.word	0x7ff80000

0800b810 <rint>:
 800b810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b812:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b816:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 800b81a:	f1bc 0f13 	cmp.w	ip, #19
 800b81e:	4604      	mov	r4, r0
 800b820:	460d      	mov	r5, r1
 800b822:	460b      	mov	r3, r1
 800b824:	4606      	mov	r6, r0
 800b826:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 800b82a:	dc5a      	bgt.n	800b8e2 <rint+0xd2>
 800b82c:	f1bc 0f00 	cmp.w	ip, #0
 800b830:	da2b      	bge.n	800b88a <rint+0x7a>
 800b832:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800b836:	4302      	orrs	r2, r0
 800b838:	d023      	beq.n	800b882 <rint+0x72>
 800b83a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800b83e:	4302      	orrs	r2, r0
 800b840:	4256      	negs	r6, r2
 800b842:	4316      	orrs	r6, r2
 800b844:	0c4b      	lsrs	r3, r1, #17
 800b846:	0b36      	lsrs	r6, r6, #12
 800b848:	4934      	ldr	r1, [pc, #208]	; (800b91c <rint+0x10c>)
 800b84a:	045b      	lsls	r3, r3, #17
 800b84c:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 800b850:	ea46 0503 	orr.w	r5, r6, r3
 800b854:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800b858:	4602      	mov	r2, r0
 800b85a:	462b      	mov	r3, r5
 800b85c:	e9d1 4500 	ldrd	r4, r5, [r1]
 800b860:	4620      	mov	r0, r4
 800b862:	4629      	mov	r1, r5
 800b864:	f7f4 fc7a 	bl	800015c <__adddf3>
 800b868:	e9cd 0100 	strd	r0, r1, [sp]
 800b86c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b870:	462b      	mov	r3, r5
 800b872:	4622      	mov	r2, r4
 800b874:	f7f4 fc70 	bl	8000158 <__aeabi_dsub>
 800b878:	4604      	mov	r4, r0
 800b87a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b87e:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 800b882:	4620      	mov	r0, r4
 800b884:	4629      	mov	r1, r5
 800b886:	b003      	add	sp, #12
 800b888:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b88a:	4a25      	ldr	r2, [pc, #148]	; (800b920 <rint+0x110>)
 800b88c:	fa42 f20c 	asr.w	r2, r2, ip
 800b890:	4011      	ands	r1, r2
 800b892:	4301      	orrs	r1, r0
 800b894:	d0f5      	beq.n	800b882 <rint+0x72>
 800b896:	0852      	lsrs	r2, r2, #1
 800b898:	ea05 0102 	and.w	r1, r5, r2
 800b89c:	ea50 0601 	orrs.w	r6, r0, r1
 800b8a0:	d00c      	beq.n	800b8bc <rint+0xac>
 800b8a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b8a6:	f1bc 0f13 	cmp.w	ip, #19
 800b8aa:	bf0c      	ite	eq
 800b8ac:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 800b8b0:	2600      	movne	r6, #0
 800b8b2:	ea25 0202 	bic.w	r2, r5, r2
 800b8b6:	fa43 f30c 	asr.w	r3, r3, ip
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	4917      	ldr	r1, [pc, #92]	; (800b91c <rint+0x10c>)
 800b8be:	4632      	mov	r2, r6
 800b8c0:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 800b8c4:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b8c8:	4620      	mov	r0, r4
 800b8ca:	4629      	mov	r1, r5
 800b8cc:	f7f4 fc46 	bl	800015c <__adddf3>
 800b8d0:	e9cd 0100 	strd	r0, r1, [sp]
 800b8d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8d8:	4622      	mov	r2, r4
 800b8da:	462b      	mov	r3, r5
 800b8dc:	f7f4 fc3c 	bl	8000158 <__aeabi_dsub>
 800b8e0:	e008      	b.n	800b8f4 <rint+0xe4>
 800b8e2:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 800b8e6:	dd08      	ble.n	800b8fa <rint+0xea>
 800b8e8:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 800b8ec:	d1c9      	bne.n	800b882 <rint+0x72>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	f7f4 fc34 	bl	800015c <__adddf3>
 800b8f4:	4604      	mov	r4, r0
 800b8f6:	460d      	mov	r5, r1
 800b8f8:	e7c3      	b.n	800b882 <rint+0x72>
 800b8fa:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 800b8fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b902:	40ca      	lsrs	r2, r1
 800b904:	4210      	tst	r0, r2
 800b906:	d0bc      	beq.n	800b882 <rint+0x72>
 800b908:	0852      	lsrs	r2, r2, #1
 800b90a:	4210      	tst	r0, r2
 800b90c:	bf1f      	itttt	ne
 800b90e:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 800b912:	ea20 0202 	bicne.w	r2, r0, r2
 800b916:	410e      	asrne	r6, r1
 800b918:	4316      	orrne	r6, r2
 800b91a:	e7cf      	b.n	800b8bc <rint+0xac>
 800b91c:	0800be28 	.word	0x0800be28
 800b920:	000fffff 	.word	0x000fffff
 800b924:	00000000 	.word	0x00000000

0800b928 <scalbn>:
 800b928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b92a:	4616      	mov	r6, r2
 800b92c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b930:	4604      	mov	r4, r0
 800b932:	460d      	mov	r5, r1
 800b934:	460b      	mov	r3, r1
 800b936:	b982      	cbnz	r2, 800b95a <scalbn+0x32>
 800b938:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b93c:	4303      	orrs	r3, r0
 800b93e:	d034      	beq.n	800b9aa <scalbn+0x82>
 800b940:	4b2d      	ldr	r3, [pc, #180]	; (800b9f8 <scalbn+0xd0>)
 800b942:	2200      	movs	r2, #0
 800b944:	f7f4 fdc0 	bl	80004c8 <__aeabi_dmul>
 800b948:	4b2c      	ldr	r3, [pc, #176]	; (800b9fc <scalbn+0xd4>)
 800b94a:	4604      	mov	r4, r0
 800b94c:	429e      	cmp	r6, r3
 800b94e:	460d      	mov	r5, r1
 800b950:	da0d      	bge.n	800b96e <scalbn+0x46>
 800b952:	a325      	add	r3, pc, #148	; (adr r3, 800b9e8 <scalbn+0xc0>)
 800b954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b958:	e01c      	b.n	800b994 <scalbn+0x6c>
 800b95a:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800b95e:	42ba      	cmp	r2, r7
 800b960:	d109      	bne.n	800b976 <scalbn+0x4e>
 800b962:	4602      	mov	r2, r0
 800b964:	f7f4 fbfa 	bl	800015c <__adddf3>
 800b968:	4604      	mov	r4, r0
 800b96a:	460d      	mov	r5, r1
 800b96c:	e01d      	b.n	800b9aa <scalbn+0x82>
 800b96e:	460b      	mov	r3, r1
 800b970:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b974:	3a36      	subs	r2, #54	; 0x36
 800b976:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b97a:	4432      	add	r2, r6
 800b97c:	428a      	cmp	r2, r1
 800b97e:	dd0c      	ble.n	800b99a <scalbn+0x72>
 800b980:	4622      	mov	r2, r4
 800b982:	462b      	mov	r3, r5
 800b984:	a11a      	add	r1, pc, #104	; (adr r1, 800b9f0 <scalbn+0xc8>)
 800b986:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b98a:	f000 f83b 	bl	800ba04 <copysign>
 800b98e:	a318      	add	r3, pc, #96	; (adr r3, 800b9f0 <scalbn+0xc8>)
 800b990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b994:	f7f4 fd98 	bl	80004c8 <__aeabi_dmul>
 800b998:	e7e6      	b.n	800b968 <scalbn+0x40>
 800b99a:	2a00      	cmp	r2, #0
 800b99c:	dd08      	ble.n	800b9b0 <scalbn+0x88>
 800b99e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b9a2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b9a6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	4629      	mov	r1, r5
 800b9ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9b0:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b9b4:	da0b      	bge.n	800b9ce <scalbn+0xa6>
 800b9b6:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b9ba:	429e      	cmp	r6, r3
 800b9bc:	4622      	mov	r2, r4
 800b9be:	462b      	mov	r3, r5
 800b9c0:	dce0      	bgt.n	800b984 <scalbn+0x5c>
 800b9c2:	a109      	add	r1, pc, #36	; (adr r1, 800b9e8 <scalbn+0xc0>)
 800b9c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9c8:	f000 f81c 	bl	800ba04 <copysign>
 800b9cc:	e7c1      	b.n	800b952 <scalbn+0x2a>
 800b9ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b9d2:	3236      	adds	r2, #54	; 0x36
 800b9d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b9d8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b9dc:	4620      	mov	r0, r4
 800b9de:	4629      	mov	r1, r5
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	4b07      	ldr	r3, [pc, #28]	; (800ba00 <scalbn+0xd8>)
 800b9e4:	e7d6      	b.n	800b994 <scalbn+0x6c>
 800b9e6:	bf00      	nop
 800b9e8:	c2f8f359 	.word	0xc2f8f359
 800b9ec:	01a56e1f 	.word	0x01a56e1f
 800b9f0:	8800759c 	.word	0x8800759c
 800b9f4:	7e37e43c 	.word	0x7e37e43c
 800b9f8:	43500000 	.word	0x43500000
 800b9fc:	ffff3cb0 	.word	0xffff3cb0
 800ba00:	3c900000 	.word	0x3c900000

0800ba04 <copysign>:
 800ba04:	b530      	push	{r4, r5, lr}
 800ba06:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800ba0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba0e:	ea42 0503 	orr.w	r5, r2, r3
 800ba12:	4629      	mov	r1, r5
 800ba14:	bd30      	pop	{r4, r5, pc}

0800ba16 <abort>:
 800ba16:	b508      	push	{r3, lr}
 800ba18:	2006      	movs	r0, #6
 800ba1a:	f000 f947 	bl	800bcac <raise>
 800ba1e:	2001      	movs	r0, #1
 800ba20:	f7f9 fef2 	bl	8005808 <_exit>

0800ba24 <__errno>:
 800ba24:	4b01      	ldr	r3, [pc, #4]	; (800ba2c <__errno+0x8>)
 800ba26:	6818      	ldr	r0, [r3, #0]
 800ba28:	4770      	bx	lr
 800ba2a:	bf00      	nop
 800ba2c:	20000070 	.word	0x20000070

0800ba30 <__libc_init_array>:
 800ba30:	b570      	push	{r4, r5, r6, lr}
 800ba32:	2500      	movs	r5, #0
 800ba34:	4e0c      	ldr	r6, [pc, #48]	; (800ba68 <__libc_init_array+0x38>)
 800ba36:	4c0d      	ldr	r4, [pc, #52]	; (800ba6c <__libc_init_array+0x3c>)
 800ba38:	1ba4      	subs	r4, r4, r6
 800ba3a:	10a4      	asrs	r4, r4, #2
 800ba3c:	42a5      	cmp	r5, r4
 800ba3e:	d109      	bne.n	800ba54 <__libc_init_array+0x24>
 800ba40:	f000 f952 	bl	800bce8 <_init>
 800ba44:	2500      	movs	r5, #0
 800ba46:	4e0a      	ldr	r6, [pc, #40]	; (800ba70 <__libc_init_array+0x40>)
 800ba48:	4c0a      	ldr	r4, [pc, #40]	; (800ba74 <__libc_init_array+0x44>)
 800ba4a:	1ba4      	subs	r4, r4, r6
 800ba4c:	10a4      	asrs	r4, r4, #2
 800ba4e:	42a5      	cmp	r5, r4
 800ba50:	d105      	bne.n	800ba5e <__libc_init_array+0x2e>
 800ba52:	bd70      	pop	{r4, r5, r6, pc}
 800ba54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ba58:	4798      	blx	r3
 800ba5a:	3501      	adds	r5, #1
 800ba5c:	e7ee      	b.n	800ba3c <__libc_init_array+0xc>
 800ba5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ba62:	4798      	blx	r3
 800ba64:	3501      	adds	r5, #1
 800ba66:	e7f2      	b.n	800ba4e <__libc_init_array+0x1e>
 800ba68:	0800be40 	.word	0x0800be40
 800ba6c:	0800be40 	.word	0x0800be40
 800ba70:	0800be40 	.word	0x0800be40
 800ba74:	0800be4c 	.word	0x0800be4c

0800ba78 <malloc>:
 800ba78:	4b02      	ldr	r3, [pc, #8]	; (800ba84 <malloc+0xc>)
 800ba7a:	4601      	mov	r1, r0
 800ba7c:	6818      	ldr	r0, [r3, #0]
 800ba7e:	f000 b883 	b.w	800bb88 <_malloc_r>
 800ba82:	bf00      	nop
 800ba84:	20000070 	.word	0x20000070

0800ba88 <free>:
 800ba88:	4b02      	ldr	r3, [pc, #8]	; (800ba94 <free+0xc>)
 800ba8a:	4601      	mov	r1, r0
 800ba8c:	6818      	ldr	r0, [r3, #0]
 800ba8e:	f000 b82f 	b.w	800baf0 <_free_r>
 800ba92:	bf00      	nop
 800ba94:	20000070 	.word	0x20000070

0800ba98 <memcpy>:
 800ba98:	b510      	push	{r4, lr}
 800ba9a:	1e43      	subs	r3, r0, #1
 800ba9c:	440a      	add	r2, r1
 800ba9e:	4291      	cmp	r1, r2
 800baa0:	d100      	bne.n	800baa4 <memcpy+0xc>
 800baa2:	bd10      	pop	{r4, pc}
 800baa4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800baa8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800baac:	e7f7      	b.n	800ba9e <memcpy+0x6>

0800baae <memmove>:
 800baae:	4288      	cmp	r0, r1
 800bab0:	b510      	push	{r4, lr}
 800bab2:	eb01 0302 	add.w	r3, r1, r2
 800bab6:	d807      	bhi.n	800bac8 <memmove+0x1a>
 800bab8:	1e42      	subs	r2, r0, #1
 800baba:	4299      	cmp	r1, r3
 800babc:	d00a      	beq.n	800bad4 <memmove+0x26>
 800babe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bac2:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bac6:	e7f8      	b.n	800baba <memmove+0xc>
 800bac8:	4283      	cmp	r3, r0
 800baca:	d9f5      	bls.n	800bab8 <memmove+0xa>
 800bacc:	1881      	adds	r1, r0, r2
 800bace:	1ad2      	subs	r2, r2, r3
 800bad0:	42d3      	cmn	r3, r2
 800bad2:	d100      	bne.n	800bad6 <memmove+0x28>
 800bad4:	bd10      	pop	{r4, pc}
 800bad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bada:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bade:	e7f7      	b.n	800bad0 <memmove+0x22>

0800bae0 <memset>:
 800bae0:	4603      	mov	r3, r0
 800bae2:	4402      	add	r2, r0
 800bae4:	4293      	cmp	r3, r2
 800bae6:	d100      	bne.n	800baea <memset+0xa>
 800bae8:	4770      	bx	lr
 800baea:	f803 1b01 	strb.w	r1, [r3], #1
 800baee:	e7f9      	b.n	800bae4 <memset+0x4>

0800baf0 <_free_r>:
 800baf0:	b538      	push	{r3, r4, r5, lr}
 800baf2:	4605      	mov	r5, r0
 800baf4:	2900      	cmp	r1, #0
 800baf6:	d043      	beq.n	800bb80 <_free_r+0x90>
 800baf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bafc:	1f0c      	subs	r4, r1, #4
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	bfb8      	it	lt
 800bb02:	18e4      	addlt	r4, r4, r3
 800bb04:	f000 f8ee 	bl	800bce4 <__malloc_lock>
 800bb08:	4a1e      	ldr	r2, [pc, #120]	; (800bb84 <_free_r+0x94>)
 800bb0a:	6813      	ldr	r3, [r2, #0]
 800bb0c:	4610      	mov	r0, r2
 800bb0e:	b933      	cbnz	r3, 800bb1e <_free_r+0x2e>
 800bb10:	6063      	str	r3, [r4, #4]
 800bb12:	6014      	str	r4, [r2, #0]
 800bb14:	4628      	mov	r0, r5
 800bb16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb1a:	f000 b8e4 	b.w	800bce6 <__malloc_unlock>
 800bb1e:	42a3      	cmp	r3, r4
 800bb20:	d90b      	bls.n	800bb3a <_free_r+0x4a>
 800bb22:	6821      	ldr	r1, [r4, #0]
 800bb24:	1862      	adds	r2, r4, r1
 800bb26:	4293      	cmp	r3, r2
 800bb28:	bf01      	itttt	eq
 800bb2a:	681a      	ldreq	r2, [r3, #0]
 800bb2c:	685b      	ldreq	r3, [r3, #4]
 800bb2e:	1852      	addeq	r2, r2, r1
 800bb30:	6022      	streq	r2, [r4, #0]
 800bb32:	6063      	str	r3, [r4, #4]
 800bb34:	6004      	str	r4, [r0, #0]
 800bb36:	e7ed      	b.n	800bb14 <_free_r+0x24>
 800bb38:	4613      	mov	r3, r2
 800bb3a:	685a      	ldr	r2, [r3, #4]
 800bb3c:	b10a      	cbz	r2, 800bb42 <_free_r+0x52>
 800bb3e:	42a2      	cmp	r2, r4
 800bb40:	d9fa      	bls.n	800bb38 <_free_r+0x48>
 800bb42:	6819      	ldr	r1, [r3, #0]
 800bb44:	1858      	adds	r0, r3, r1
 800bb46:	42a0      	cmp	r0, r4
 800bb48:	d10b      	bne.n	800bb62 <_free_r+0x72>
 800bb4a:	6820      	ldr	r0, [r4, #0]
 800bb4c:	4401      	add	r1, r0
 800bb4e:	1858      	adds	r0, r3, r1
 800bb50:	4282      	cmp	r2, r0
 800bb52:	6019      	str	r1, [r3, #0]
 800bb54:	d1de      	bne.n	800bb14 <_free_r+0x24>
 800bb56:	6810      	ldr	r0, [r2, #0]
 800bb58:	6852      	ldr	r2, [r2, #4]
 800bb5a:	4401      	add	r1, r0
 800bb5c:	6019      	str	r1, [r3, #0]
 800bb5e:	605a      	str	r2, [r3, #4]
 800bb60:	e7d8      	b.n	800bb14 <_free_r+0x24>
 800bb62:	d902      	bls.n	800bb6a <_free_r+0x7a>
 800bb64:	230c      	movs	r3, #12
 800bb66:	602b      	str	r3, [r5, #0]
 800bb68:	e7d4      	b.n	800bb14 <_free_r+0x24>
 800bb6a:	6820      	ldr	r0, [r4, #0]
 800bb6c:	1821      	adds	r1, r4, r0
 800bb6e:	428a      	cmp	r2, r1
 800bb70:	bf01      	itttt	eq
 800bb72:	6811      	ldreq	r1, [r2, #0]
 800bb74:	6852      	ldreq	r2, [r2, #4]
 800bb76:	1809      	addeq	r1, r1, r0
 800bb78:	6021      	streq	r1, [r4, #0]
 800bb7a:	6062      	str	r2, [r4, #4]
 800bb7c:	605c      	str	r4, [r3, #4]
 800bb7e:	e7c9      	b.n	800bb14 <_free_r+0x24>
 800bb80:	bd38      	pop	{r3, r4, r5, pc}
 800bb82:	bf00      	nop
 800bb84:	20002e00 	.word	0x20002e00

0800bb88 <_malloc_r>:
 800bb88:	b570      	push	{r4, r5, r6, lr}
 800bb8a:	1ccd      	adds	r5, r1, #3
 800bb8c:	f025 0503 	bic.w	r5, r5, #3
 800bb90:	3508      	adds	r5, #8
 800bb92:	2d0c      	cmp	r5, #12
 800bb94:	bf38      	it	cc
 800bb96:	250c      	movcc	r5, #12
 800bb98:	2d00      	cmp	r5, #0
 800bb9a:	4606      	mov	r6, r0
 800bb9c:	db01      	blt.n	800bba2 <_malloc_r+0x1a>
 800bb9e:	42a9      	cmp	r1, r5
 800bba0:	d903      	bls.n	800bbaa <_malloc_r+0x22>
 800bba2:	230c      	movs	r3, #12
 800bba4:	6033      	str	r3, [r6, #0]
 800bba6:	2000      	movs	r0, #0
 800bba8:	bd70      	pop	{r4, r5, r6, pc}
 800bbaa:	f000 f89b 	bl	800bce4 <__malloc_lock>
 800bbae:	4a21      	ldr	r2, [pc, #132]	; (800bc34 <_malloc_r+0xac>)
 800bbb0:	6814      	ldr	r4, [r2, #0]
 800bbb2:	4621      	mov	r1, r4
 800bbb4:	b991      	cbnz	r1, 800bbdc <_malloc_r+0x54>
 800bbb6:	4c20      	ldr	r4, [pc, #128]	; (800bc38 <_malloc_r+0xb0>)
 800bbb8:	6823      	ldr	r3, [r4, #0]
 800bbba:	b91b      	cbnz	r3, 800bbc4 <_malloc_r+0x3c>
 800bbbc:	4630      	mov	r0, r6
 800bbbe:	f000 f83d 	bl	800bc3c <_sbrk_r>
 800bbc2:	6020      	str	r0, [r4, #0]
 800bbc4:	4629      	mov	r1, r5
 800bbc6:	4630      	mov	r0, r6
 800bbc8:	f000 f838 	bl	800bc3c <_sbrk_r>
 800bbcc:	1c43      	adds	r3, r0, #1
 800bbce:	d124      	bne.n	800bc1a <_malloc_r+0x92>
 800bbd0:	230c      	movs	r3, #12
 800bbd2:	4630      	mov	r0, r6
 800bbd4:	6033      	str	r3, [r6, #0]
 800bbd6:	f000 f886 	bl	800bce6 <__malloc_unlock>
 800bbda:	e7e4      	b.n	800bba6 <_malloc_r+0x1e>
 800bbdc:	680b      	ldr	r3, [r1, #0]
 800bbde:	1b5b      	subs	r3, r3, r5
 800bbe0:	d418      	bmi.n	800bc14 <_malloc_r+0x8c>
 800bbe2:	2b0b      	cmp	r3, #11
 800bbe4:	d90f      	bls.n	800bc06 <_malloc_r+0x7e>
 800bbe6:	600b      	str	r3, [r1, #0]
 800bbe8:	18cc      	adds	r4, r1, r3
 800bbea:	50cd      	str	r5, [r1, r3]
 800bbec:	4630      	mov	r0, r6
 800bbee:	f000 f87a 	bl	800bce6 <__malloc_unlock>
 800bbf2:	f104 000b 	add.w	r0, r4, #11
 800bbf6:	1d23      	adds	r3, r4, #4
 800bbf8:	f020 0007 	bic.w	r0, r0, #7
 800bbfc:	1ac3      	subs	r3, r0, r3
 800bbfe:	d0d3      	beq.n	800bba8 <_malloc_r+0x20>
 800bc00:	425a      	negs	r2, r3
 800bc02:	50e2      	str	r2, [r4, r3]
 800bc04:	e7d0      	b.n	800bba8 <_malloc_r+0x20>
 800bc06:	684b      	ldr	r3, [r1, #4]
 800bc08:	428c      	cmp	r4, r1
 800bc0a:	bf16      	itet	ne
 800bc0c:	6063      	strne	r3, [r4, #4]
 800bc0e:	6013      	streq	r3, [r2, #0]
 800bc10:	460c      	movne	r4, r1
 800bc12:	e7eb      	b.n	800bbec <_malloc_r+0x64>
 800bc14:	460c      	mov	r4, r1
 800bc16:	6849      	ldr	r1, [r1, #4]
 800bc18:	e7cc      	b.n	800bbb4 <_malloc_r+0x2c>
 800bc1a:	1cc4      	adds	r4, r0, #3
 800bc1c:	f024 0403 	bic.w	r4, r4, #3
 800bc20:	42a0      	cmp	r0, r4
 800bc22:	d005      	beq.n	800bc30 <_malloc_r+0xa8>
 800bc24:	1a21      	subs	r1, r4, r0
 800bc26:	4630      	mov	r0, r6
 800bc28:	f000 f808 	bl	800bc3c <_sbrk_r>
 800bc2c:	3001      	adds	r0, #1
 800bc2e:	d0cf      	beq.n	800bbd0 <_malloc_r+0x48>
 800bc30:	6025      	str	r5, [r4, #0]
 800bc32:	e7db      	b.n	800bbec <_malloc_r+0x64>
 800bc34:	20002e00 	.word	0x20002e00
 800bc38:	20002e04 	.word	0x20002e04

0800bc3c <_sbrk_r>:
 800bc3c:	b538      	push	{r3, r4, r5, lr}
 800bc3e:	2300      	movs	r3, #0
 800bc40:	4c05      	ldr	r4, [pc, #20]	; (800bc58 <_sbrk_r+0x1c>)
 800bc42:	4605      	mov	r5, r0
 800bc44:	4608      	mov	r0, r1
 800bc46:	6023      	str	r3, [r4, #0]
 800bc48:	f7f9 fde4 	bl	8005814 <_sbrk>
 800bc4c:	1c43      	adds	r3, r0, #1
 800bc4e:	d102      	bne.n	800bc56 <_sbrk_r+0x1a>
 800bc50:	6823      	ldr	r3, [r4, #0]
 800bc52:	b103      	cbz	r3, 800bc56 <_sbrk_r+0x1a>
 800bc54:	602b      	str	r3, [r5, #0]
 800bc56:	bd38      	pop	{r3, r4, r5, pc}
 800bc58:	20002fbc 	.word	0x20002fbc

0800bc5c <_raise_r>:
 800bc5c:	291f      	cmp	r1, #31
 800bc5e:	b538      	push	{r3, r4, r5, lr}
 800bc60:	4604      	mov	r4, r0
 800bc62:	460d      	mov	r5, r1
 800bc64:	d904      	bls.n	800bc70 <_raise_r+0x14>
 800bc66:	2316      	movs	r3, #22
 800bc68:	6003      	str	r3, [r0, #0]
 800bc6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc6e:	bd38      	pop	{r3, r4, r5, pc}
 800bc70:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bc72:	b112      	cbz	r2, 800bc7a <_raise_r+0x1e>
 800bc74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc78:	b94b      	cbnz	r3, 800bc8e <_raise_r+0x32>
 800bc7a:	4620      	mov	r0, r4
 800bc7c:	f000 f830 	bl	800bce0 <_getpid_r>
 800bc80:	462a      	mov	r2, r5
 800bc82:	4601      	mov	r1, r0
 800bc84:	4620      	mov	r0, r4
 800bc86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc8a:	f000 b817 	b.w	800bcbc <_kill_r>
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	d00a      	beq.n	800bca8 <_raise_r+0x4c>
 800bc92:	1c59      	adds	r1, r3, #1
 800bc94:	d103      	bne.n	800bc9e <_raise_r+0x42>
 800bc96:	2316      	movs	r3, #22
 800bc98:	6003      	str	r3, [r0, #0]
 800bc9a:	2001      	movs	r0, #1
 800bc9c:	e7e7      	b.n	800bc6e <_raise_r+0x12>
 800bc9e:	2400      	movs	r4, #0
 800bca0:	4628      	mov	r0, r5
 800bca2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bca6:	4798      	blx	r3
 800bca8:	2000      	movs	r0, #0
 800bcaa:	e7e0      	b.n	800bc6e <_raise_r+0x12>

0800bcac <raise>:
 800bcac:	4b02      	ldr	r3, [pc, #8]	; (800bcb8 <raise+0xc>)
 800bcae:	4601      	mov	r1, r0
 800bcb0:	6818      	ldr	r0, [r3, #0]
 800bcb2:	f7ff bfd3 	b.w	800bc5c <_raise_r>
 800bcb6:	bf00      	nop
 800bcb8:	20000070 	.word	0x20000070

0800bcbc <_kill_r>:
 800bcbc:	b538      	push	{r3, r4, r5, lr}
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	4c06      	ldr	r4, [pc, #24]	; (800bcdc <_kill_r+0x20>)
 800bcc2:	4605      	mov	r5, r0
 800bcc4:	4608      	mov	r0, r1
 800bcc6:	4611      	mov	r1, r2
 800bcc8:	6023      	str	r3, [r4, #0]
 800bcca:	f7f9 fd95 	bl	80057f8 <_kill>
 800bcce:	1c43      	adds	r3, r0, #1
 800bcd0:	d102      	bne.n	800bcd8 <_kill_r+0x1c>
 800bcd2:	6823      	ldr	r3, [r4, #0]
 800bcd4:	b103      	cbz	r3, 800bcd8 <_kill_r+0x1c>
 800bcd6:	602b      	str	r3, [r5, #0]
 800bcd8:	bd38      	pop	{r3, r4, r5, pc}
 800bcda:	bf00      	nop
 800bcdc:	20002fbc 	.word	0x20002fbc

0800bce0 <_getpid_r>:
 800bce0:	f7f9 bd88 	b.w	80057f4 <_getpid>

0800bce4 <__malloc_lock>:
 800bce4:	4770      	bx	lr

0800bce6 <__malloc_unlock>:
 800bce6:	4770      	bx	lr

0800bce8 <_init>:
 800bce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcea:	bf00      	nop
 800bcec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcee:	bc08      	pop	{r3}
 800bcf0:	469e      	mov	lr, r3
 800bcf2:	4770      	bx	lr

0800bcf4 <_fini>:
 800bcf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcf6:	bf00      	nop
 800bcf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcfa:	bc08      	pop	{r3}
 800bcfc:	469e      	mov	lr, r3
 800bcfe:	4770      	bx	lr
