-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity framebuffer_copy is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_CP_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_CP_ID_WIDTH : INTEGER := 1;
    C_M_AXI_CP_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CP_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_CP_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CP_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CP_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CP_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_UP_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_UP_ID_WIDTH : INTEGER := 1;
    C_M_AXI_UP_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_UP_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_UP_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_UP_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_UP_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_UP_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CP_USER_VALUE : INTEGER := 0;
    C_M_AXI_CP_PROT_VALUE : INTEGER := 0;
    C_M_AXI_CP_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_UP_USER_VALUE : INTEGER := 0;
    C_M_AXI_UP_PROT_VALUE : INTEGER := 0;
    C_M_AXI_UP_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    m_axi_cp_AWVALID : OUT STD_LOGIC;
    m_axi_cp_AWREADY : IN STD_LOGIC;
    m_axi_cp_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_ADDR_WIDTH-1 downto 0);
    m_axi_cp_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_ID_WIDTH-1 downto 0);
    m_axi_cp_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_cp_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_cp_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_cp_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_cp_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_cp_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_cp_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_cp_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_cp_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_AWUSER_WIDTH-1 downto 0);
    m_axi_cp_WVALID : OUT STD_LOGIC;
    m_axi_cp_WREADY : IN STD_LOGIC;
    m_axi_cp_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_DATA_WIDTH-1 downto 0);
    m_axi_cp_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_DATA_WIDTH/8-1 downto 0);
    m_axi_cp_WLAST : OUT STD_LOGIC;
    m_axi_cp_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_ID_WIDTH-1 downto 0);
    m_axi_cp_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_WUSER_WIDTH-1 downto 0);
    m_axi_cp_ARVALID : OUT STD_LOGIC;
    m_axi_cp_ARREADY : IN STD_LOGIC;
    m_axi_cp_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_ADDR_WIDTH-1 downto 0);
    m_axi_cp_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_ID_WIDTH-1 downto 0);
    m_axi_cp_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_cp_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_cp_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_cp_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_cp_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_cp_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_cp_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_cp_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_cp_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_CP_ARUSER_WIDTH-1 downto 0);
    m_axi_cp_RVALID : IN STD_LOGIC;
    m_axi_cp_RREADY : OUT STD_LOGIC;
    m_axi_cp_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_CP_DATA_WIDTH-1 downto 0);
    m_axi_cp_RLAST : IN STD_LOGIC;
    m_axi_cp_RID : IN STD_LOGIC_VECTOR (C_M_AXI_CP_ID_WIDTH-1 downto 0);
    m_axi_cp_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_CP_RUSER_WIDTH-1 downto 0);
    m_axi_cp_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_cp_BVALID : IN STD_LOGIC;
    m_axi_cp_BREADY : OUT STD_LOGIC;
    m_axi_cp_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_cp_BID : IN STD_LOGIC_VECTOR (C_M_AXI_CP_ID_WIDTH-1 downto 0);
    m_axi_cp_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_CP_BUSER_WIDTH-1 downto 0);
    m_axi_up_AWVALID : OUT STD_LOGIC;
    m_axi_up_AWREADY : IN STD_LOGIC;
    m_axi_up_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_ADDR_WIDTH-1 downto 0);
    m_axi_up_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_ID_WIDTH-1 downto 0);
    m_axi_up_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_up_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_up_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_up_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_up_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_up_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_up_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_up_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_up_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_AWUSER_WIDTH-1 downto 0);
    m_axi_up_WVALID : OUT STD_LOGIC;
    m_axi_up_WREADY : IN STD_LOGIC;
    m_axi_up_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_DATA_WIDTH-1 downto 0);
    m_axi_up_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_DATA_WIDTH/8-1 downto 0);
    m_axi_up_WLAST : OUT STD_LOGIC;
    m_axi_up_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_ID_WIDTH-1 downto 0);
    m_axi_up_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_WUSER_WIDTH-1 downto 0);
    m_axi_up_ARVALID : OUT STD_LOGIC;
    m_axi_up_ARREADY : IN STD_LOGIC;
    m_axi_up_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_ADDR_WIDTH-1 downto 0);
    m_axi_up_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_ID_WIDTH-1 downto 0);
    m_axi_up_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_up_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_up_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_up_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_up_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_up_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_up_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_up_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_up_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_UP_ARUSER_WIDTH-1 downto 0);
    m_axi_up_RVALID : IN STD_LOGIC;
    m_axi_up_RREADY : OUT STD_LOGIC;
    m_axi_up_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_UP_DATA_WIDTH-1 downto 0);
    m_axi_up_RLAST : IN STD_LOGIC;
    m_axi_up_RID : IN STD_LOGIC_VECTOR (C_M_AXI_UP_ID_WIDTH-1 downto 0);
    m_axi_up_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_UP_RUSER_WIDTH-1 downto 0);
    m_axi_up_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_up_BVALID : IN STD_LOGIC;
    m_axi_up_BREADY : OUT STD_LOGIC;
    m_axi_up_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_up_BID : IN STD_LOGIC_VECTOR (C_M_AXI_UP_ID_WIDTH-1 downto 0);
    m_axi_up_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_UP_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of framebuffer_copy is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "framebuffer_copy_framebuffer_copy,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.166000,HLS_SYN_LAT=67822,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=3187,HLS_SYN_LUT=2752,HLS_VERSION=2020_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_S_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_S_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_ID_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 40;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_M_AXI_AWUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_ARUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_WUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_RUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_BUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal copy : STD_LOGIC_VECTOR (63 downto 0);
    signal update : STD_LOGIC_VECTOR (63 downto 0);
    signal width : STD_LOGIC_VECTOR (31 downto 0);
    signal height : STD_LOGIC_VECTOR (31 downto 0);
    signal display_xsize : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal cp_AWREADY : STD_LOGIC;
    signal cp_WREADY : STD_LOGIC;
    signal cp_ARREADY : STD_LOGIC;
    signal cp_RVALID : STD_LOGIC;
    signal cp_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal cp_RLAST : STD_LOGIC;
    signal cp_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal cp_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal cp_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal cp_BVALID : STD_LOGIC;
    signal cp_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal cp_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal cp_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal up_AWREADY : STD_LOGIC;
    signal up_WREADY : STD_LOGIC;
    signal up_ARREADY : STD_LOGIC;
    signal up_RVALID : STD_LOGIC;
    signal up_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal up_RLAST : STD_LOGIC;
    signal up_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal up_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal up_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal up_BVALID : STD_LOGIC;
    signal up_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal up_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal up_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWVALID : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_WVALID : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_WLAST : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARVALID : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_RREADY : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_cp_BREADY : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWVALID : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_WVALID : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_up_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_WLAST : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_up_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARVALID : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_height_loop_U0_m_axi_up_RREADY : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_m_axi_up_BREADY : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_ap_start : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_ap_done : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_ap_ready : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_ap_idle : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_ap_continue : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal loop_dataflow_input_count : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal loop_dataflow_output_count : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal bound_minus_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_height_loop_U0_start_full_n : STD_LOGIC;
    signal dataflow_in_loop_height_loop_U0_start_write : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component framebuffer_copy_dataflow_in_loop_height_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        width : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        display_xsize : IN STD_LOGIC_VECTOR (31 downto 0);
        copy : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_cp_AWVALID : OUT STD_LOGIC;
        m_axi_cp_AWREADY : IN STD_LOGIC;
        m_axi_cp_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_cp_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_cp_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_cp_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_cp_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_cp_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_cp_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_cp_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_cp_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_cp_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_cp_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_cp_WVALID : OUT STD_LOGIC;
        m_axi_cp_WREADY : IN STD_LOGIC;
        m_axi_cp_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_cp_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_cp_WLAST : OUT STD_LOGIC;
        m_axi_cp_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_cp_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_cp_ARVALID : OUT STD_LOGIC;
        m_axi_cp_ARREADY : IN STD_LOGIC;
        m_axi_cp_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_cp_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_cp_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_cp_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_cp_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_cp_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_cp_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_cp_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_cp_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_cp_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_cp_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_cp_RVALID : IN STD_LOGIC;
        m_axi_cp_RREADY : OUT STD_LOGIC;
        m_axi_cp_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_cp_RLAST : IN STD_LOGIC;
        m_axi_cp_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_cp_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_cp_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_cp_BVALID : IN STD_LOGIC;
        m_axi_cp_BREADY : OUT STD_LOGIC;
        m_axi_cp_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_cp_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_cp_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        update : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_up_AWVALID : OUT STD_LOGIC;
        m_axi_up_AWREADY : IN STD_LOGIC;
        m_axi_up_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_up_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_up_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_up_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_up_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_up_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_up_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_up_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_up_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_up_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_up_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_up_WVALID : OUT STD_LOGIC;
        m_axi_up_WREADY : IN STD_LOGIC;
        m_axi_up_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_up_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_up_WLAST : OUT STD_LOGIC;
        m_axi_up_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_up_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_up_ARVALID : OUT STD_LOGIC;
        m_axi_up_ARREADY : IN STD_LOGIC;
        m_axi_up_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_up_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_up_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_up_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_up_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_up_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_up_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_up_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_up_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_up_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_up_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_up_RVALID : IN STD_LOGIC;
        m_axi_up_RREADY : OUT STD_LOGIC;
        m_axi_up_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_up_RLAST : IN STD_LOGIC;
        m_axi_up_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_up_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_up_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_up_BVALID : IN STD_LOGIC;
        m_axi_up_BREADY : OUT STD_LOGIC;
        m_axi_up_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_up_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_up_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        width_ap_vld : IN STD_LOGIC;
        y_ap_vld : IN STD_LOGIC;
        display_xsize_ap_vld : IN STD_LOGIC;
        copy_ap_vld : IN STD_LOGIC;
        update_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component framebuffer_copy_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        copy : OUT STD_LOGIC_VECTOR (63 downto 0);
        update : OUT STD_LOGIC_VECTOR (63 downto 0);
        width : OUT STD_LOGIC_VECTOR (31 downto 0);
        height : OUT STD_LOGIC_VECTOR (31 downto 0);
        display_xsize : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component framebuffer_copy_cp_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component framebuffer_copy_up_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    control_s_axi_U : component framebuffer_copy_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        copy => copy,
        update => update,
        width => width,
        height => height,
        display_xsize => display_xsize,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    cp_m_axi_U : component framebuffer_copy_cp_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 32,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_CP_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_CP_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_CP_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_CP_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_CP_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_CP_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_CP_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_CP_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_CP_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_CP_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_CP_CACHE_VALUE)
    port map (
        AWVALID => m_axi_cp_AWVALID,
        AWREADY => m_axi_cp_AWREADY,
        AWADDR => m_axi_cp_AWADDR,
        AWID => m_axi_cp_AWID,
        AWLEN => m_axi_cp_AWLEN,
        AWSIZE => m_axi_cp_AWSIZE,
        AWBURST => m_axi_cp_AWBURST,
        AWLOCK => m_axi_cp_AWLOCK,
        AWCACHE => m_axi_cp_AWCACHE,
        AWPROT => m_axi_cp_AWPROT,
        AWQOS => m_axi_cp_AWQOS,
        AWREGION => m_axi_cp_AWREGION,
        AWUSER => m_axi_cp_AWUSER,
        WVALID => m_axi_cp_WVALID,
        WREADY => m_axi_cp_WREADY,
        WDATA => m_axi_cp_WDATA,
        WSTRB => m_axi_cp_WSTRB,
        WLAST => m_axi_cp_WLAST,
        WID => m_axi_cp_WID,
        WUSER => m_axi_cp_WUSER,
        ARVALID => m_axi_cp_ARVALID,
        ARREADY => m_axi_cp_ARREADY,
        ARADDR => m_axi_cp_ARADDR,
        ARID => m_axi_cp_ARID,
        ARLEN => m_axi_cp_ARLEN,
        ARSIZE => m_axi_cp_ARSIZE,
        ARBURST => m_axi_cp_ARBURST,
        ARLOCK => m_axi_cp_ARLOCK,
        ARCACHE => m_axi_cp_ARCACHE,
        ARPROT => m_axi_cp_ARPROT,
        ARQOS => m_axi_cp_ARQOS,
        ARREGION => m_axi_cp_ARREGION,
        ARUSER => m_axi_cp_ARUSER,
        RVALID => m_axi_cp_RVALID,
        RREADY => m_axi_cp_RREADY,
        RDATA => m_axi_cp_RDATA,
        RLAST => m_axi_cp_RLAST,
        RID => m_axi_cp_RID,
        RUSER => m_axi_cp_RUSER,
        RRESP => m_axi_cp_RRESP,
        BVALID => m_axi_cp_BVALID,
        BREADY => m_axi_cp_BREADY,
        BRESP => m_axi_cp_BRESP,
        BID => m_axi_cp_BID,
        BUSER => m_axi_cp_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => dataflow_in_loop_height_loop_U0_m_axi_cp_ARVALID,
        I_ARREADY => cp_ARREADY,
        I_ARADDR => dataflow_in_loop_height_loop_U0_m_axi_cp_ARADDR,
        I_ARID => dataflow_in_loop_height_loop_U0_m_axi_cp_ARID,
        I_ARLEN => dataflow_in_loop_height_loop_U0_m_axi_cp_ARLEN,
        I_ARSIZE => dataflow_in_loop_height_loop_U0_m_axi_cp_ARSIZE,
        I_ARLOCK => dataflow_in_loop_height_loop_U0_m_axi_cp_ARLOCK,
        I_ARCACHE => dataflow_in_loop_height_loop_U0_m_axi_cp_ARCACHE,
        I_ARQOS => dataflow_in_loop_height_loop_U0_m_axi_cp_ARQOS,
        I_ARPROT => dataflow_in_loop_height_loop_U0_m_axi_cp_ARPROT,
        I_ARUSER => dataflow_in_loop_height_loop_U0_m_axi_cp_ARUSER,
        I_ARBURST => dataflow_in_loop_height_loop_U0_m_axi_cp_ARBURST,
        I_ARREGION => dataflow_in_loop_height_loop_U0_m_axi_cp_ARREGION,
        I_RVALID => cp_RVALID,
        I_RREADY => dataflow_in_loop_height_loop_U0_m_axi_cp_RREADY,
        I_RDATA => cp_RDATA,
        I_RID => cp_RID,
        I_RUSER => cp_RUSER,
        I_RRESP => cp_RRESP,
        I_RLAST => cp_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => cp_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => cp_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => cp_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => cp_BRESP,
        I_BID => cp_BID,
        I_BUSER => cp_BUSER);

    up_m_axi_U : component framebuffer_copy_up_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 32,
        C_M_AXI_ID_WIDTH => C_M_AXI_UP_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_UP_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_UP_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_UP_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_UP_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_UP_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_UP_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_UP_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_UP_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_UP_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_UP_CACHE_VALUE)
    port map (
        AWVALID => m_axi_up_AWVALID,
        AWREADY => m_axi_up_AWREADY,
        AWADDR => m_axi_up_AWADDR,
        AWID => m_axi_up_AWID,
        AWLEN => m_axi_up_AWLEN,
        AWSIZE => m_axi_up_AWSIZE,
        AWBURST => m_axi_up_AWBURST,
        AWLOCK => m_axi_up_AWLOCK,
        AWCACHE => m_axi_up_AWCACHE,
        AWPROT => m_axi_up_AWPROT,
        AWQOS => m_axi_up_AWQOS,
        AWREGION => m_axi_up_AWREGION,
        AWUSER => m_axi_up_AWUSER,
        WVALID => m_axi_up_WVALID,
        WREADY => m_axi_up_WREADY,
        WDATA => m_axi_up_WDATA,
        WSTRB => m_axi_up_WSTRB,
        WLAST => m_axi_up_WLAST,
        WID => m_axi_up_WID,
        WUSER => m_axi_up_WUSER,
        ARVALID => m_axi_up_ARVALID,
        ARREADY => m_axi_up_ARREADY,
        ARADDR => m_axi_up_ARADDR,
        ARID => m_axi_up_ARID,
        ARLEN => m_axi_up_ARLEN,
        ARSIZE => m_axi_up_ARSIZE,
        ARBURST => m_axi_up_ARBURST,
        ARLOCK => m_axi_up_ARLOCK,
        ARCACHE => m_axi_up_ARCACHE,
        ARPROT => m_axi_up_ARPROT,
        ARQOS => m_axi_up_ARQOS,
        ARREGION => m_axi_up_ARREGION,
        ARUSER => m_axi_up_ARUSER,
        RVALID => m_axi_up_RVALID,
        RREADY => m_axi_up_RREADY,
        RDATA => m_axi_up_RDATA,
        RLAST => m_axi_up_RLAST,
        RID => m_axi_up_RID,
        RUSER => m_axi_up_RUSER,
        RRESP => m_axi_up_RRESP,
        BVALID => m_axi_up_BVALID,
        BREADY => m_axi_up_BREADY,
        BRESP => m_axi_up_BRESP,
        BID => m_axi_up_BID,
        BUSER => m_axi_up_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => up_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => up_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => up_RDATA,
        I_RID => up_RID,
        I_RUSER => up_RUSER,
        I_RRESP => up_RRESP,
        I_RLAST => up_RLAST,
        I_AWVALID => dataflow_in_loop_height_loop_U0_m_axi_up_AWVALID,
        I_AWREADY => up_AWREADY,
        I_AWADDR => dataflow_in_loop_height_loop_U0_m_axi_up_AWADDR,
        I_AWID => dataflow_in_loop_height_loop_U0_m_axi_up_AWID,
        I_AWLEN => dataflow_in_loop_height_loop_U0_m_axi_up_AWLEN,
        I_AWSIZE => dataflow_in_loop_height_loop_U0_m_axi_up_AWSIZE,
        I_AWLOCK => dataflow_in_loop_height_loop_U0_m_axi_up_AWLOCK,
        I_AWCACHE => dataflow_in_loop_height_loop_U0_m_axi_up_AWCACHE,
        I_AWQOS => dataflow_in_loop_height_loop_U0_m_axi_up_AWQOS,
        I_AWPROT => dataflow_in_loop_height_loop_U0_m_axi_up_AWPROT,
        I_AWUSER => dataflow_in_loop_height_loop_U0_m_axi_up_AWUSER,
        I_AWBURST => dataflow_in_loop_height_loop_U0_m_axi_up_AWBURST,
        I_AWREGION => dataflow_in_loop_height_loop_U0_m_axi_up_AWREGION,
        I_WVALID => dataflow_in_loop_height_loop_U0_m_axi_up_WVALID,
        I_WREADY => up_WREADY,
        I_WDATA => dataflow_in_loop_height_loop_U0_m_axi_up_WDATA,
        I_WID => dataflow_in_loop_height_loop_U0_m_axi_up_WID,
        I_WUSER => dataflow_in_loop_height_loop_U0_m_axi_up_WUSER,
        I_WLAST => dataflow_in_loop_height_loop_U0_m_axi_up_WLAST,
        I_WSTRB => dataflow_in_loop_height_loop_U0_m_axi_up_WSTRB,
        I_BVALID => up_BVALID,
        I_BREADY => dataflow_in_loop_height_loop_U0_m_axi_up_BREADY,
        I_BRESP => up_BRESP,
        I_BID => up_BID,
        I_BUSER => up_BUSER);

    dataflow_in_loop_height_loop_U0 : component framebuffer_copy_dataflow_in_loop_height_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        width => width,
        y => loop_dataflow_input_count,
        display_xsize => display_xsize,
        copy => copy,
        m_axi_cp_AWVALID => dataflow_in_loop_height_loop_U0_m_axi_cp_AWVALID,
        m_axi_cp_AWREADY => ap_const_logic_0,
        m_axi_cp_AWADDR => dataflow_in_loop_height_loop_U0_m_axi_cp_AWADDR,
        m_axi_cp_AWID => dataflow_in_loop_height_loop_U0_m_axi_cp_AWID,
        m_axi_cp_AWLEN => dataflow_in_loop_height_loop_U0_m_axi_cp_AWLEN,
        m_axi_cp_AWSIZE => dataflow_in_loop_height_loop_U0_m_axi_cp_AWSIZE,
        m_axi_cp_AWBURST => dataflow_in_loop_height_loop_U0_m_axi_cp_AWBURST,
        m_axi_cp_AWLOCK => dataflow_in_loop_height_loop_U0_m_axi_cp_AWLOCK,
        m_axi_cp_AWCACHE => dataflow_in_loop_height_loop_U0_m_axi_cp_AWCACHE,
        m_axi_cp_AWPROT => dataflow_in_loop_height_loop_U0_m_axi_cp_AWPROT,
        m_axi_cp_AWQOS => dataflow_in_loop_height_loop_U0_m_axi_cp_AWQOS,
        m_axi_cp_AWREGION => dataflow_in_loop_height_loop_U0_m_axi_cp_AWREGION,
        m_axi_cp_AWUSER => dataflow_in_loop_height_loop_U0_m_axi_cp_AWUSER,
        m_axi_cp_WVALID => dataflow_in_loop_height_loop_U0_m_axi_cp_WVALID,
        m_axi_cp_WREADY => ap_const_logic_0,
        m_axi_cp_WDATA => dataflow_in_loop_height_loop_U0_m_axi_cp_WDATA,
        m_axi_cp_WSTRB => dataflow_in_loop_height_loop_U0_m_axi_cp_WSTRB,
        m_axi_cp_WLAST => dataflow_in_loop_height_loop_U0_m_axi_cp_WLAST,
        m_axi_cp_WID => dataflow_in_loop_height_loop_U0_m_axi_cp_WID,
        m_axi_cp_WUSER => dataflow_in_loop_height_loop_U0_m_axi_cp_WUSER,
        m_axi_cp_ARVALID => dataflow_in_loop_height_loop_U0_m_axi_cp_ARVALID,
        m_axi_cp_ARREADY => cp_ARREADY,
        m_axi_cp_ARADDR => dataflow_in_loop_height_loop_U0_m_axi_cp_ARADDR,
        m_axi_cp_ARID => dataflow_in_loop_height_loop_U0_m_axi_cp_ARID,
        m_axi_cp_ARLEN => dataflow_in_loop_height_loop_U0_m_axi_cp_ARLEN,
        m_axi_cp_ARSIZE => dataflow_in_loop_height_loop_U0_m_axi_cp_ARSIZE,
        m_axi_cp_ARBURST => dataflow_in_loop_height_loop_U0_m_axi_cp_ARBURST,
        m_axi_cp_ARLOCK => dataflow_in_loop_height_loop_U0_m_axi_cp_ARLOCK,
        m_axi_cp_ARCACHE => dataflow_in_loop_height_loop_U0_m_axi_cp_ARCACHE,
        m_axi_cp_ARPROT => dataflow_in_loop_height_loop_U0_m_axi_cp_ARPROT,
        m_axi_cp_ARQOS => dataflow_in_loop_height_loop_U0_m_axi_cp_ARQOS,
        m_axi_cp_ARREGION => dataflow_in_loop_height_loop_U0_m_axi_cp_ARREGION,
        m_axi_cp_ARUSER => dataflow_in_loop_height_loop_U0_m_axi_cp_ARUSER,
        m_axi_cp_RVALID => cp_RVALID,
        m_axi_cp_RREADY => dataflow_in_loop_height_loop_U0_m_axi_cp_RREADY,
        m_axi_cp_RDATA => cp_RDATA,
        m_axi_cp_RLAST => cp_RLAST,
        m_axi_cp_RID => cp_RID,
        m_axi_cp_RUSER => cp_RUSER,
        m_axi_cp_RRESP => cp_RRESP,
        m_axi_cp_BVALID => ap_const_logic_0,
        m_axi_cp_BREADY => dataflow_in_loop_height_loop_U0_m_axi_cp_BREADY,
        m_axi_cp_BRESP => ap_const_lv2_0,
        m_axi_cp_BID => ap_const_lv1_0,
        m_axi_cp_BUSER => ap_const_lv1_0,
        update => update,
        m_axi_up_AWVALID => dataflow_in_loop_height_loop_U0_m_axi_up_AWVALID,
        m_axi_up_AWREADY => up_AWREADY,
        m_axi_up_AWADDR => dataflow_in_loop_height_loop_U0_m_axi_up_AWADDR,
        m_axi_up_AWID => dataflow_in_loop_height_loop_U0_m_axi_up_AWID,
        m_axi_up_AWLEN => dataflow_in_loop_height_loop_U0_m_axi_up_AWLEN,
        m_axi_up_AWSIZE => dataflow_in_loop_height_loop_U0_m_axi_up_AWSIZE,
        m_axi_up_AWBURST => dataflow_in_loop_height_loop_U0_m_axi_up_AWBURST,
        m_axi_up_AWLOCK => dataflow_in_loop_height_loop_U0_m_axi_up_AWLOCK,
        m_axi_up_AWCACHE => dataflow_in_loop_height_loop_U0_m_axi_up_AWCACHE,
        m_axi_up_AWPROT => dataflow_in_loop_height_loop_U0_m_axi_up_AWPROT,
        m_axi_up_AWQOS => dataflow_in_loop_height_loop_U0_m_axi_up_AWQOS,
        m_axi_up_AWREGION => dataflow_in_loop_height_loop_U0_m_axi_up_AWREGION,
        m_axi_up_AWUSER => dataflow_in_loop_height_loop_U0_m_axi_up_AWUSER,
        m_axi_up_WVALID => dataflow_in_loop_height_loop_U0_m_axi_up_WVALID,
        m_axi_up_WREADY => up_WREADY,
        m_axi_up_WDATA => dataflow_in_loop_height_loop_U0_m_axi_up_WDATA,
        m_axi_up_WSTRB => dataflow_in_loop_height_loop_U0_m_axi_up_WSTRB,
        m_axi_up_WLAST => dataflow_in_loop_height_loop_U0_m_axi_up_WLAST,
        m_axi_up_WID => dataflow_in_loop_height_loop_U0_m_axi_up_WID,
        m_axi_up_WUSER => dataflow_in_loop_height_loop_U0_m_axi_up_WUSER,
        m_axi_up_ARVALID => dataflow_in_loop_height_loop_U0_m_axi_up_ARVALID,
        m_axi_up_ARREADY => ap_const_logic_0,
        m_axi_up_ARADDR => dataflow_in_loop_height_loop_U0_m_axi_up_ARADDR,
        m_axi_up_ARID => dataflow_in_loop_height_loop_U0_m_axi_up_ARID,
        m_axi_up_ARLEN => dataflow_in_loop_height_loop_U0_m_axi_up_ARLEN,
        m_axi_up_ARSIZE => dataflow_in_loop_height_loop_U0_m_axi_up_ARSIZE,
        m_axi_up_ARBURST => dataflow_in_loop_height_loop_U0_m_axi_up_ARBURST,
        m_axi_up_ARLOCK => dataflow_in_loop_height_loop_U0_m_axi_up_ARLOCK,
        m_axi_up_ARCACHE => dataflow_in_loop_height_loop_U0_m_axi_up_ARCACHE,
        m_axi_up_ARPROT => dataflow_in_loop_height_loop_U0_m_axi_up_ARPROT,
        m_axi_up_ARQOS => dataflow_in_loop_height_loop_U0_m_axi_up_ARQOS,
        m_axi_up_ARREGION => dataflow_in_loop_height_loop_U0_m_axi_up_ARREGION,
        m_axi_up_ARUSER => dataflow_in_loop_height_loop_U0_m_axi_up_ARUSER,
        m_axi_up_RVALID => ap_const_logic_0,
        m_axi_up_RREADY => dataflow_in_loop_height_loop_U0_m_axi_up_RREADY,
        m_axi_up_RDATA => ap_const_lv32_0,
        m_axi_up_RLAST => ap_const_logic_0,
        m_axi_up_RID => ap_const_lv1_0,
        m_axi_up_RUSER => ap_const_lv1_0,
        m_axi_up_RRESP => ap_const_lv2_0,
        m_axi_up_BVALID => up_BVALID,
        m_axi_up_BREADY => dataflow_in_loop_height_loop_U0_m_axi_up_BREADY,
        m_axi_up_BRESP => up_BRESP,
        m_axi_up_BID => up_BID,
        m_axi_up_BUSER => up_BUSER,
        width_ap_vld => ap_const_logic_1,
        y_ap_vld => ap_const_logic_0,
        display_xsize_ap_vld => ap_const_logic_1,
        copy_ap_vld => ap_const_logic_1,
        update_ap_vld => ap_const_logic_1,
        ap_start => dataflow_in_loop_height_loop_U0_ap_start,
        ap_done => dataflow_in_loop_height_loop_U0_ap_done,
        ap_ready => dataflow_in_loop_height_loop_U0_ap_ready,
        ap_idle => dataflow_in_loop_height_loop_U0_ap_idle,
        ap_continue => dataflow_in_loop_height_loop_U0_ap_continue);





    loop_dataflow_input_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                loop_dataflow_input_count <= ap_const_lv32_0;
            else
                if ((not((loop_dataflow_input_count = bound_minus_1)) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_height_loop_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= std_logic_vector(unsigned(loop_dataflow_input_count) + unsigned(ap_const_lv32_1));
                elsif (((ap_start = ap_const_logic_1) and (loop_dataflow_input_count = bound_minus_1) and (dataflow_in_loop_height_loop_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= ap_const_lv32_0;
                end if; 
            end if;
        end if;
    end process;


    loop_dataflow_output_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                loop_dataflow_output_count <= ap_const_lv32_0;
            else
                if ((not((loop_dataflow_output_count = bound_minus_1)) and (dataflow_in_loop_height_loop_U0_ap_continue = ap_const_logic_1) and (dataflow_in_loop_height_loop_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= std_logic_vector(unsigned(loop_dataflow_output_count) + unsigned(ap_const_lv32_1));
                elsif (((loop_dataflow_output_count = bound_minus_1) and (dataflow_in_loop_height_loop_U0_ap_continue = ap_const_logic_1) and (dataflow_in_loop_height_loop_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= ap_const_lv32_0;
                end if; 
            end if;
        end if;
    end process;


    ap_done_assign_proc : process(dataflow_in_loop_height_loop_U0_ap_done, loop_dataflow_output_count, bound_minus_1)
    begin
        if (((loop_dataflow_output_count = bound_minus_1) and (dataflow_in_loop_height_loop_U0_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, dataflow_in_loop_height_loop_U0_ap_idle, loop_dataflow_output_count)
    begin
        if (((ap_start = ap_const_logic_0) and (loop_dataflow_output_count = ap_const_lv32_0) and (dataflow_in_loop_height_loop_U0_ap_idle = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, dataflow_in_loop_height_loop_U0_ap_ready, loop_dataflow_input_count, bound_minus_1)
    begin
        if (((ap_start = ap_const_logic_1) and (loop_dataflow_input_count = bound_minus_1) and (dataflow_in_loop_height_loop_U0_ap_ready = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= dataflow_in_loop_height_loop_U0_ap_done;
    ap_sync_ready <= dataflow_in_loop_height_loop_U0_ap_ready;
    bound_minus_1 <= std_logic_vector(unsigned(height) - unsigned(ap_const_lv32_1));
    dataflow_in_loop_height_loop_U0_ap_continue <= ap_const_logic_1;
    dataflow_in_loop_height_loop_U0_ap_start <= ap_start;
    dataflow_in_loop_height_loop_U0_start_full_n <= ap_const_logic_1;
    dataflow_in_loop_height_loop_U0_start_write <= ap_const_logic_0;
end behav;
