<map id="AMDGPUSubtarget.h" name="AMDGPUSubtarget.h">
<area shape="rect" id="node2" href="$AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="759,81,936,108"/>
<area shape="rect" id="node3" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="961,81,1145,108"/>
<area shape="rect" id="node9" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="1593,156,1725,182"/>
<area shape="rect" id="node13" href="$AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="1219,81,1398,108"/>
<area shape="rect" id="node14" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="1423,81,1624,108"/>
<area shape="rect" id="node15" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="1649,81,1835,108"/>
<area shape="rect" id="node16" href="$AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="1859,81,2059,108"/>
<area shape="rect" id="node17" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="2083,81,2254,108"/>
<area shape="rect" id="node18" href="$AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="2278,81,2467,108"/>
<area shape="rect" id="node19" href="$R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="2492,81,2685,108"/>
<area shape="rect" id="node20" href="$R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="2709,81,2913,108"/>
<area shape="rect" id="node21" href="$R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="2937,81,3141,108"/>
<area shape="rect" id="node22" href="$R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="3165,81,3375,108"/>
<area shape="rect" id="node23" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="3399,81,3559,108"/>
<area shape="rect" id="node24" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="3583,81,3781,108"/>
<area shape="rect" id="node25" href="$R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="3805,81,4042,108"/>
<area shape="rect" id="node26" href="$R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="4067,81,4212,108"/>
<area shape="rect" id="node27" href="$SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="4237,81,4391,108"/>
<area shape="rect" id="node28" href="$SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="4415,81,4565,108"/>
<area shape="rect" id="node29" href="$SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="4589,81,4719,108"/>
<area shape="rect" id="node30" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="4744,81,4884,108"/>
<area shape="rect" id="node31" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="4909,81,5079,108"/>
<area shape="rect" id="node32" href="$SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="5103,81,5255,108"/>
<area shape="rect" id="node33" href="$SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="5280,81,5471,108"/>
<area shape="rect" id="node34" href="$SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="5495,81,5685,108"/>
<area shape="rect" id="node35" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="5709,81,5844,108"/>
<area shape="rect" id="node36" href="$SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="5868,81,6043,108"/>
<area shape="rect" id="node4" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="5,156,164,182"/>
<area shape="rect" id="node5" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="189,156,375,182"/>
<area shape="rect" id="node6" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="399,156,581,182"/>
<area shape="rect" id="node7" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="605,156,804,182"/>
<area shape="rect" id="node8" href="$AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="829,156,1061,182"/>
<area shape="rect" id="node10" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="1085,156,1239,182"/>
<area shape="rect" id="node11" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1263,156,1375,182"/>
<area shape="rect" id="node12" href="$AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="1400,156,1569,182"/>
</map>
