# do Lab1Demo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:29 on Aug 25,2020
# vlog -work work Lab1Demo.vo 
# -- Compiling module square_object
# 
# Top level modules:
# 	square_object
# End time: 16:44:30 on Aug 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:30 on Aug 25,2020
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module square_object_vlg_vec_tst
# 
# Top level modules:
# 	square_object_vlg_vec_tst
# End time: 16:44:30 on Aug 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.square_object_vlg_vec_tst 
# Start time: 16:44:30 on Aug 25,2020
# Loading work.square_object_vlg_vec_tst
# Loading work.square_object
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3017) Waveform1.vwf.vt(43): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /square_object_vlg_vec_tst/i1 File: Lab1Demo.vo
# ** Warning: (vsim-3722) Waveform1.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) Lab1Demo.vo(7514): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /square_object_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) Lab1Demo.vo(7514): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) Lab1Demo.vo(7514): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) Lab1Demo.vo(7514): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) Lab1Demo.vo(7514): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) Lab1Demo.vo(7514): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) Lab1Demo.vo(7514): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) Lab1Demo.vo(7514): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 14054 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# ** Note: $finish    : Waveform1.vwf.vt(55)
#    Time: 1 us  Iteration: 0  Instance: /square_object_vlg_vec_tst
# End time: 16:44:32 on Aug 25,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 14
