#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 15 20:42:18 2017
# Process ID: 19412
# Current directory: E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1
# Command line: vivado.exe -log final_clock.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source final_clock.tcl -notrace
# Log file: E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock.vdi
# Journal file: E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source final_clock.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/Desktop/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:09:32 . Memory (MB): peak = 278.000 ; gain = 48.148
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_Ground_0_0/final_clock_Ground_0_0.dcp' for cell 'Ground_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_Ground_1_0/final_clock_Ground_1_0.dcp' for cell 'Ground_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_Ground_2_0/final_clock_Ground_2_0.dcp' for cell 'Ground_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_HIGH_0_0/final_clock_HIGH_0_0.dcp' for cell 'HIGH_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_HIGH_1_0/final_clock_HIGH_1_0.dcp' for cell 'HIGH_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_OR_0_0/final_clock_OR_0_0.dcp' for cell 'OR_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_alink_0_0/final_clock_alink_0_0.dcp' for cell 'alink_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_bcdTo7seg_0_0/final_clock_bcdTo7seg_0_0.dcp' for cell 'bcdTo7seg_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clk_div_0_0/final_clock_clk_div_0_0.dcp' for cell 'clk_div_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clk_div_1_0/final_clock_clk_div_1_0.dcp' for cell 'clk_div_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clk_div_2_0/final_clock_clk_div_2_0.dcp' for cell 'clk_div_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clk_div_3_0/final_clock_clk_div_3_0.dcp' for cell 'clk_div_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clock_chooser_0_0/final_clock_clock_chooser_0_0.dcp' for cell 'clock_chooser_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_0_0/final_clock_data_chooser_0_0.dcp' for cell 'data_chooser_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_1_0/final_clock_data_chooser_1_0.dcp' for cell 'data_chooser_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_2_0/final_clock_data_chooser_2_0.dcp' for cell 'data_chooser_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_3_0/final_clock_data_chooser_3_0.dcp' for cell 'data_chooser_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_4_0/final_clock_data_chooser_4_0.dcp' for cell 'data_chooser_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_day_generator_0_0/final_clock_day_generator_0_0.dcp' for cell 'day_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_decode138_0_0/final_clock_decode138_0_0.dcp' for cell 'decode138_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_decode138_1_0/final_clock_decode138_1_0.dcp' for cell 'decode138_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_five_or_0_0/final_clock_five_or_0_0.dcp' for cell 'five_or_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_hour_generator_0_0/final_clock_hour_generator_0_0.dcp' for cell 'hour_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_min_generator_0_0/final_clock_min_generator_0_0.dcp' for cell 'min_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_mon_generator_0_0/final_clock_mon_generator_0_0.dcp' for cell 'mon_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_one_or_0_0/final_clock_one_or_0_0.dcp' for cell 'one_or_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_sec_generator_0_0/final_clock_sec_generator_0_0.dcp' for cell 'sec_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_select_153_0_0/final_clock_select_153_0_0.dcp' for cell 'select_153_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_steper_0_0/final_clock_steper_0_0.dcp' for cell 'steper_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_steper_1_0/final_clock_steper_1_0.dcp' for cell 'steper_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_steper_3_0_0/final_clock_steper_3_0_0.dcp' for cell 'steper_3_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_tran_2_0_0/final_clock_tran_2_0_0.dcp' for cell 'tran_2_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_tran_2_1_0/final_clock_tran_2_1_0.dcp' for cell 'tran_2_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_tran_2_2_0/final_clock_tran_2_2_0.dcp' for cell 'tran_2_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_turn_3_0_0/final_clock_turn_3_0_0.dcp' for cell 'turn_3_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_turn_4_0_0/final_clock_turn_4_0_0.dcp' for cell 'turn_4_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_two_clk_0_0/final_clock_two_clk_0_0.dcp' for cell 'two_clk_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_year_generator_0_0/final_clock_year_generator_0_0.dcp' for cell 'year_generator_0'
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.srcs/constrs_1/new/final.xdc]
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.srcs/constrs_1/new/final.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 557.063 ; gain = 279.063
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.832 . Memory (MB): peak = 565.703 ; gain = 8.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fa7c9f11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.440 . Memory (MB): peak = 1070.027 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 124 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ec6b06d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.562 . Memory (MB): peak = 1070.027 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 13 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 124bcfb45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1070.027 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK_IBUF_BUFG_inst to drive 132 load(s) on clock net CLK_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 9e02f6f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.768 . Memory (MB): peak = 1070.027 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9e02f6f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.771 . Memory (MB): peak = 1070.027 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1070.027 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9e02f6f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.786 . Memory (MB): peak = 1070.027 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 130d4e921

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1070.027 ; gain = 0.000
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1070.027 ; gain = 512.965
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1070.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_opt.dcp' has been generated.
Command: report_drc -file final_clock_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CKLD-2] Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads: Clock net State_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): State_IBUF_inst/O
WARNING: [DRC CKLD-2] Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads: Clock net mode_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): mode_IBUF_inst/O
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1070.027 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bf86dc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1070.027 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15a27f7b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23cfbf26a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23cfbf26a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1070.027 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 23cfbf26a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1ea9aaf4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ea9aaf4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12f4837dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12be25c45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12be25c45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a1ecda44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a1ecda44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a1ecda44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a1ecda44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1a1ecda44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a1ecda44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a1ecda44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a01186ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a01186ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000
Ending Placer Task | Checksum: f4329e96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.027 ; gain = 0.000
80 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1070.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1070.027 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1070.027 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1070.027 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 74ff3414 ConstDB: 0 ShapeSum: 7f336a82 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 102fa23d0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1160.852 ; gain = 90.824

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 102fa23d0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1164.848 ; gain = 94.820

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 102fa23d0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1164.848 ; gain = 94.820
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 16bafda87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1170.102 ; gain = 100.074

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1201d7b3f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1170.102 ; gain = 100.074

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: d67c2072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1170.102 ; gain = 100.074
Phase 4 Rip-up And Reroute | Checksum: d67c2072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1170.102 ; gain = 100.074

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: d67c2072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1170.102 ; gain = 100.074

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: d67c2072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1170.102 ; gain = 100.074
Phase 6 Post Hold Fix | Checksum: d67c2072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1170.102 ; gain = 100.074

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0496691 %
  Global Horizontal Routing Utilization  = 0.054659 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: d67c2072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1170.102 ; gain = 100.074

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d67c2072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1171.039 ; gain = 101.012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14a255233

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1171.039 ; gain = 101.012
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1171.039 ; gain = 101.012

Routing Is Done.
88 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1171.039 ; gain = 101.012
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1171.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_routed.dcp' has been generated.
Command: report_drc -file final_clock_drc_routed.rpt -pb final_clock_drc_routed.pb -rpx final_clock_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file final_clock_methodology_drc_routed.rpt -rpx final_clock_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file final_clock_power_routed.rpt -pb final_clock_power_summary_routed.pb -rpx final_clock_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 20:53:26 2017...
