// Seed: 1992664591
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2
);
  wor  id_4;
  wire id_5;
  assign module_1.id_0 = 0;
  assign id_4 = 1 ? id_1 < -1 : id_4 ? -1'b0 : 1;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    inout  tri1 id_2,
    output tri  id_3
);
  tri0 id_5;
  assign id_5 = -1 == -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  always @(posedge id_1 or 1'h0) begin : LABEL_0
    wait (1);
  end
  wire id_6;
endmodule
