
---------- Begin Simulation Statistics ----------
final_tick                               2542113037500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   231917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.11                       # Real time elapsed on the host
host_tick_rate                              668260187                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200362                       # Number of instructions simulated
sim_ops                                       4200362                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012103                       # Number of seconds simulated
sim_ticks                                 12103192500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.055611                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  361185                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               668173                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2663                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            109466                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            978879                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27136                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          156502                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           129366                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1182396                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71117                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27262                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200362                       # Number of instructions committed
system.cpu.committedOps                       4200362                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.759684                       # CPI: cycles per instruction
system.cpu.discardedOps                        312936                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619177                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1478118                       # DTB hits
system.cpu.dtb.data_misses                       8349                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416831                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873557                       # DTB read hits
system.cpu.dtb.read_misses                       7465                       # DTB read misses
system.cpu.dtb.write_accesses                  202346                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604561                       # DTB write hits
system.cpu.dtb.write_misses                       884                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18245                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3688116                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1152389                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           685887                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17016494                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173621                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978448                       # ITB accesses
system.cpu.itb.fetch_acv                          378                       # ITB acv
system.cpu.itb.fetch_hits                      973554                       # ITB hits
system.cpu.itb.fetch_misses                      4894                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11156658000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8971500      0.07%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19868500      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               922120000      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12107618000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8166688000     67.45%     67.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3940930000     32.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24192756                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543938     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840388     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593280     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200362                       # Class of committed instruction
system.cpu.quiesceCycles                        13629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7176262                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317009                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22837453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22837453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22837453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22837453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117115.143590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117115.143590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117115.143590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117115.143590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13072489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13072489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13072489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13072489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67038.405128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67038.405128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67038.405128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67038.405128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22487956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22487956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117124.770833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117124.770833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12872992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12872992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67046.833333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67046.833333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.278464                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539631967000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.278464                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204904                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204904                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130269                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34898                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88275                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34508                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28958                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28958                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88865                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41298                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       265944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       265944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 476482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11333056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11333056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6718713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18063033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159536                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002714                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052027                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159103     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159536                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           832974039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378003250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          471194500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5683456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10179520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5683456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5683456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469583211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371477525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841060737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469583211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469583211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184535774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184535774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184535774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469583211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371477525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025596511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000214908750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7440                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7440                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412414                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113534                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122959                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122959                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10452                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2040                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5808                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2038116250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  743015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4824422500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13715.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32465.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81595                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.598957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.403516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.740874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34946     42.27%     42.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24689     29.86%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10070     12.18%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4796      5.80%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2329      2.82%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1486      1.80%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          937      1.13%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          598      0.72%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2826      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82677                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.971505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.382084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.430422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1318     17.72%     17.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5628     75.65%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.13%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.08%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.55%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7440                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6621     88.99%     88.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              113      1.52%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              471      6.33%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      2.10%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      0.98%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7440                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9510592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7736768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10179520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7869376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12103187500                       # Total gap between requests
system.mem_ctrls.avgGap                      42916.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5047488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4463104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7736768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417037736.117970526218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368754277.022364139557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639233656.739740371704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122959                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2568206500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256216000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297414146750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28919.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32116.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2418807.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318565380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169306335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567387240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313591500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     955150560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5285155710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196968480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7806125205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.964145                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    459876750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11239275750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271812660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144452880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           493638180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317438640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     955150560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5220039480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        251803200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7654335600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.422859                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    600515250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11098637250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1008453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12095992500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1688440                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1688440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1688440                       # number of overall hits
system.cpu.icache.overall_hits::total         1688440                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88866                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88866                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88866                       # number of overall misses
system.cpu.icache.overall_misses::total         88866                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5475285000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5475285000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5475285000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5475285000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1777306                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1777306                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1777306                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1777306                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61612.821552                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61612.821552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61612.821552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61612.821552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88275                       # number of writebacks
system.cpu.icache.writebacks::total             88275                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88866                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88866                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88866                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88866                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5386420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5386420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5386420000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5386420000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60612.832804                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60612.832804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60612.832804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60612.832804                       # average overall mshr miss latency
system.cpu.icache.replacements                  88275                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1688440                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1688440                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88866                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88866                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5475285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5475285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1777306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1777306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61612.821552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61612.821552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88866                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88866                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5386420000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5386420000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60612.832804                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60612.832804                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838683                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1748987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.795446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838683                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3643477                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3643477                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335161                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335161                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335161                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105961                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105961                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105961                       # number of overall misses
system.cpu.dcache.overall_misses::total        105961                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791593000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791593000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791593000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791593000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441122                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441122                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441122                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441122                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073527                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073527                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073527                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073527                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64095.214277                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64095.214277                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64095.214277                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64095.214277                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34722                       # number of writebacks
system.cpu.dcache.writebacks::total             34722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36588                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36588                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69373                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69373                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417170000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417170000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048138                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048138                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048138                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63672.754530                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63672.754530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63672.754530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63672.754530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69227                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321699000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321699000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67037.315843                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67037.315843                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66827.731300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66827.731300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3469894000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3469894000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61510.946447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61510.946447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717196000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717196000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59272.928101                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59272.928101                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62782500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62782500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70148.044693                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70148.044693                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61887500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61887500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69148.044693                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69148.044693                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542113037500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.348057                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396783                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.176853                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.348057                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997107                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2628064913500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 322036                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   322035                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   183.19                       # Real time elapsed on the host
host_tick_rate                              456698174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58992983                       # Number of instructions simulated
sim_ops                                      58992983                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083662                       # Number of seconds simulated
sim_ticks                                 83661567000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.506136                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5912020                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8757752                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1238                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            756706                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8365967                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             179570                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          387021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           207451                       # Number of indirect misses.
system.cpu.branchPred.lookups                10663007                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  414230                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35977                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54053352                       # Number of instructions committed
system.cpu.committedOps                      54053352                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.093430                       # CPI: cycles per instruction
system.cpu.discardedOps                       1264714                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15178312                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15713457                       # DTB hits
system.cpu.dtb.data_misses                       5579                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10707533                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11030202                       # DTB read hits
system.cpu.dtb.read_misses                       5310                       # DTB read misses
system.cpu.dtb.write_accesses                 4470779                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4683255                       # DTB write hits
system.cpu.dtb.write_misses                       269                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123634                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           39087043                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11961493                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4998331                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        92095645                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.323266                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18706869                       # ITB accesses
system.cpu.itb.fetch_acv                           86                       # ITB acv
system.cpu.itb.fetch_hits                    18705779                       # ITB hits
system.cpu.itb.fetch_misses                      1090                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4992      9.78%     10.05% # number of callpals executed
system.cpu.kern.callpal::rdps                     305      0.60%     10.65% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.65% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.65% # number of callpals executed
system.cpu.kern.callpal::rti                      395      0.77%     11.43% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.65% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.65% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.34%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51051                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52698                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1927     34.97%     34.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      86      1.56%     37.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3460     62.79%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5510                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1925     48.45%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       86      2.16%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1925     48.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3973                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              80867296500     96.66%     96.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                60793000      0.07%     96.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                96066000      0.11%     96.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2640045500      3.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          83664201000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998962                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.556358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.721053                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 352                      
system.cpu.kern.mode_good::user                   352                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               526                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 352                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.669202                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.801822                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6657231000      7.96%      7.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          77006970000     92.04%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        167210251                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897392      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37605178     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28398      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606962     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550133      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85042      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54053352                       # Class of committed instruction
system.cpu.quiesceCycles                       112883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        75114606                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1321665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2643227                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1839981901                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1839981901                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1839981901                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1839981901                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117992.939656                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117992.939656                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117992.939656                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117992.939656                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           214                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    42.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1059388733                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1059388733                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1059388733                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1059388733                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67935.663268                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67935.663268                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67935.663268                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67935.663268                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1835131426                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1835131426                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117999.705890                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117999.705890                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1056638258                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1056638258                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67942.274820                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67942.274820                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1294705                       # Transaction distribution
system.membus.trans_dist::WriteReq                738                       # Transaction distribution
system.membus.trans_dist::WriteResp               738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31571                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1274780                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12097                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12097                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1274781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19164                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3824342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3824342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3952160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    163171904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    163171904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3023168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3026219                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167193451                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1323102                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000113                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010611                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1322953     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1323102                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2588500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8032319601                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170275500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6517903750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       81585984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1997952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83583936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     81585984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      81585984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2020544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2020544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1274781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1305999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31571                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31571                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         975190723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23881360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             999072083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    975190723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        975190723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24151400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24151400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24151400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        975190723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23881360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023223483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1010668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    483219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000088985750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        58062                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        58062                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2267732                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             955733                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1305999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1306317                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1305999                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1306317                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 792211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                295649                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            142615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            284210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            410258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            147825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4712                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6367237250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2568940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16000762250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12392.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31142.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        65                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   406591                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  905299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1305999                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1306317                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  504739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  58060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  58041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    267                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.974508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   318.609672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.429473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34010     16.00%     16.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39325     18.50%     34.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26460     12.45%     46.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21610     10.17%     57.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20673      9.72%     66.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19265      9.06%     75.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12845      6.04%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6159      2.90%     84.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32230     15.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212577                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        58062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.849006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.315436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          52315     90.10%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5587      9.62%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           107      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            28      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            10      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         58062                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        58062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.406824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.336872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.589769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29265     50.40%     50.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1435      2.47%     52.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10197     17.56%     70.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10315     17.77%     88.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6100     10.51%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              433      0.75%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              125      0.22%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               74      0.13%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               54      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         58062                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32882432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50701504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64683200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83583936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83604288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       393.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       773.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    999.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    999.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83661567000                       # Total gap between requests
system.mem_ctrls.avgGap                      32025.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30926016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1956416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64683200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 369656188.725224316120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23384883.527223438025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 773153101.471312284470                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1274781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1306317                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14965094250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1035668000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2043276169750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11739.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33175.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1564150.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            252170520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            134009040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401317980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          283305060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6604306800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8145950940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25267920960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41088981300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.133298                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65610595250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2793700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15261509500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1265886300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            672815550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3267549600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4992752520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6604306800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37423033650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        613535520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54839879940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.496686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1287066250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2793700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79585038500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16290                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16290                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3051                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998715                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               367500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2260000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81174901                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1151000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              931500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               93000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     85891876000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17993509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17993509                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17993509                       # number of overall hits
system.cpu.icache.overall_hits::total        17993509                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1274781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1274781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1274781                       # number of overall misses
system.cpu.icache.overall_misses::total       1274781                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49858322000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49858322000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49858322000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49858322000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19268290                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19268290                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19268290                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19268290                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066160                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066160                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066160                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066160                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39111.284213                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39111.284213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39111.284213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39111.284213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1274780                       # number of writebacks
system.cpu.icache.writebacks::total           1274780                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1274781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1274781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1274781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1274781                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48583541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48583541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48583541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48583541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066160                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066160                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066160                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066160                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38111.284213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38111.284213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38111.284213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38111.284213                       # average overall mshr miss latency
system.cpu.icache.replacements                1274780                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17993509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17993509                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1274781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1274781                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49858322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49858322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19268290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19268290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066160                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066160                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39111.284213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39111.284213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1274781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1274781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48583541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48583541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38111.284213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38111.284213                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19304184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1274780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.143149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39811361                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39811361                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15566371                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15566371                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15566371                       # number of overall hits
system.cpu.dcache.overall_hits::total        15566371                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42032                       # number of overall misses
system.cpu.dcache.overall_misses::total         42032                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2722403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2722403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2722403500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2722403500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15608403                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15608403                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15608403                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15608403                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002693                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64769.782547                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64769.782547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64769.782547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64769.782547                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16019                       # number of writebacks
system.cpu.dcache.writebacks::total             16019                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11197                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11197                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1992038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1992038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1992038000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1992038000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149858000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149858000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001976                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001976                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64603.145776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64603.145776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64603.145776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64603.145776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99971.981321                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99971.981321                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31185                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10951021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10951021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1414453000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1414453000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10971492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10971492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69095.452103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69095.452103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1278835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1278835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149858000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149858000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68277.362520                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68277.362520                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196922.470434                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196922.470434                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1307950500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1307950500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60662.793933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60662.793933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    713203000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    713203000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58918.050392                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58918.050392                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13874                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13874                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30193000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30193000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027682                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027682                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76437.974684                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76437.974684                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          393                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          393                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29694500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29694500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027542                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027542                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75558.524173                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75558.524173                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85951876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939758                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15617678                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.277981                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939758                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          973                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31304796                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31304796                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3022907278500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 285769                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   285769                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1593.33                       # Real time elapsed on the host
host_tick_rate                              247808844                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   455325567                       # Number of instructions simulated
sim_ops                                     455325567                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394842                       # Number of seconds simulated
sim_ticks                                394842365000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             25.426034                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19963710                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             78516808                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3227861                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6338315                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          99604237                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7703616                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42156232                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         34452616                       # Number of indirect misses.
system.cpu.branchPred.lookups               124428235                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8644035                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       462092                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   396332584                       # Number of instructions committed
system.cpu.committedOps                     396332584                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.992480                       # CPI: cycles per instruction
system.cpu.discardedOps                      35488002                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 40041248                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    131350712                       # DTB hits
system.cpu.dtb.data_misses                     184879                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 28715171                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     79252520                       # DTB read hits
system.cpu.dtb.read_misses                     184867                       # DTB read misses
system.cpu.dtb.write_accesses                11326077                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    52098192                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            64017618                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          326243771                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          93550004                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         76499499                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        55237466                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.501887                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               136928323                       # ITB accesses
system.cpu.itb.fetch_acv                       848471                       # ITB acv
system.cpu.itb.fetch_hits                   136928276                       # ITB hits
system.cpu.itb.fetch_misses                        47                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1115494     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     812      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                  1109506     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1109096     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               99038      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3433954                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3434450                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1110741     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     404      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1114259     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2225404                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1110741     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      404      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1110741     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2221886                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             324237253000     82.12%     82.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               291161500      0.07%     82.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             70314064000     17.81%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         394842478500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996843                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998419                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1109382                      
system.cpu.kern.mode_good::user               1109382                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1109514                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1109382                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999881                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999941                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       181534262500     45.98%     45.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         213308216000     54.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        789684730                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17874837      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               173800479     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3697      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              33377800      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4275848      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4770171      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12823500      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                873065      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               187033      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               54813229     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              44630324     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          20227658      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7468553      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             21206390      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                396332584                       # Class of committed instruction
system.cpu.tickCycles                       734447264                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       727256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1454514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             709854                       # Transaction distribution
system.membus.trans_dist::WriteReq                404                       # Transaction distribution
system.membus.trans_dist::WriteResp               404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19816                       # Transaction distribution
system.membus.trans_dist::WritebackClean       598202                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109239                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17403                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17403                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         598202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        111652                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1794606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1794606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       387165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       387973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2182579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     76569856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     76569856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9527744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9530976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86100832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            727661                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001658                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  727659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              727661                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1010000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4075598000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          697833000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3002509499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       38284928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8259520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46544448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     38284928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      38284928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1268224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1268224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          598202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          129055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              727257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19816                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19816                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          96962564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20918525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             117881089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     96962564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96962564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3211975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3211975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3211975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         96962564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20918525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121093065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     59040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     31168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    124224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001946711750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3538                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3538                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1025643                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              55563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      727257                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     618017                       # Number of write requests accepted
system.mem_ctrls.readBursts                    727257                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   618017                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 571865                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                558977                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1673                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2523956500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  776960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5437556500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16242.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34992.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   41730                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                727257                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               618017                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  122868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       124901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    109.880305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.510635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   106.138992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        92585     74.13%     74.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19187     15.36%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8837      7.08%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2179      1.74%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1050      0.84%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          513      0.41%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          240      0.19%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           99      0.08%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          211      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       124901                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.897117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.646844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.294819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1006     28.43%     28.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1244     35.16%     63.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           208      5.88%     69.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           216      6.11%     75.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           219      6.19%     81.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           159      4.49%     86.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          128      3.62%     89.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           95      2.69%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           76      2.15%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           63      1.78%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           49      1.38%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           21      0.59%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           20      0.57%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           15      0.42%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           10      0.28%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.03%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            5      0.14%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            3      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3538                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.684568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.653058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2411     68.15%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      1.55%     69.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              891     25.18%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              139      3.93%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      1.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3538                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9945088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                36599360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3777920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46544448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39553088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    117.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394841641000                       # Total gap between requests
system.mem_ctrls.avgGap                     293502.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1994752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7950336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3777920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5052021.203449129127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20135468.492597039789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9568172.858046781272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       598202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       129055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       618017                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1043600500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4393956000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9812963881250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1744.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34047.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15878145.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            556591560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            295858200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           630190680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          193468860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31168394400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60438196680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     100724144640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       194006845020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.352657                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 261193705250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13184600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 120464059750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            335123040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            178141095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           479308200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          114667740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31168394400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      44042872860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     114530733120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       190849240455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.355530                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 297307096000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13184600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  84350669000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 404                       # Transaction distribution
system.iobus.trans_dist::WriteResp                404                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1010000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              404000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    394842365000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    177262829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        177262829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    177262829                       # number of overall hits
system.cpu.icache.overall_hits::total       177262829                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       598201                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         598201                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       598201                       # number of overall misses
system.cpu.icache.overall_misses::total        598201                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14720225000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14720225000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14720225000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14720225000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    177861030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    177861030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    177861030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    177861030                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003363                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003363                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003363                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003363                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24607.489790                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24607.489790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24607.489790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24607.489790                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       598202                       # number of writebacks
system.cpu.icache.writebacks::total            598202                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       598201                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       598201                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       598201                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       598201                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14122023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14122023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14122023000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14122023000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23607.488119                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23607.488119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23607.488119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23607.488119                       # average overall mshr miss latency
system.cpu.icache.replacements                 598202                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    177262829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       177262829                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       598201                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        598201                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14720225000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14720225000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    177861030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    177861030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003363                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003363                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24607.489790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24607.489790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       598201                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       598201                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14122023000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14122023000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23607.488119                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23607.488119                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           177876949                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            598714                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            297.098362                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         356320262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        356320262                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    128715678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        128715678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    128715678                       # number of overall hits
system.cpu.dcache.overall_hits::total       128715678                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       133637                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         133637                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       133637                       # number of overall misses
system.cpu.dcache.overall_misses::total        133637                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8738424500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8738424500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8738424500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8738424500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    128849315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    128849315                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    128849315                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    128849315                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65389.259711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65389.259711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65389.259711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65389.259711                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19816                       # number of writebacks
system.cpu.dcache.writebacks::total             19816                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       128847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       128847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       128847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       128847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          404                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          404                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8461749500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8461749500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8461749500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8461749500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65672.848417                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65672.848417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65672.848417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65672.848417                       # average overall mshr miss latency
system.cpu.dcache.replacements                 129055                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     77752256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77752256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       111493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        111493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7601131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7601131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     77863749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77863749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68175.858574                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68175.858574                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       111444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       111444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7485046500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7485046500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67164.194573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67164.194573                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50963422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50963422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1137293500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1137293500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50985566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50985566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51358.991149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51358.991149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4741                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4741                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          404                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          404                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    976703000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    976703000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56122.679998                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56122.679998                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2368                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2368                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          208                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16764000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16764000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80596.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80596.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          208                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          208                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16556000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16556000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080745                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080745                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79596.153846                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79596.153846                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2576                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2576                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2576                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2576                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 394842365000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           128890904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            130079                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            990.866350                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          645                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         257837989                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        257837989                       # Number of data accesses

---------- End Simulation Statistics   ----------
