## 2024.2_v1.1.1
* Adjust PS reference clock frequency to remove rounding errors
* Removed ME-XU61-2EG-L1I4524-D11 and ME-XU61-4CG-1E4524-D11 product models
* Configure TPM reset MIO polarity and disable pullup/pulldown
* Remove component declarations for components provided by the unisim library

## 2024.1_v1.0.1
* Add CLK_REF, CLK_REF1, CLK_REF2 and CLK_USR IOBUFDS instances to top level VHDL
* Refactor documentation
* Allow setting of a custom Vivado project directory
* Connected the System Management Wizard interrupt to the PS
* Add gigabit transceivers to pinout file
* Removed ME-XU61-2CG-1E-D9-NU, ME-XU61-2CG-1I-D9-NU, ME-XU61-2EG-1I-D9-NU, ME-XU61-2EG-L1I4524-D9-NU, ME-XU61-2EG-L1I4524-D11-NU and ME-XU61-5CG-1E-D11 product models

## 2022.1_v1.0.0
  * First Release
