{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661118795505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661118795505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 18:53:15 2022 " "Processing started: Sun Aug 21 18:53:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661118795505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118795505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118795505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661118795757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661118795757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g2_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g2_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g2_4bits " "Found entity 1: g2_4bits" {  } { { "g2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/g2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod_4bits " "Found entity 1: decod_4bits" {  } { { "decod_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decod_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_nerfado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_nerfado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_nerfado " "Found entity 1: decodificador_nerfado" {  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blah.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blah.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blah " "Found entity 1: blah" {  } { { "blah.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/blah.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2_4bits " "Found entity 1: b2_4bits" {  } { { "b2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/b2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a2_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a2_4bits " "Found entity 1: a2_4bits" {  } { { "a2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/a2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a1_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a1_4bits " "Found entity 1: a1_4bits" {  } { { "a1_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/a1_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g2 " "Found entity 1: g2" {  } { { "g2.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/g2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g1 " "Found entity 1: g1" {  } { { "g1.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/g1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f2 " "Found entity 1: f2" {  } { { "f2.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/f2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f1 " "Found entity 1: f1" {  } { { "f1.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/f1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file e2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 e2 " "Found entity 1: e2" {  } { { "e2.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/e2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file e1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 e1 " "Found entity 1: e1" {  } { { "e1.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/e1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118802999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118802999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2 " "Found entity 1: d2" {  } { { "d2.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/d2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d1 " "Found entity 1: d1" {  } { { "d1.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/d1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c2 " "Found entity 1: c2" {  } { { "c2.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/c2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c1 " "Found entity 1: c1" {  } { { "c1.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/c1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2 " "Found entity 1: b2" {  } { { "b2.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/b2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a2 " "Found entity 1: a2" {  } { { "a2.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/a2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a1 " "Found entity 1: a1" {  } { { "a1.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/a1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_da_dor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_da_dor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_da_dor " "Found entity 1: decodificador_da_dor" {  } { { "decodificador_da_dor.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_entradas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file all_entradas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 all_entradas " "Found entity 1: all_entradas" {  } { { "all_entradas.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/all_entradas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorzero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparadorzero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparadorZero " "Found entity 1: comparadorZero" {  } { { "comparadorZero.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorZero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorsinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparadorsinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparadorSinal " "Found entity 1: comparadorSinal" {  } { { "comparadorSinal.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorSinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormenor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparadormenor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparadorMenor " "Found entity 1: comparadorMenor" {  } { { "comparadorMenor.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorMenor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormaior.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparadormaior.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparadorMaior " "Found entity 1: comparadorMaior" {  } { { "comparadorMaior.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorMaior.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorigual.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparadorigual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparadorIgual " "Found entity 1: comparadorIgual" {  } { { "comparadorIgual.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorIgual.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xor_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_5bits " "Found entity 1: xor_5bits" {  } { { "xor_5bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/xor_5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_5bits " "Found entity 1: and_5bits" {  } { { "and_5bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/and_5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3s_3e_5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_3s_3e_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3S_3E_5bits " "Found entity 1: MUX_3S_3E_5bits" {  } { { "MUX_3S_3E_5bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/MUX_3S_3E_5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2s_2e_5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2s_2e_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2S_2E_5bits " "Found entity 1: MUX_2S_2E_5bits" {  } { { "MUX_2S_2E_5bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/MUX_2S_2E_5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtrator " "Found entity 1: Subtrator" {  } { { "Subtrator.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementoa2_5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complementoa2_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComplementoA2_5bits " "Found entity 1: ComplementoA2_5bits" {  } { { "ComplementoA2_5bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/ComplementoA2_5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_5bits " "Found entity 1: MUX_5bits" {  } { { "MUX_5bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/MUX_5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4bits " "Found entity 1: MUX_4bits" {  } { { "MUX_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/MUX_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementoa2_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complementoa2_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComplementoA2_4bits " "Found entity 1: ComplementoA2_4bits" {  } { { "ComplementoA2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/ComplementoA2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_supremo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_supremo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Somador_Supremo " "Found entity 1: Somador_Supremo" {  } { { "Somador_Supremo.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Somador_Supremo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorfull.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparadorfull.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparadorFull " "Found entity 1: comparadorFull" {  } { { "comparadorFull.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorFull.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_4_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma_4_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Soma_4_bits " "Found entity 1: Soma_4_bits" {  } { { "Soma_4_bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Soma_4_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor " "Found entity 1: Seletor" {  } { { "Seletor.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Seletor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2s_2e_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2s_2e_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2S_2E_1bit " "Found entity 1: MUX_2S_2E_1bit" {  } { { "MUX_2S_2E_1bit.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/MUX_2S_2E_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_status_sinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_status_sinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_Status_Sinal " "Found entity 1: MUX_Status_Sinal" {  } { { "MUX_Status_Sinal.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/MUX_Status_Sinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_cmp2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modulo_cmp2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo_Cmp2 " "Found entity 1: Modulo_Cmp2" {  } { { "Modulo_Cmp2.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Modulo_Cmp2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito_Completo " "Found entity 1: Circuito_Completo" {  } { { "Circuito_Completo.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_entradas_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file all_entradas_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 all_entradas_4bits " "Found entity 1: all_entradas_4bits" {  } { { "all_entradas_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/all_entradas_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c2_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c2_4bits " "Found entity 1: c2_4bits" {  } { { "c2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/c2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2_4bits " "Found entity 1: d2_4bits" {  } { { "d2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/d2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f2_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f2_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f2_4bits " "Found entity 1: f2_4bits" {  } { { "f2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/f2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e2_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file e2_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 e2_4bits " "Found entity 1: e2_4bits" {  } { { "e2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/e2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661118803122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118803122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuito_Completo " "Elaborating entity \"Circuito_Completo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661118803148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Status_Sinal MUX_Status_Sinal:inst18 " "Elaborating entity \"MUX_Status_Sinal\" for hierarchy \"MUX_Status_Sinal:inst18\"" {  } { { "Circuito_Completo.bdf" "inst18" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 408 904 1088 600 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorMaior comparadorMaior:inst7 " "Elaborating entity \"comparadorMaior\" for hierarchy \"comparadorMaior:inst7\"" {  } { { "Circuito_Completo.bdf" "inst7" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 272 264 392 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803163 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "comparadorMaior.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorMaior.bdf" { { 296 176 208 328 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1661118803164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorSinal comparadorMaior:inst7\|comparadorSinal:instar " "Elaborating entity \"comparadorSinal\" for hierarchy \"comparadorMaior:inst7\|comparadorSinal:instar\"" {  } { { "comparadorMaior.bdf" "instar" { Schematic "C:/Users/enior/Desktop/sd/comparadorMaior.bdf" { { 104 160 328 232 "instar" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorFull comparadorMaior:inst7\|comparadorFull:inster " "Elaborating entity \"comparadorFull\" for hierarchy \"comparadorMaior:inst7\|comparadorFull:inster\"" {  } { { "comparadorMaior.bdf" "inster" { Schematic "C:/Users/enior/Desktop/sd/comparadorMaior.bdf" { { 304 224 320 472 "inster" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparadorMaior:inst7\|comparadorFull:inster\|comparador:inst3 " "Elaborating entity \"comparador\" for hierarchy \"comparadorMaior:inst7\|comparadorFull:inster\|comparador:inst3\"" {  } { { "comparadorFull.bdf" "inst3" { Schematic "C:/Users/enior/Desktop/sd/comparadorFull.bdf" { { 136 712 840 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorMenor comparadorMenor:inst8 " "Elaborating entity \"comparadorMenor\" for hierarchy \"comparadorMenor:inst8\"" {  } { { "Circuito_Completo.bdf" "inst8" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 408 264 392 536 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803168 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "comparadorMenor.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorMenor.bdf" { { 336 320 352 368 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1661118803168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorIgual comparadorIgual:inst1 " "Elaborating entity \"comparadorIgual\" for hierarchy \"comparadorIgual:inst1\"" {  } { { "Circuito_Completo.bdf" "inst1" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 136 264 392 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803170 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "comparadorIgual.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorIgual.bdf" { { 368 480 512 400 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1661118803170 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "comparadorIgual.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/comparadorIgual.bdf" { { 376 632 664 408 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1661118803170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorZero comparadorIgual:inst1\|comparadorZero:inst10 " "Elaborating entity \"comparadorZero\" for hierarchy \"comparadorIgual:inst1\|comparadorZero:inst10\"" {  } { { "comparadorIgual.bdf" "inst10" { Schematic "C:/Users/enior/Desktop/sd/comparadorIgual.bdf" { { 384 1000 1128 480 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2S_2E_1bit MUX_2S_2E_1bit:inst17 " "Elaborating entity \"MUX_2S_2E_1bit\" for hierarchy \"MUX_2S_2E_1bit:inst17\"" {  } { { "Circuito_Completo.bdf" "inst17" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 248 696 840 376 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Supremo Somador_Supremo:instagram " "Elaborating entity \"Somador_Supremo\" for hierarchy \"Somador_Supremo:instagram\"" {  } { { "Circuito_Completo.bdf" "instagram" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { -240 264 400 -112 "instagram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5bits Somador_Supremo:instagram\|MUX_5bits:inst16 " "Elaborating entity \"MUX_5bits\" for hierarchy \"Somador_Supremo:instagram\|MUX_5bits:inst16\"" {  } { { "Somador_Supremo.bdf" "inst16" { Schematic "C:/Users/enior/Desktop/sd/Somador_Supremo.bdf" { { 48 1568 1768 144 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soma_4_bits Somador_Supremo:instagram\|Soma_4_bits:inst37 " "Elaborating entity \"Soma_4_bits\" for hierarchy \"Somador_Supremo:instagram\|Soma_4_bits:inst37\"" {  } { { "Somador_Supremo.bdf" "inst37" { Schematic "C:/Users/enior/Desktop/sd/Somador_Supremo.bdf" { { 80 1040 1200 176 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Somador_Supremo:instagram\|Soma_4_bits:inst37\|FullAdder:inst3 " "Elaborating entity \"FullAdder\" for hierarchy \"Somador_Supremo:instagram\|Soma_4_bits:inst37\|FullAdder:inst3\"" {  } { { "Soma_4_bits.bdf" "inst3" { Schematic "C:/Users/enior/Desktop/sd/Soma_4_bits.bdf" { { 576 632 800 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4bits Somador_Supremo:instagram\|MUX_4bits:inst10 " "Elaborating entity \"MUX_4bits\" for hierarchy \"Somador_Supremo:instagram\|MUX_4bits:inst10\"" {  } { { "Somador_Supremo.bdf" "inst10" { Schematic "C:/Users/enior/Desktop/sd/Somador_Supremo.bdf" { { -80 808 1008 16 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComplementoA2_4bits Somador_Supremo:instagram\|ComplementoA2_4bits:inst " "Elaborating entity \"ComplementoA2_4bits\" for hierarchy \"Somador_Supremo:instagram\|ComplementoA2_4bits:inst\"" {  } { { "Somador_Supremo.bdf" "inst" { Schematic "C:/Users/enior/Desktop/sd/Somador_Supremo.bdf" { { -64 560 688 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComplementoA2_5bits Somador_Supremo:instagram\|ComplementoA2_5bits:inst44 " "Elaborating entity \"ComplementoA2_5bits\" for hierarchy \"Somador_Supremo:instagram\|ComplementoA2_5bits:inst44\"" {  } { { "Somador_Supremo.bdf" "inst44" { Schematic "C:/Users/enior/Desktop/sd/Somador_Supremo.bdf" { { 80 1344 1496 176 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor Seletor:inst " "Elaborating entity \"Seletor\" for hierarchy \"Seletor:inst\"" {  } { { "Circuito_Completo.bdf" "inst" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 872 -304 -168 1064 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator Subtrator:inst4 " "Elaborating entity \"Subtrator\" for hierarchy \"Subtrator:inst4\"" {  } { { "Circuito_Completo.bdf" "inst4" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { -104 264 400 24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_nerfado decodificador_nerfado:inst2 " "Elaborating entity \"decodificador_nerfado\" for hierarchy \"decodificador_nerfado:inst2\"" {  } { { "Circuito_Completo.bdf" "inst2" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { -528 -312 -136 -240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803186 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "c2 " "Found inconsistent dimensions for element \"c2\"" {  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 648 904 1016 744 "inst11" "" } { 648 904 1016 744 "inst11" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803187 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C2 " "Converted elements in bus name \"C2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C2\[3..0\] C23..0 " "Converted element name(s) from \"C2\[3..0\]\" to \"C23..0\"" {  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 648 904 1016 744 "inst11" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1661118803187 ""}  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 648 904 1016 744 "inst11" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1661118803187 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "d2 " "Found inconsistent dimensions for element \"d2\"" {  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 760 904 1024 856 "inst12" "" } { 760 904 1024 856 "inst12" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803187 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "D2 " "Converted elements in bus name \"D2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D2\[3..0\] D23..0 " "Converted element name(s) from \"D2\[3..0\]\" to \"D23..0\"" {  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 760 904 1024 856 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1661118803187 ""}  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 760 904 1024 856 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1661118803187 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "e2 " "Found inconsistent dimensions for element \"e2\"" {  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 864 904 1016 960 "inst13" "" } { 864 904 1016 960 "inst13" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803187 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "E2 " "Converted elements in bus name \"E2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "E2\[3..0\] E23..0 " "Converted element name(s) from \"E2\[3..0\]\" to \"E23..0\"" {  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 864 904 1016 960 "inst13" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1661118803187 ""}  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 864 904 1016 960 "inst13" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1661118803187 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "f2 " "Found inconsistent dimensions for element \"f2\"" {  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 960 904 1016 1056 "inst14" "" } { 960 904 1016 1056 "inst14" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803187 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "F2 " "Converted elements in bus name \"F2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F2\[3..0\] F23..0 " "Converted element name(s) from \"F2\[3..0\]\" to \"F23..0\"" {  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 960 904 1016 1056 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1661118803187 ""}  } { { "decodificador_nerfado.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 960 904 1016 1056 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1661118803187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a1_4bits decodificador_nerfado:inst2\|a1_4bits:inst " "Elaborating entity \"a1_4bits\" for hierarchy \"decodificador_nerfado:inst2\|a1_4bits:inst\"" {  } { { "decodificador_nerfado.bdf" "inst" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { -704 872 1048 -608 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_entradas_4bits decodificador_nerfado:inst2\|a1_4bits:inst\|all_entradas_4bits:inst " "Elaborating entity \"all_entradas_4bits\" for hierarchy \"decodificador_nerfado:inst2\|a1_4bits:inst\|all_entradas_4bits:inst\"" {  } { { "a1_4bits.bdf" "inst" { Schematic "C:/Users/enior/Desktop/sd/a1_4bits.bdf" { { 248 720 856 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2_4bits decodificador_nerfado:inst2\|a2_4bits:inst9 " "Elaborating entity \"a2_4bits\" for hierarchy \"decodificador_nerfado:inst2\|a2_4bits:inst9\"" {  } { { "decodificador_nerfado.bdf" "inst9" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 352 896 1072 448 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2_4bits decodificador_nerfado:inst2\|b2_4bits:inst10 " "Elaborating entity \"b2_4bits\" for hierarchy \"decodificador_nerfado:inst2\|b2_4bits:inst10\"" {  } { { "decodificador_nerfado.bdf" "inst10" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 512 904 1080 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c2_4bits decodificador_nerfado:inst2\|c2_4bits:inst11 " "Elaborating entity \"c2_4bits\" for hierarchy \"decodificador_nerfado:inst2\|c2_4bits:inst11\"" {  } { { "decodificador_nerfado.bdf" "inst11" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 648 904 1016 744 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803194 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "c2 " "Found inconsistent dimensions for element \"c2\"" {  } { { "c2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/c2_4bits.bdf" { { 72 64 232 88 "C2\[3..0\]" "" } { 376 464 480 552 "c2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803195 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C2 " "Converted elements in bus name \"C2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C2\[3..0\] C23..0 " "Converted element name(s) from \"C2\[3..0\]\" to \"C23..0\"" {  } { { "c2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/c2_4bits.bdf" { { 72 64 232 88 "C2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1661118803195 ""}  } { { "c2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/c2_4bits.bdf" { { 72 64 232 88 "C2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1661118803195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d2_4bits decodificador_nerfado:inst2\|d2_4bits:inst12 " "Elaborating entity \"d2_4bits\" for hierarchy \"decodificador_nerfado:inst2\|d2_4bits:inst12\"" {  } { { "decodificador_nerfado.bdf" "inst12" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 760 904 1024 856 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803195 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "d2 " "Found inconsistent dimensions for element \"d2\"" {  } { { "d2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/d2_4bits.bdf" { { 72 64 232 88 "D2\[3..0\]" "" } { 432 544 560 608 "d2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "D2 " "Converted elements in bus name \"D2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D2\[3..0\] D23..0 " "Converted element name(s) from \"D2\[3..0\]\" to \"D23..0\"" {  } { { "d2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/d2_4bits.bdf" { { 72 64 232 88 "D2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1661118803196 ""}  } { { "d2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/d2_4bits.bdf" { { 72 64 232 88 "D2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1661118803196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e2_4bits decodificador_nerfado:inst2\|e2_4bits:inst13 " "Elaborating entity \"e2_4bits\" for hierarchy \"decodificador_nerfado:inst2\|e2_4bits:inst13\"" {  } { { "decodificador_nerfado.bdf" "inst13" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 864 904 1016 960 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803196 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "e2 " "Found inconsistent dimensions for element \"e2\"" {  } { { "e2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/e2_4bits.bdf" { { 72 64 232 88 "E2\[3..0\]" "" } { 376 464 480 552 "e2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803197 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "E2 " "Converted elements in bus name \"E2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "E2\[3..0\] E23..0 " "Converted element name(s) from \"E2\[3..0\]\" to \"E23..0\"" {  } { { "e2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/e2_4bits.bdf" { { 72 64 232 88 "E2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1661118803197 ""}  } { { "e2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/e2_4bits.bdf" { { 72 64 232 88 "E2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1661118803197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2_4bits decodificador_nerfado:inst2\|f2_4bits:inst14 " "Elaborating entity \"f2_4bits\" for hierarchy \"decodificador_nerfado:inst2\|f2_4bits:inst14\"" {  } { { "decodificador_nerfado.bdf" "inst14" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 960 904 1016 1056 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803198 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "f2 " "Found inconsistent dimensions for element \"f2\"" {  } { { "f2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/f2_4bits.bdf" { { 72 64 232 88 "F2\[3..0\]" "" } { 432 544 560 608 "f2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803198 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "F2 " "Converted elements in bus name \"F2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F2\[3..0\] F23..0 " "Converted element name(s) from \"F2\[3..0\]\" to \"F23..0\"" {  } { { "f2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/f2_4bits.bdf" { { 72 64 232 88 "F2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1661118803198 ""}  } { { "f2_4bits.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/f2_4bits.bdf" { { 72 64 232 88 "F2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1661118803198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g2_4bits decodificador_nerfado:inst2\|g2_4bits:inst15 " "Elaborating entity \"g2_4bits\" for hierarchy \"decodificador_nerfado:inst2\|g2_4bits:inst15\"" {  } { { "decodificador_nerfado.bdf" "inst15" { Schematic "C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf" { { 1080 904 1080 1176 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_da_dor decodificador_da_dor:inst20 " "Elaborating entity \"decodificador_da_dor\" for hierarchy \"decodificador_da_dor:inst20\"" {  } { { "Circuito_Completo.bdf" "inst20" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { -448 1208 1344 -160 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a1 decodificador_da_dor:inst20\|a1:inst " "Elaborating entity \"a1\" for hierarchy \"decodificador_da_dor:inst20\|a1:inst\"" {  } { { "decodificador_da_dor.bdf" "inst" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 280 792 928 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1 decodificador_da_dor:inst20\|c1:inst1 " "Elaborating entity \"c1\" for hierarchy \"decodificador_da_dor:inst20\|c1:inst1\"" {  } { { "decodificador_da_dor.bdf" "inst1" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 448 792 928 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803215 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "c1.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/c1.bdf" { { 264 424 472 296 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1661118803216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d1 decodificador_da_dor:inst20\|d1:inst34 " "Elaborating entity \"d1\" for hierarchy \"decodificador_da_dor:inst20\|d1:inst34\"" {  } { { "decodificador_da_dor.bdf" "inst34" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 568 792 928 664 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e1 decodificador_da_dor:inst20\|e1:inst37 " "Elaborating entity \"e1\" for hierarchy \"decodificador_da_dor:inst20\|e1:inst37\"" {  } { { "decodificador_da_dor.bdf" "inst37" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 664 792 928 760 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f1 decodificador_da_dor:inst20\|f1:inst4 " "Elaborating entity \"f1\" for hierarchy \"decodificador_da_dor:inst20\|f1:inst4\"" {  } { { "decodificador_da_dor.bdf" "inst4" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 784 792 928 880 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g1 decodificador_da_dor:inst20\|g1:inst5 " "Elaborating entity \"g1\" for hierarchy \"decodificador_da_dor:inst20\|g1:inst5\"" {  } { { "decodificador_da_dor.bdf" "inst5" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 896 792 928 992 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2 decodificador_da_dor:inst20\|a2:inst35 " "Elaborating entity \"a2\" for hierarchy \"decodificador_da_dor:inst20\|a2:inst35\"" {  } { { "decodificador_da_dor.bdf" "inst35" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 1008 792 928 1104 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_entradas decodificador_da_dor:inst20\|a2:inst35\|all_entradas:inst10 " "Elaborating entity \"all_entradas\" for hierarchy \"decodificador_da_dor:inst20\|a2:inst35\|all_entradas:inst10\"" {  } { { "a2.bdf" "inst10" { Schematic "C:/Users/enior/Desktop/sd/a2.bdf" { { -8 120 256 216 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2 decodificador_da_dor:inst20\|b2:inst28 " "Elaborating entity \"b2\" for hierarchy \"decodificador_da_dor:inst20\|b2:inst28\"" {  } { { "decodificador_da_dor.bdf" "inst28" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 1120 792 928 1216 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c2 decodificador_da_dor:inst20\|c2:inst29 " "Elaborating entity \"c2\" for hierarchy \"decodificador_da_dor:inst20\|c2:inst29\"" {  } { { "decodificador_da_dor.bdf" "inst29" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 1232 792 928 1328 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d2 decodificador_da_dor:inst20\|d2:inst30 " "Elaborating entity \"d2\" for hierarchy \"decodificador_da_dor:inst20\|d2:inst30\"" {  } { { "decodificador_da_dor.bdf" "inst30" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 1344 792 928 1440 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e2 decodificador_da_dor:inst20\|e2:inst36 " "Elaborating entity \"e2\" for hierarchy \"decodificador_da_dor:inst20\|e2:inst36\"" {  } { { "decodificador_da_dor.bdf" "inst36" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 1456 792 928 1552 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2 decodificador_da_dor:inst20\|f2:inst32 " "Elaborating entity \"f2\" for hierarchy \"decodificador_da_dor:inst20\|f2:inst32\"" {  } { { "decodificador_da_dor.bdf" "inst32" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 1568 792 928 1664 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g2 decodificador_da_dor:inst20\|g2:inst33 " "Elaborating entity \"g2\" for hierarchy \"decodificador_da_dor:inst20\|g2:inst33\"" {  } { { "decodificador_da_dor.bdf" "inst33" { Schematic "C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf" { { 1680 792 928 1776 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2S_2E_5bits MUX_2S_2E_5bits:inst12 " "Elaborating entity \"MUX_2S_2E_5bits\" for hierarchy \"MUX_2S_2E_5bits:inst12\"" {  } { { "Circuito_Completo.bdf" "inst12" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { -224 616 784 -96 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3S_3E_5bits MUX_3S_3E_5bits:inst13 " "Elaborating entity \"MUX_3S_3E_5bits\" for hierarchy \"MUX_3S_3E_5bits:inst13\"" {  } { { "Circuito_Completo.bdf" "inst13" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { -72 728 896 88 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo_Cmp2 Modulo_Cmp2:inst5 " "Elaborating entity \"Modulo_Cmp2\" for hierarchy \"Modulo_Cmp2:inst5\"" {  } { { "Circuito_Completo.bdf" "inst5" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 32 256 416 128 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_5bits and_5bits:inst10 " "Elaborating entity \"and_5bits\" for hierarchy \"and_5bits:inst10\"" {  } { { "Circuito_Completo.bdf" "inst10" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 544 264 392 640 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_5bits xor_5bits:inst9 " "Elaborating entity \"xor_5bits\" for hierarchy \"xor_5bits:inst9\"" {  } { { "Circuito_Completo.bdf" "inst9" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 648 264 392 744 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118803232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A_C1 GND " "Pin \"A_C1\" is stuck at GND" {  } { { "Circuito_Completo.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { -504 -72 104 -488 "A_C1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661118803943 "|Circuito_Completo|A_C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_B1 GND " "Pin \"A_B1\" is stuck at GND" {  } { { "Circuito_Completo.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { -528 -72 104 -512 "A_B1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661118803943 "|Circuito_Completo|A_B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_G1 VCC " "Pin \"A_G1\" is stuck at VCC" {  } { { "Circuito_Completo.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { -408 -72 104 -392 "A_G1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661118803943 "|Circuito_Completo|A_G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_B1 GND " "Pin \"B_B1\" is stuck at GND" {  } { { "Circuito_Completo.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 1088 -64 112 1104 "B_B1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661118803943 "|Circuito_Completo|B_B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_C1 GND " "Pin \"B_C1\" is stuck at GND" {  } { { "Circuito_Completo.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 1112 -64 112 1128 "B_C1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661118803943 "|Circuito_Completo|B_C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_G1 VCC " "Pin \"B_G1\" is stuck at VCC" {  } { { "Circuito_Completo.bdf" "" { Schematic "C:/Users/enior/Desktop/sd/Circuito_Completo.bdf" { { 1208 -64 112 1224 "B_G1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661118803943 "|Circuito_Completo|B_G1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1661118803943 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661118804006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661118804639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661118804639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661118804677 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661118804677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661118804677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661118804677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661118804696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 18:53:24 2022 " "Processing ended: Sun Aug 21 18:53:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661118804696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661118804696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661118804696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661118804696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1661118805852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661118805852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 18:53:25 2022 " "Processing started: Sun Aug 21 18:53:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661118805852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1661118805852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto -c projeto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1661118805853 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1661118805928 ""}
{ "Info" "0" "" "Project  = projeto" {  } {  } 0 0 "Project  = projeto" 0 0 "Fitter" 0 0 1661118805928 ""}
{ "Info" "0" "" "Revision = projeto" {  } {  } 0 0 "Revision = projeto" 0 0 "Fitter" 0 0 1661118805928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1661118805979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1661118805980 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"projeto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1661118805987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1661118806028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1661118806028 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1661118806335 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1661118806339 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661118806409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661118806409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661118806409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661118806409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661118806409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661118806409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661118806409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661118806409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661118806409 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1661118806409 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/sd/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661118806411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/sd/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661118806411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/sd/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661118806411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/sd/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661118806411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/sd/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661118806411 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1661118806411 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1661118806412 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 61 " "No exact pin location assignment(s) for 61 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1661118806998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto.sdc " "Synopsys Design Constraints File file not found: 'projeto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1661118807163 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1661118807163 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1661118807163 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1661118807164 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1661118807166 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1661118807166 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1661118807167 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1661118807170 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1661118807170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1661118807170 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1661118807171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1661118807172 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1661118807173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1661118807173 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1661118807173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1661118807173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1661118807174 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1661118807174 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "61 unused 2.5V 13 48 0 " "Number of I/O pins in group: 61 (unused VREF, 2.5V VCCIO, 13 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1661118807177 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1661118807177 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1661118807177 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1661118807178 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1661118807178 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1661118807178 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1661118807178 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1661118807178 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1661118807178 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1661118807178 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1661118807178 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1661118807178 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1661118807178 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661118807248 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1661118807251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1661118809469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661118809675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1661118809720 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1661118810531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661118810532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1661118810730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X58_Y61 X68_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } { { "loc" "" { Generic "C:/Users/enior/Desktop/sd/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} { { 12 { 0 ""} 58 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1661118813806 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1661118813806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1661118814102 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1661118814102 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1661118814102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661118814106 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1661118814376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1661118814394 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1661118814803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1661118814803 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1661118815069 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661118815487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/enior/Desktop/sd/output_files/projeto.fit.smsg " "Generated suppressed messages file C:/Users/enior/Desktop/sd/output_files/projeto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1661118815952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5699 " "Peak virtual memory: 5699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661118816280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 18:53:36 2022 " "Processing ended: Sun Aug 21 18:53:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661118816280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661118816280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661118816280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1661118816280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1661118817236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661118817236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 18:53:37 2022 " "Processing started: Sun Aug 21 18:53:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661118817236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1661118817236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto -c projeto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1661118817236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1661118817471 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1661118819679 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1661118819759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661118820021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 18:53:40 2022 " "Processing ended: Sun Aug 21 18:53:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661118820021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661118820021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661118820021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1661118820021 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1661118820622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1661118821184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661118821185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 18:53:40 2022 " "Processing started: Sun Aug 21 18:53:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661118821185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1661118821185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto -c projeto " "Command: quartus_sta projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1661118821185 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1661118821257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1661118821353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1661118821353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661118821440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661118821440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto.sdc " "Synopsys Design Constraints File file not found: 'projeto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1661118821832 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1661118821832 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1661118821832 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1661118821833 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1661118821833 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1661118821834 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1661118821834 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1661118821842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1661118821843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118821845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118821853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118821855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118821857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118821859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118821860 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661118821863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1661118821881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1661118822131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1661118822156 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1661118822156 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1661118822156 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1661118822157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822169 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661118822171 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1661118822225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1661118822226 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1661118822226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1661118822226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661118822235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661118822575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661118822577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661118822626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 18:53:42 2022 " "Processing ended: Sun Aug 21 18:53:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661118822626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661118822626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661118822626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1661118822626 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1661118823293 ""}
