0.6
2017.3
Oct  4 2017
20:11:37
D:/Xilinx/32btis_Enhanced_ALU/32bits_Enhanced_ALU.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/Xilinx/32btis_Enhanced_ALU/32bits_Enhanced_ALU.srcs/sources_1/new/ALU_32Bits.sv,1509323015,systemVerilog,,,,ALU_32Bits,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
