Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug 17 22:02:38 2022
| Host         : DESKTOP-NCSSST1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nano_Processor_with_7SegOut_control_sets_placed.rpt
| Design       : Nano_Processor_with_7SegOut
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            6 |
|     12 |            1 |
|     14 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           10 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |             194 |           26 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              60 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                               Enable Signal                              |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG                                  |                                                                          | Reset_IBUF                                              |                1 |              2 |
|  Out_controll_7seg_0/Anode_out_reg[1]_i_1_n_0   |                                                                          | Out_controll_7seg_0/Anode_out_reg[1]_i_2_n_0            |                1 |              4 |
|  Q_reg[2]_i_2__0_n_0                            |                                                                          | ResetController_0/AR[0]                                 |                2 |              6 |
| ~Q_reg[2]_i_2__0_n_0                            | Nano_Processor_0/Instruction_Decoder_0/Instruction_Fetch_0/Q_reg[0]_5[0] | ResetController_0/AR[0]                                 |                2 |              8 |
| ~Q_reg[2]_i_2__0_n_0                            | Nano_Processor_0/Instruction_Decoder_0/Instruction_Fetch_0/E[0]          | ResetController_0/AR[0]                                 |                1 |              8 |
| ~Q_reg[2]_i_2__0_n_0                            | Nano_Processor_0/Instruction_Decoder_0/Instruction_Fetch_0/Q_reg[0]_7[0] | ResetController_0/AR[0]                                 |                1 |              8 |
| ~Q_reg[2]_i_2__0_n_0                            | Nano_Processor_0/Instruction_Decoder_0/Instruction_Fetch_0/Q_reg[0]_3[0] | ResetController_0/AR[0]                                 |                2 |              8 |
| ~Q_reg[2]_i_2__0_n_0                            | Nano_Processor_0/Instruction_Decoder_0/Instruction_Fetch_0/Q_reg[0]_4[0] | ResetController_0/AR[0]                                 |                1 |              8 |
| ~Q_reg[2]_i_2__0_n_0                            | Nano_Processor_0/Instruction_Decoder_0/Instruction_Fetch_0/Q_reg[0]_6[0] | ResetController_0/AR[0]                                 |                2 |              8 |
| ~Q_reg[2]_i_2__0_n_0                            | Nano_Processor_0/Instruction_Decoder_0/Instruction_Fetch_0/Q_reg[0]_1[0] | ResetController_0/AR[0]                                 |                2 |             12 |
|  Out_controll_7seg_0/Cathode_out_reg[6]_i_2_n_0 |                                                                          |                                                         |                2 |             14 |
|  Clk_IBUF_BUFG                                  |                                                                          |                                                         |                4 |             14 |
| ~Q_reg[2]_i_2__0_n_0                            |                                                                          |                                                         |                4 |             22 |
|  Clk_IBUF_BUFG                                  |                                                                          | Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0_n_0 |                8 |             62 |
|  Clk_IBUF_BUFG                                  |                                                                          | Nano_Processor_0/Slow_Clk_0/count[31]_i_1_n_0           |                8 |             62 |
|  Clk_out_BUFG                                   |                                                                          | Out_controll_7seg_0/selected_display[31]_i_1_n_0        |                8 |             64 |
+-------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+


