#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  7 17:45:43 2024
# Process ID: 3640
# Current directory: C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19380 C:\ßÎÏ\activecore-master\activecore-master\designs\rtl\udm\syn\NEXYS4_DDR\NEXYS4_DDR.xpr
# Log file: C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/vivado.log
# Journal file: C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.xpr
INFO: [Project 1-313] Project file moved from 'D:/PROJECTS/PERSONAL/activecore/activecore/designs/rtl/udm/syn/NEXYS4_DDR' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'sys_clk_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files', nor could it be found using path 'D:/PROJECTS/PERSONAL/activecore/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 693.152 ; gain = 67.086
file mkdir C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new
close [ open C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.v w ]
add_files C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.v
file mkdir C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv w ]
add_files -fileset sim_1 C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv
set_property top mod_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mod_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mod_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk
INFO: [VRFC 10-311] analyzing module sys_clk_sys_clk_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/tb/tb.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/ram/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Comb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.v" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_Comb
Compiling module xil_defaultlib.mod_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mod_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xsim.dir/mod_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  7 18:09:06 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 753.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mod_tb_behav -key {Behavioral:sim_1:Functional:mod_tb} -tclbatch {mod_tb.tcl} -view {C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/SW was not found in the design.
WARNING: Simulation object /tb/LED was not found in the design.
WARNING: Simulation object /tb/DUT/clk_gen was not found in the design.
WARNING: Simulation object /tb/DUT/udm_reset was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/req was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/ack was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/addr was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/we was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/wdata was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/be was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/resp was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/rdata was not found in the design.
WARNING: Simulation object /tb/DUT/testmem/ram was not found in the design.
source mod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$stop called at time : 0 fs : File "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 763.191 ; gain = 9.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 774.219 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mod_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mod_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mod_tb_behav -key {Behavioral:sim_1:Functional:mod_tb} -tclbatch {mod_tb.tcl} -view {C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/SW was not found in the design.
WARNING: Simulation object /tb/LED was not found in the design.
WARNING: Simulation object /tb/DUT/clk_gen was not found in the design.
WARNING: Simulation object /tb/DUT/udm_reset was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/req was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/ack was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/addr was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/we was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/wdata was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/be was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/resp was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/rdata was not found in the design.
WARNING: Simulation object /tb/DUT/testmem/ram was not found in the design.
source mod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$stop called at time : 0 fs : File "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 774.219 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mod_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mod_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/ram/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Comb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.v" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_Comb
Compiling module xil_defaultlib.mod_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mod_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mod_tb_behav -key {Behavioral:sim_1:Functional:mod_tb} -tclbatch {mod_tb.tcl} -view {C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/SW was not found in the design.
WARNING: Simulation object /tb/LED was not found in the design.
WARNING: Simulation object /tb/DUT/clk_gen was not found in the design.
WARNING: Simulation object /tb/DUT/udm_reset was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/req was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/ack was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/addr was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/we was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/wdata was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/be was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/resp was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/rdata was not found in the design.
WARNING: Simulation object /tb/DUT/testmem/ram was not found in the design.
source mod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$stop called at time : 0 fs : File "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 775.969 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.v] -no_script -reset -force -quiet
remove_files  C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.v
close [ open C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv w ]
add_files C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv
set_property top LFSR_Comb [current_fileset]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mod_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mod_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Comb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_Comb
Compiling module xil_defaultlib.mod_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mod_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mod_tb_behav -key {Behavioral:sim_1:Functional:mod_tb} -tclbatch {mod_tb.tcl} -view {C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/SW was not found in the design.
WARNING: Simulation object /tb/LED was not found in the design.
WARNING: Simulation object /tb/DUT/clk_gen was not found in the design.
WARNING: Simulation object /tb/DUT/udm_reset was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/req was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/ack was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/addr was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/we was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/wdata was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/be was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/resp was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/rdata was not found in the design.
WARNING: Simulation object /tb/DUT/testmem/ram was not found in the design.
source mod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$stop called at time : 0 fs : File "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 775.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mod_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mod_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Comb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_Comb
Compiling module xil_defaultlib.mod_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mod_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mod_tb_behav -key {Behavioral:sim_1:Functional:mod_tb} -tclbatch {mod_tb.tcl} -view {C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/SW was not found in the design.
WARNING: Simulation object /tb/LED was not found in the design.
WARNING: Simulation object /tb/DUT/clk_gen was not found in the design.
WARNING: Simulation object /tb/DUT/udm_reset was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/req was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/ack was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/addr was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/we was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/wdata was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/be was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/resp was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/rdata was not found in the design.
WARNING: Simulation object /tb/DUT/testmem/ram was not found in the design.
source mod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
11111111111111111111111111111110
$stop called at time : 10 ns : File "C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 805.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top NEXYS4_DDR [current_fileset]
launch_runs synth_1 -jobs 12
[Thu Nov  7 18:18:21 2024] Launched sys_clk_synth_1...
Run output will be captured here: C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/sys_clk_synth_1/runme.log
[Thu Nov  7 18:18:21 2024] Launched synth_1...
Run output will be captured here: C:/ßÎÏ/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 18:19:36 2024...
