Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 30 00:32:49 2023
| Host         : DESKTOP-Q29MBHF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           11 |
| No           | No                    | Yes                    |              63 |           19 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              47 |           14 |
| Yes          | Yes                   | No                     |              30 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | key_de/inst/inst/lock_status0                     | rst_IBUF                 |                2 |              2 |         1.00 |
|  CD0/Q_BUFG[0] |                                                   | rst_IBUF                 |                2 |              2 |         1.00 |
|  CD1/out[0]    | key_de/E[0]                                       | SC0/pos_h0_in[9]         |                2 |              3 |         1.50 |
|  CD1/out[0]    | key_de/key_down_reg[28]_0[0]                      | key_de/SR[1]             |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | key_de/op/E[0]                                    | rst_IBUF                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                 |                2 |              4 |         2.00 |
|  CD1/out[0]    | SC0/pos_v[7]_i_2_n_0                              | key_de/SR[0]             |                1 |              7 |         7.00 |
|  CD1/out[0]    | key_de/key_down_reg[28]_1                         | SC0/pos_h0_in[8]         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | key_de/next_key                                   | rst_IBUF                 |                2 |             10 |         5.00 |
|  CD0/Q_BUFG[0] |                                                   |                          |                4 |             10 |         2.50 |
|  CD0/Q_BUFG[0] |                                                   | VC0/pixel_cnt[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  CD0/Q_BUFG[0] | VC0/line_cnt                                      | VC0/line_cnt[9]_i_1_n_0  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                 |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG |                                                   |                          |                7 |             23 |         3.29 |
|  clk_IBUF_BUFG |                                                   | rst_IBUF                 |               19 |             63 |         3.32 |
+----------------+---------------------------------------------------+--------------------------+------------------+----------------+--------------+


