<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG"
   library="irq_synchronizer" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_002" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_002" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_003" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_002" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_002" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_002" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_002" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_009.sv"
   type="SYSTEM_VERILOG"
   library="id_router_009" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_008.sv"
   type="SYSTEM_VERILOG"
   library="id_router_008" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_007.sv"
   type="SYSTEM_VERILOG"
   library="id_router_007" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_003.sv"
   type="SYSTEM_VERILOG"
   library="id_router_003" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_002.sv"
   type="SYSTEM_VERILOG"
   library="id_router_002" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_001.sv"
   type="SYSTEM_VERILOG"
   library="id_router_001" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_addr_router_003.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_003" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_addr_router_002.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_002" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="nios0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios0_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="nios0_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios0_data_master_translator_avalon_universal_master_0_agent" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios0_jtag_debug_module_translator" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios0_data_master_translator" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge_0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge_0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge_0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="reset_controller_0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="reset_controller_0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="reset_controller_0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_pio0.v"
   type="VERILOG"
   library="pio0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_opencores.v"
   type="VERILOG"
   library="i2c0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_master_top.v"
   type="VERILOG"
   library="i2c0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_master_defines.v"
   type="VERILOG"
   library="i2c0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_master_byte_ctrl.v"
   type="VERILOG"
   library="i2c0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_master_bit_ctrl.v"
   type="VERILOG"
   library="i2c0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_pll0.vo"
   type="VERILOG"
   library="pll0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_jtag0.v"
   type="VERILOG"
   library="jtag0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/avl_mm_master_export.v"
   type="VERILOG"
   library="avlm0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0.sdc"
   type="SDC"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0.v"
   type="VERILOG"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_bht_ram.dat"
   type="DAT"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_bht_ram.hex"
   type="HEX"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_bht_ram.mif"
   type="MIF"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_dc_tag_ram.dat"
   type="DAT"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_dc_tag_ram.hex"
   type="HEX"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_dc_tag_ram.mif"
   type="MIF"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ic_tag_ram.dat"
   type="DAT"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ic_tag_ram.hex"
   type="HEX"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ic_tag_ram.mif"
   type="MIF"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_jtag_debug_module_tck.v"
   type="VERILOG"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_mult_cell.v"
   type="VERILOG"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_nios2_waves.do"
   type="OTHER"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ociram_default_contents.dat"
   type="DAT"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ociram_default_contents.hex"
   type="HEX"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ociram_default_contents.mif"
   type="MIF"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_oci_test_bench.v"
   type="VERILOG"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_a.dat"
   type="DAT"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_a.hex"
   type="HEX"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_a.mif"
   type="MIF"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_b.dat"
   type="DAT"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_b.hex"
   type="HEX"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_b.mif"
   type="MIF"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_test_bench.v"
   type="VERILOG"
   library="nios0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/AUDIO_IF.v"
   type="VERILOG"
   library="audio0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/AUDIO_ADC.v"
   type="VERILOG"
   library="audio0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/AUDIO_DAC.v"
   type="VERILOG"
   library="audio0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/audio_fifo.v"
   type="VERILOG"
   library="audio0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/SEG7_LUT.v"
   type="VERILOG"
   library="sevenseg0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/SEG7_LUT_8.v"
   type="VERILOG"
   library="sevenseg0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/SRAM_16Bit_512K.v"
   type="VERILOG"
   library="sram0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_sdram0.v"
   type="VERILOG"
   library="sdram0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_sdram0_test_component.v"
   type="VERILOG"
   library="sdram0" />
 <file
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/system_design.v"
   type="VERILOG" />
 <topLevel name="system_design" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="system_design.onchip_memory2_0"
   modelPath="system_design.onchip_memory2_0" />
</simPackage>
