{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748228632840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748228632841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 10:03:52 2025 " "Processing started: Mon May 26 10:03:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748228632841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748228632841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_sta frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748228632841 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748228632865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "control_unit.v 7 " "Ignored 7 assignments for entity \"control_unit.v\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Precision Synthesis\" -entity control_unit.v " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Precision Synthesis\" -entity control_unit.v was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748228632921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748228632921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748228632921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748228632921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748228632921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748228632921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748228632921 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1748228632921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748228632962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748228632962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228633001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228633001 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1748228633257 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228633269 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 72.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 72.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228633269 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 144.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 144.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228633269 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 216.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 216.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228633269 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 288.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 288.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228633269 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228633269 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748228633269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1748228633269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 7 ref_measure_signal_internal port " "Ignored filter at timing.sdc(7): ref_measure_signal_internal could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_signal_i -period 100.000 \[get_ports \{ref_measure_signal_internal\}\] " "create_clock -add -name measure_signal_i -period 100.000 \[get_ports \{ref_measure_signal_internal\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228633269 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 8 ref_measurement_clk_main port " "Ignored filter at timing.sdc(8): ref_measurement_clk_main could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_main\}\]  " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_main\}\] " {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228633269 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 9 ref_measurement_clk_interpolate\[3\] port " "Ignored filter at timing.sdc(9): ref_measurement_clk_interpolate\[3\] could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[3\]\}\] " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[3\]\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228633269 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 10 ref_measurement_clk_interpolate\[2\] port " "Ignored filter at timing.sdc(10): ref_measurement_clk_interpolate\[2\] could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[2\]\}\] " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[2\]\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228633270 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 11 ref_measurement_clk_interpolate\[1\] port " "Ignored filter at timing.sdc(11): ref_measurement_clk_interpolate\[1\] could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[1\]\}\] " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[1\]\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228633270 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 12 ref_measurement_clk_interpolate\[0\] port " "Ignored filter at timing.sdc(12): ref_measurement_clk_interpolate\[0\] could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[0\]\}\] " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[0\]\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228633270 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748228633270 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "measure_signal_i " "Node: measure_signal_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|measurement_is_done measure_signal_i " "Register frequency_counter:counter_module\|measurement_is_done is being clocked by measure_signal_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748228633273 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748228633273 "|top_level|measure_signal_i"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748228633280 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748228633280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748228633285 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1748228633293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.719 " "Worst-case setup slack is 0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.719               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.768               0.000 clk_i  " "    4.768               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.309               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.309               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.312               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.312               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.314               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.314               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.315               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.315               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.524               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  996.524               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228633297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.270 " "Worst-case hold slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 clk_i  " "    0.270               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.414               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.424               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.427               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.429               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.430               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.433               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228633300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748228633301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748228633301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.711 " "Worst-case minimum pulse width slack is 1.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.711               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.711               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.714               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.714               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.720               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.720               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.722               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.722               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.725               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.725               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.461               0.000 clk_i  " "    9.461               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.747               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.747               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228633302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228633302 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748228633322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748228633341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748228633953 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "measure_signal_i " "Node: measure_signal_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|measurement_is_done measure_signal_i " "Register frequency_counter:counter_module\|measurement_is_done is being clocked by measure_signal_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748228634040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748228634040 "|top_level|measure_signal_i"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748228634042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.804 " "Worst-case setup slack is 0.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.804               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.775               0.000 clk_i  " "    4.775               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.332               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.332               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.336               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.337               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.337               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.338               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.338               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.853               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  996.853               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228634053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.269 " "Worst-case hold slack is 0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 clk_i  " "    0.269               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.334               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.345               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.349               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.350               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.351               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.352               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228634057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748228634058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748228634058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.700 " "Worst-case minimum pulse width slack is 1.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.700               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.700               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.708               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.708               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.709               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.709               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.487               0.000 clk_i  " "    9.487               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.720               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.720               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228634059 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748228634078 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "measure_signal_i " "Node: measure_signal_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|measurement_is_done measure_signal_i " "Register frequency_counter:counter_module\|measurement_is_done is being clocked by measure_signal_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748228634200 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748228634200 "|top_level|measure_signal_i"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748228634203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.475 " "Worst-case setup slack is 1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.475               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.164               0.000 clk_i  " "    7.164               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.712               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.712               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.713               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.713               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.714               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.714               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.715               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.715               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.665               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  998.665               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228634207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 clk_i  " "    0.107               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.206               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.208               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.209               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.210               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.211               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.217               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228634211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748228634211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748228634212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.813 " "Worst-case minimum pulse width slack is 1.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.813               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.815               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.815               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.815               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.815               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.815               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.815               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.816               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.816               0.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 clk_i  " "    9.404               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.810               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.810               0.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748228634213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748228634213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748228634704 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748228634705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748228634730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 10:03:54 2025 " "Processing ended: Mon May 26 10:03:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748228634730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748228634730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748228634730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748228634730 ""}
