
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: A[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[2] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002613    0.017753    0.008628    2.008628 v A[1] (in)
                                                         A[1] (net)
                      0.017753    0.000000    2.008628 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.002089    0.043377    0.129878    2.138505 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.043377    0.000013    2.138519 v _0_/B (sky130_fd_sc_hd__and2_1)
     1    0.002188    0.064760    0.293255    2.431774 v _0_/X (sky130_fd_sc_hd__and2_1)
                                                         pp0 (net)
                      0.064760    0.000010    2.431783 v _4_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005650    0.079135    0.182947    2.614730 v _4_/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net4 (net)
                      0.079135    0.000112    2.614842 v output4/A (sky130_fd_sc_hd__buf_2)
     1    0.033911    0.164305    0.347963    2.962805 v output4/X (sky130_fd_sc_hd__buf_2)
                                                         P[2] (net)
                      0.164305    0.000166    2.962970 v P[2] (out)
                                              2.962970   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.962970   data arrival time
---------------------------------------------------------------------------------------------
                                              4.787030   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 B[0]
 SarsaNada_e8_5/HI
 SarsaNada_e8_6/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 unconstrained endpoints.
  P[0]
  P[3]
