strict digraph "" {
	node [label="\N"];
	"1693:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee2ab1d0>",
		fillcolor=turquoise,
		label="1693:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1694:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee2ab210>",
		fillcolor=springgreen,
		label="1694:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1693:BL" -> "1694:IF"	 [cond="[]",
		lineno=None];
	"1695:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2ab410>",
		fillcolor=firebrick,
		label="1695:NS
SetRxCIrq_sync1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2ab410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1694:IF" -> "1695:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1694];
	"1697:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2ab250>",
		fillcolor=firebrick,
		label="1697:NS
SetRxCIrq_sync1 <= SetRxCIrq_rxclk;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2ab250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1694:IF" -> "1697:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1694];
	"Leaf_1692:AL"	 [def_var="['SetRxCIrq_sync1']",
		label="Leaf_1692:AL"];
	"1695:NS" -> "Leaf_1692:AL"	 [cond="[]",
		lineno=None];
	"1692:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee2ab610>",
		clk_sens=True,
		fillcolor=gold,
		label="1692:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetRxCIrq_rxclk']"];
	"1692:AL" -> "1693:BL"	 [cond="[]",
		lineno=None];
	"1697:NS" -> "Leaf_1692:AL"	 [cond="[]",
		lineno=None];
}
