
---------- Begin Simulation Statistics ----------
final_tick                               1674442470500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138679                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697164                       # Number of bytes of host memory used
host_op_rate                                   255473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   721.09                       # Real time elapsed on the host
host_tick_rate                             2322097651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218809                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.674442                       # Number of seconds simulated
sim_ticks                                1674442470500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218809                       # Number of ops (including micro ops) committed
system.cpu.cpi                              33.488849                       # CPI: cycles per instruction
system.cpu.discardedOps                          4091                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      3053985819                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.029861                       # IPC: instructions per cycle
system.cpu.numCycles                       3348884941                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380912     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218809                       # Class of committed instruction
system.cpu.tickCycles                       294899122                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20921110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      41974580                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           68                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21048215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     42101826                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1434                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657378                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649545                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1453                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10649752                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648822                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.991267                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2637                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              154                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     44287315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44287315                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44287342                       # number of overall hits
system.cpu.dcache.overall_hits::total        44287342                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     42093654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       42093654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     42093698                       # number of overall misses
system.cpu.dcache.overall_misses::total      42093698                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 3280016837498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3280016837498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 3280016837498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3280016837498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380969                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86381040                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86381040                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.487302                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.487302                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.487303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.487303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77921.884318                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77921.884318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77921.802867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77921.802867                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          291                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     21047362                       # number of writebacks
system.cpu.dcache.writebacks::total          21047362                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     21041637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21041637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     21041637                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21041637                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21052017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21052017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21052061                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21052061                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1619385953998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1619385953998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1619389510998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1619389510998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.243711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.243711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.243712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.243712                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76923.078392                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76923.078392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76923.086580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76923.086580                       # average overall mshr miss latency
system.cpu.dcache.replacements               21047968                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52560000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52560000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        80000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        80000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50276000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50276000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79299.684543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79299.684543                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42243695                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42243695                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     42092974                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     42092974                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 3279963581000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3279963581000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.499106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77921.877912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77921.877912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     21041614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     21041614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     21051360                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     21051360                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1619335004500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1619335004500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.249611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.249611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76923.058867                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76923.058867                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.619718                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.619718                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3557000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3557000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.619718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.619718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80840.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80840.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           13                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           13                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           23                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           23                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       696498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       696498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.638889                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.638889                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 30282.521739                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30282.521739                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           23                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           23                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       673498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       673498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.638889                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.638889                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 29282.521739                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29282.521739                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       237000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       237000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       234000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       234000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.051501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65339471                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21052064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.103709                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4095.051501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2837                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         193814280                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        193814280                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45068538                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2085464                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168657                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     53796509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         53796509                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     53796509                       # number of overall hits
system.cpu.icache.overall_hits::total        53796509                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1547                       # number of overall misses
system.cpu.icache.overall_misses::total          1547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    119732000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119732000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119732000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119732000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53798056                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53798056                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53798056                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53798056                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77396.250808                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77396.250808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77396.250808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77396.250808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          247                       # number of writebacks
system.cpu.icache.writebacks::total               247                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1547                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118185000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118185000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76396.250808                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76396.250808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76396.250808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76396.250808                       # average overall mshr miss latency
system.cpu.icache.replacements                    247                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     53796509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        53796509                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119732000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119732000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53798056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53798056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77396.250808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77396.250808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118185000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118185000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76396.250808                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76396.250808                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1105.938802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53798056                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1547                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34775.731092                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1105.938802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.540009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.540009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1300                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         107597659                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        107597659                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1674442470500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218809                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   72                       # number of demand (read+write) hits
system.l2.demand_hits::total                      119                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  47                       # number of overall hits
system.l2.overall_hits::.cpu.data                  72                       # number of overall hits
system.l2.overall_hits::total                     119                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           21051967                       # number of demand (read+write) misses
system.l2.demand_misses::total               21053467                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1500                       # number of overall misses
system.l2.overall_misses::.cpu.data          21051967                       # number of overall misses
system.l2.overall_misses::total              21053467                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    115337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1587810160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1587925497500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    115337500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1587810160000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1587925497500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21052039                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21053586                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21052039                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21053586                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.969619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999997                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999994                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.969619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999997                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999994                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76891.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75423.363527                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75423.468139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76891.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75423.363527                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75423.468139                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            20920346                       # number of writebacks
system.l2.writebacks::total                  20920346                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      21051961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21053459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     21051961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21053459                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    100256500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1377290236000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1377390492500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    100256500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1377290236000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1377390492500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.968326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.968326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66926.902537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65423.370108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65423.477088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66926.902537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65423.370108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65423.477088                       # average overall mshr miss latency
system.l2.replacements                       20922532                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21047362                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21047362                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21047362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21047362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          245                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              245                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          245                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          245                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        21051339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            21051339                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1587757703000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1587757703000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      21051358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21051358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75423.121684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75423.121684                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     21051339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       21051339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1377244313000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1377244313000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65423.121684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65423.121684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    115337500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115337500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76891.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76891.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    100256500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100256500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.968326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66926.902537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66926.902537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     52457000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     52457000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.922173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.922173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83530.254777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83530.254777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     45923000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     45923000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.913363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.913363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73831.189711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73831.189711                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              23                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.920000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.920000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       442500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       442500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.920000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19239.130435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19239.130435                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 130500.322845                       # Cycle average of tags in use
system.l2.tags.total_refs                    42101727                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21053606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999739                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.861992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.814196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     130489.646657                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995638                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3       113325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5157                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 357867670                       # Number of tag accesses
system.l2.tags.data_accesses                357867670                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5232764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  21051961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001701016500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327043                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327043                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            63121351                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4911470                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21053459                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   20920346                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21053459                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 20920346                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              15687582                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              21053459                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4             20920346                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21051029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       327043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.375119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.979739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.538246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       327041    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327043                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.018256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327016     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327043                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336855344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334725536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    201.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1674442456000                       # Total gap between requests
system.mem_ctrls.avgGap                      39892.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        23968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336831376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     83723856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 14314.018201439307                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 201160315.707603752613                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50001034.657822243869                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     21051961                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     20920346                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     39006250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 508596797750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 40825537744750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26038.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24159.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1951475.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        23968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336831376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336855344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        23968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        23968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334725536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334725536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1498                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     21051961                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       21053459                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     20920346                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      20920346                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        14314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    201160316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        201174630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        14314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        14314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    199902679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       199902679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    199902679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        14314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    201160316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       401077309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             21053459                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5232741                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1315537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1316158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1315994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1316214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1315860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1316178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1316204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1316011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1315505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1315405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1315484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1315580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1315891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1315960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1315805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1315673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       326935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       327026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       327138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326981                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            113883447750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          105267295000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       508635804000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5409.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24159.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            19516946                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4861516                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1907737                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   881.838887                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   787.054935                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   278.076205                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        44459      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        78953      4.14%      6.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        73340      3.84%     10.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        62906      3.30%     13.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        47974      2.51%     16.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        68208      3.58%     19.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        63957      3.35%     23.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        81935      4.29%     27.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      1386005     72.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1907737                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1347421376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334895424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              804.698519                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              200.004139                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6812352540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3620847450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    75171033840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13659513300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 132178946640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 385335034320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 318493248480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  935270976570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   558.556650                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 815656279500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  55913260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 802872931000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      6808896780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3619014465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    75150663420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13655394720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 132178946640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 385214591040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 318594674400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  935222181465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   558.527509                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 815925478250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  55913260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 802603732250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2120                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     20920346                       # Transaction distribution
system.membus.trans_dist::CleanEvict              752                       # Transaction distribution
system.membus.trans_dist::ReadExReq          21051339                       # Transaction distribution
system.membus.trans_dist::ReadExResp         21051339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2120                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            23                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     63028039                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               63028039                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671580880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671580880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21053482                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21053482    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21053482                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         73417836000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        47673505000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     41967708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          247                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21051358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21051358                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1547                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          681                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           25                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           25                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3341                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     63152096                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              63155437                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673590416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673619120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        20922532                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334725536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41976143                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005982                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41974641    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1502      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41976143                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1674442470500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        31574717500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1547998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21052054494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
