<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86CallingConv.cpp source code [llvm/llvm/lib/Target/X86/X86CallingConv.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86CallingConv.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86CallingConv.cpp.html'>X86CallingConv.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=== X86CallingConv.cpp - X86 Custom Calling Convention Impl   -*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the implementation of custom routines for the X86</i></td></tr>
<tr><th id="10">10</th><td><i>// Calling Convention that aren't done by tablegen.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="X86CallingConv.h.html">"X86CallingConv.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i class="doc" data-doc="_ZL29CC_X86_32_RegCall_Assign2RegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// When regcall calling convention compiled to 32 bit arch, special treatment</i></td></tr>
<tr><th id="23">23</th><td><i class="doc" data-doc="_ZL29CC_X86_32_RegCall_Assign2RegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// is required for 64 bit masks.</i></td></tr>
<tr><th id="24">24</th><td><i class="doc" data-doc="_ZL29CC_X86_32_RegCall_Assign2RegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// The value should be assigned to two GPRs.</i></td></tr>
<tr><th id="25">25</th><td><i class="doc" data-doc="_ZL29CC_X86_32_RegCall_Assign2RegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// <span class="command">\return</span> true if registers were allocated and false otherwise.</i></td></tr>
<tr><th id="26">26</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL29CC_X86_32_RegCall_Assign2RegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_X86_32_RegCall_Assign2Regs' data-type='bool CC_X86_32_RegCall_Assign2Regs(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL29CC_X86_32_RegCall_Assign2RegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_X86_32_RegCall_Assign2Regs</dfn>(<em>unsigned</em> &amp;<dfn class="local col1 decl" id="1ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="1ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col2 decl" id="2ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="2ValVT">ValVT</dfn>,</td></tr>
<tr><th id="27">27</th><td>                                          <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col3 decl" id="3LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="3LocVT">LocVT</dfn>,</td></tr>
<tr><th id="28">28</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> &amp;<dfn class="local col4 decl" id="4LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="4LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="29">29</th><td>                                          <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col5 decl" id="5ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="5ArgFlags">ArgFlags</dfn>,</td></tr>
<tr><th id="30">30</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col6 decl" id="6State" title='State' data-type='llvm::CCState &amp;' data-ref="6State">State</dfn>) {</td></tr>
<tr><th id="31">31</th><td>  <i>// List of GPR registers that are available to store values in regcall</i></td></tr>
<tr><th id="32">32</th><td><i>  // calling convention.</i></td></tr>
<tr><th id="33">33</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="7RegList" title='RegList' data-type='const MCPhysReg [5]' data-ref="7RegList">RegList</dfn>[] = {<span class="namespace"><span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EAX&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::EAX" title='llvm::N86::EAX' data-ref="llvm::N86::EAX">EAX</a></span>, <span class="namespace"><span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::ECX&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::ECX" title='llvm::N86::ECX' data-ref="llvm::N86::ECX">ECX</a></span>, <span class="namespace"><span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EDX&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::EDX" title='llvm::N86::EDX' data-ref="llvm::N86::EDX">EDX</a></span>, <span class="namespace"><span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EDI&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::EDI" title='llvm::N86::EDI' data-ref="llvm::N86::EDI">EDI</a></span>,</td></tr>
<tr><th id="34">34</th><td>                                      <span class="namespace"><span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::ESI&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::ESI" title='llvm::N86::ESI' data-ref="llvm::N86::ESI">ESI</a></span>};</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <i>// The vector will save all the available registers for allocation.</i></td></tr>
<tr><th id="37">37</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>5</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="8AvailableRegs" title='AvailableRegs' data-type='SmallVector&lt;unsigned int, 5&gt;' data-ref="8AvailableRegs">AvailableRegs</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <i>// searching for the available registers.</i></td></tr>
<tr><th id="40">40</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='unsigned short' data-ref="9Reg">Reg</dfn> : <a class="local col7 ref" href="#7RegList" title='RegList' data-ref="7RegList">RegList</a>) {</td></tr>
<tr><th id="41">41</th><td>    <b>if</b> (!<a class="local col6 ref" href="#6State" title='State' data-ref="6State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState11isAllocatedEj" title='llvm::CCState::isAllocated' data-ref="_ZNK4llvm7CCState11isAllocatedEj">isAllocated</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>))</td></tr>
<tr><th id="42">42</th><td>      <a class="local col8 ref" href="#8AvailableRegs" title='AvailableRegs' data-ref="8AvailableRegs">AvailableRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>);</td></tr>
<tr><th id="43">43</th><td>  }</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>const</em> <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col0 decl" id="10RequiredGprsUponSplit" title='RequiredGprsUponSplit' data-type='const size_t' data-ref="10RequiredGprsUponSplit">RequiredGprsUponSplit</dfn> = <var>2</var>;</td></tr>
<tr><th id="46">46</th><td>  <b>if</b> (<a class="local col8 ref" href="#8AvailableRegs" title='AvailableRegs' data-ref="8AvailableRegs">AvailableRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt; <a class="local col0 ref" href="#10RequiredGprsUponSplit" title='RequiredGprsUponSplit' data-ref="10RequiredGprsUponSplit">RequiredGprsUponSplit</a>)</td></tr>
<tr><th id="47">47</th><td>    <b>return</b> <b>false</b>; <i>// Not enough free registers - continue the search.</i></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <i>// Allocating the available registers.</i></td></tr>
<tr><th id="50">50</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="11I" title='I' data-type='unsigned int' data-ref="11I">I</dfn> = <var>0</var>; <a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a> &lt; <a class="local col0 ref" href="#10RequiredGprsUponSplit" title='RequiredGprsUponSplit' data-ref="10RequiredGprsUponSplit">RequiredGprsUponSplit</a>; <a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>++) {</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>    <i>// Marking the register as located.</i></td></tr>
<tr><th id="53">53</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='unsigned int' data-ref="12Reg">Reg</dfn> = <a class="local col6 ref" href="#6State" title='State' data-ref="6State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col8 ref" href="#8AvailableRegs" title='AvailableRegs' data-ref="8AvailableRegs">AvailableRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>]</a>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>    <i>// Since we previously made sure that 2 registers are available</i></td></tr>
<tr><th id="56">56</th><td><i>    // we expect that a real register number will be returned.</i></td></tr>
<tr><th id="57">57</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &amp;&amp; &quot;Expecting a register will be available&quot;) ? void (0) : __assert_fail (&quot;Reg &amp;&amp; \&quot;Expecting a register will be available\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86CallingConv.cpp&quot;, 57, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a> &amp;&amp; <q>"Expecting a register will be available"</q>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>    <i>// Assign the value to the allocated register</i></td></tr>
<tr><th id="60">60</th><td>    <a class="local col6 ref" href="#6State" title='State' data-ref="6State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign12getCustomRegEjNS_3MVTEjS1_NS0_7LocInfoE" title='llvm::CCValAssign::getCustomReg' data-ref="_ZN4llvm11CCValAssign12getCustomRegEjNS_3MVTEjS1_NS0_7LocInfoE">getCustomReg</a>(<a class="local col1 ref" href="#1ValNo" title='ValNo' data-ref="1ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#2ValVT" title='ValVT' data-ref="2ValVT">ValVT</a>, <a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#3LocVT" title='LocVT' data-ref="3LocVT">LocVT</a>, <a class="local col4 ref" href="#4LocInfo" title='LocInfo' data-ref="4LocInfo">LocInfo</a>));</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i>// Successful in allocating regsiters - stop scanning next rules.</i></td></tr>
<tr><th id="64">64</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="tu decl def" id="_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE" title='CC_X86_VectorCallGetSSEs' data-type='ArrayRef&lt;MCPhysReg&gt; CC_X86_VectorCallGetSSEs(const llvm::MVT &amp; ValVT)' data-ref="_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE">CC_X86_VectorCallGetSSEs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col3 decl" id="13ValVT" title='ValVT' data-type='const llvm::MVT &amp;' data-ref="13ValVT">ValVT</dfn>) {</td></tr>
<tr><th id="68">68</th><td>  <b>if</b> (<a class="local col3 ref" href="#13ValVT" title='ValVT' data-ref="13ValVT">ValVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT14is512BitVectorEv" title='llvm::MVT::is512BitVector' data-ref="_ZNK4llvm3MVT14is512BitVectorEv">is512BitVector</a>()) {</td></tr>
<tr><th id="69">69</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="14RegListZMM" title='RegListZMM' data-type='const MCPhysReg []' data-ref="14RegListZMM">RegListZMM</dfn>[] = {X86::<span class='error' title="no member named &apos;ZMM0&apos; in namespace &apos;llvm::X86&apos;">ZMM0</span>, X86::<span class='error' title="no member named &apos;ZMM1&apos; in namespace &apos;llvm::X86&apos;">ZMM1</span>, X86::<span class='error' title="no member named &apos;ZMM2&apos; in namespace &apos;llvm::X86&apos;">ZMM2</span>,</td></tr>
<tr><th id="70">70</th><td>                                           X86::<span class='error' title="no member named &apos;ZMM3&apos; in namespace &apos;llvm::X86&apos;">ZMM3</span>, X86::<span class='error' title="no member named &apos;ZMM4&apos; in namespace &apos;llvm::X86&apos;">ZMM4</span>, X86::<span class='error' title="no member named &apos;ZMM5&apos; in namespace &apos;llvm::X86&apos;">ZMM5</span>};</td></tr>
<tr><th id="71">71</th><td>    <b>return</b> makeArrayRef(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(RegListZMM), <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(RegListZMM));</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <b>if</b> (<a class="local col3 ref" href="#13ValVT" title='ValVT' data-ref="13ValVT">ValVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT14is256BitVectorEv" title='llvm::MVT::is256BitVector' data-ref="_ZNK4llvm3MVT14is256BitVectorEv">is256BitVector</a>()) {</td></tr>
<tr><th id="75">75</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="15RegListYMM" title='RegListYMM' data-type='const MCPhysReg []' data-ref="15RegListYMM">RegListYMM</dfn>[] = {X86::<span class='error' title="no member named &apos;YMM0&apos; in namespace &apos;llvm::X86&apos;">YMM0</span>, X86::<span class='error' title="no member named &apos;YMM1&apos; in namespace &apos;llvm::X86&apos;">YMM1</span>, X86::<span class='error' title="no member named &apos;YMM2&apos; in namespace &apos;llvm::X86&apos;">YMM2</span>,</td></tr>
<tr><th id="76">76</th><td>                                           X86::<span class='error' title="no member named &apos;YMM3&apos; in namespace &apos;llvm::X86&apos;">YMM3</span>, X86::<span class='error' title="no member named &apos;YMM4&apos; in namespace &apos;llvm::X86&apos;">YMM4</span>, X86::<span class='error' title="no member named &apos;YMM5&apos; in namespace &apos;llvm::X86&apos;">YMM5</span>};</td></tr>
<tr><th id="77">77</th><td>    <b>return</b> makeArrayRef(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(RegListYMM), <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(RegListYMM));</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="16RegListXMM" title='RegListXMM' data-type='const MCPhysReg []' data-ref="16RegListXMM">RegListXMM</dfn>[] = {X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM1&apos; in namespace &apos;llvm::X86&apos;">XMM1</span>, X86::<span class='error' title="no member named &apos;XMM2&apos; in namespace &apos;llvm::X86&apos;">XMM2</span>,</td></tr>
<tr><th id="81">81</th><td>                                         X86::<span class='error' title="no member named &apos;XMM3&apos; in namespace &apos;llvm::X86&apos;">XMM3</span>, X86::<span class='error' title="no member named &apos;XMM4&apos; in namespace &apos;llvm::X86&apos;">XMM4</span>, X86::<span class='error' title="no member named &apos;XMM5&apos; in namespace &apos;llvm::X86&apos;">XMM5</span>};</td></tr>
<tr><th id="82">82</th><td>  <b>return</b> makeArrayRef(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(RegListXMM), <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(RegListXMM));</td></tr>
<tr><th id="83">83</th><td>}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="tu decl def" id="_ZL27CC_X86_64_VectorCallGetGPRsv" title='CC_X86_64_VectorCallGetGPRs' data-type='ArrayRef&lt;MCPhysReg&gt; CC_X86_64_VectorCallGetGPRs()' data-ref="_ZL27CC_X86_64_VectorCallGetGPRsv">CC_X86_64_VectorCallGetGPRs</dfn>() {</td></tr>
<tr><th id="86">86</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="17RegListGPR" title='RegListGPR' data-type='const MCPhysReg []' data-ref="17RegListGPR">RegListGPR</dfn>[] = {X86::<span class='error' title="no member named &apos;RCX&apos; in namespace &apos;llvm::X86&apos;">RCX</span>, X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>, X86::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::X86&apos;">R8</span>, X86::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::X86&apos;">R9</span>};</td></tr>
<tr><th id="87">87</th><td>  <b>return</b> makeArrayRef(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(RegListGPR), <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(RegListGPR));</td></tr>
<tr><th id="88">88</th><td>}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL31CC_X86_VectorCallAssignRegisterRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_X86_VectorCallAssignRegister' data-type='bool CC_X86_VectorCallAssignRegister(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL31CC_X86_VectorCallAssignRegisterRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_X86_VectorCallAssignRegister</dfn>(<em>unsigned</em> &amp;<dfn class="local col8 decl" id="18ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="18ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col9 decl" id="19ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="19ValVT">ValVT</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                            <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col0 decl" id="20LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="20LocVT">LocVT</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> &amp;<dfn class="local col1 decl" id="21LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="21LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                            <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col2 decl" id="22ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="22ArgFlags">ArgFlags</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col3 decl" id="23State" title='State' data-type='llvm::CCState &amp;' data-ref="23State">State</dfn>) {</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col4 decl" id="24RegList" title='RegList' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="24RegList">RegList</dfn> = <a class="tu ref" href="#_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE" title='CC_X86_VectorCallGetSSEs' data-use='c' data-ref="_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE">CC_X86_VectorCallGetSSEs</a>(<a class="local col9 ref" href="#19ValVT" title='ValVT' data-ref="19ValVT">ValVT</a>);</td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <dfn class="local col5 decl" id="25Is64bit" title='Is64bit' data-type='bool' data-ref="25Is64bit">Is64bit</dfn> = <span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::X86Subtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;&gt;(</td></tr>
<tr><th id="98">98</th><td>                     <a class="local col3 ref" href="#23State" title='State' data-ref="23State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>())</td></tr>
<tr><th id="99">99</th><td>                     .<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="26Reg" title='Reg' data-type='unsigned short' data-ref="26Reg">Reg</dfn> : <a class="local col4 ref" href="#24RegList" title='RegList' data-ref="24RegList">RegList</a>) {</td></tr>
<tr><th id="102">102</th><td>    <i>// If the register is not marked as allocated - assign to it.</i></td></tr>
<tr><th id="103">103</th><td>    <b>if</b> (!<a class="local col3 ref" href="#23State" title='State' data-ref="23State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState11isAllocatedEj" title='llvm::CCState::isAllocated' data-ref="_ZNK4llvm7CCState11isAllocatedEj">isAllocated</a>(<a class="local col6 ref" href="#26Reg" title='Reg' data-ref="26Reg">Reg</a>)) {</td></tr>
<tr><th id="104">104</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="27AssigedReg" title='AssigedReg' data-type='unsigned int' data-ref="27AssigedReg">AssigedReg</dfn> = <a class="local col3 ref" href="#23State" title='State' data-ref="23State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col6 ref" href="#26Reg" title='Reg' data-ref="26Reg">Reg</a>);</td></tr>
<tr><th id="105">105</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AssigedReg == Reg &amp;&amp; &quot;Expecting a valid register allocation&quot;) ? void (0) : __assert_fail (&quot;AssigedReg == Reg &amp;&amp; \&quot;Expecting a valid register allocation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86CallingConv.cpp&quot;, 105, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#27AssigedReg" title='AssigedReg' data-ref="27AssigedReg">AssigedReg</a> == <a class="local col6 ref" href="#26Reg" title='Reg' data-ref="26Reg">Reg</a> &amp;&amp; <q>"Expecting a valid register allocation"</q>);</td></tr>
<tr><th id="106">106</th><td>      <a class="local col3 ref" href="#23State" title='State' data-ref="23State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(</td></tr>
<tr><th id="107">107</th><td>          <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE" title='llvm::CCValAssign::getReg' data-ref="_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE">getReg</a>(<a class="local col8 ref" href="#18ValNo" title='ValNo' data-ref="18ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#19ValVT" title='ValVT' data-ref="19ValVT">ValVT</a>, <a class="local col7 ref" href="#27AssigedReg" title='AssigedReg' data-ref="27AssigedReg">AssigedReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#20LocVT" title='LocVT' data-ref="20LocVT">LocVT</a>, <a class="local col1 ref" href="#21LocInfo" title='LocInfo' data-ref="21LocInfo">LocInfo</a>));</td></tr>
<tr><th id="108">108</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="109">109</th><td>    }</td></tr>
<tr><th id="110">110</th><td>    <i>// If the register is marked as shadow allocated - assign to it.</i></td></tr>
<tr><th id="111">111</th><td>    <b>if</b> (<a class="local col5 ref" href="#25Is64bit" title='Is64bit' data-ref="25Is64bit">Is64bit</a> &amp;&amp; <a class="local col3 ref" href="#23State" title='State' data-ref="23State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState20IsShadowAllocatedRegEj" title='llvm::CCState::IsShadowAllocatedReg' data-ref="_ZNK4llvm7CCState20IsShadowAllocatedRegEj">IsShadowAllocatedReg</a>(<a class="local col6 ref" href="#26Reg" title='Reg' data-ref="26Reg">Reg</a>)) {</td></tr>
<tr><th id="112">112</th><td>      <a class="local col3 ref" href="#23State" title='State' data-ref="23State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE" title='llvm::CCValAssign::getReg' data-ref="_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE">getReg</a>(<a class="local col8 ref" href="#18ValNo" title='ValNo' data-ref="18ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#19ValVT" title='ValVT' data-ref="19ValVT">ValVT</a>, <a class="local col6 ref" href="#26Reg" title='Reg' data-ref="26Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#20LocVT" title='LocVT' data-ref="20LocVT">LocVT</a>, <a class="local col1 ref" href="#21LocInfo" title='LocInfo' data-ref="21LocInfo">LocInfo</a>));</td></tr>
<tr><th id="113">113</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="114">114</th><td>    }</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Clang should ensure that hva marked vectors will have &quot; &quot;an available register.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86CallingConv.cpp&quot;, 118)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Clang should ensure that hva marked vectors will have "</q></td></tr>
<tr><th id="118">118</th><td>                   <q>"an available register."</q>);</td></tr>
<tr><th id="119">119</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i class="doc" data-doc="_ZL20CC_X86_64_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// Vectorcall calling convention has special handling for vector types or</i></td></tr>
<tr><th id="123">123</th><td><i class="doc" data-doc="_ZL20CC_X86_64_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// HVA for 64 bit arch.</i></td></tr>
<tr><th id="124">124</th><td><i class="doc" data-doc="_ZL20CC_X86_64_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// For HVAs shadow registers might be allocated on the first pass</i></td></tr>
<tr><th id="125">125</th><td><i class="doc" data-doc="_ZL20CC_X86_64_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// and actual XMM registers are allocated on the second pass.</i></td></tr>
<tr><th id="126">126</th><td><i class="doc" data-doc="_ZL20CC_X86_64_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// For vector types, actual XMM registers are allocated on the first pass.</i></td></tr>
<tr><th id="127">127</th><td><i class="doc" data-doc="_ZL20CC_X86_64_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// <span class="command">\return</span> true if registers were allocated and false otherwise.</i></td></tr>
<tr><th id="128">128</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20CC_X86_64_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_X86_64_VectorCall' data-type='bool CC_X86_64_VectorCall(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL20CC_X86_64_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_X86_64_VectorCall</dfn>(<em>unsigned</em> &amp;<dfn class="local col8 decl" id="28ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="28ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col9 decl" id="29ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="29ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col0 decl" id="30LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="30LocVT">LocVT</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> &amp;<dfn class="local col1 decl" id="31LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="31LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                 <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col2 decl" id="32ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="32ArgFlags">ArgFlags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col3 decl" id="33State" title='State' data-type='llvm::CCState &amp;' data-ref="33State">State</dfn>) {</td></tr>
<tr><th id="131">131</th><td>  <i>// On the second pass, go through the HVAs only.</i></td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (<a class="local col2 ref" href="#32ArgFlags" title='ArgFlags' data-ref="32ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy12isSecArgPassEv" title='llvm::ISD::ArgFlagsTy::isSecArgPass' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12isSecArgPassEv">isSecArgPass</a>()) {</td></tr>
<tr><th id="133">133</th><td>    <b>if</b> (<a class="local col2 ref" href="#32ArgFlags" title='ArgFlags' data-ref="32ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv" title='llvm::ISD::ArgFlagsTy::isHva' data-ref="_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv">isHva</a>())</td></tr>
<tr><th id="134">134</th><td>      <b>return</b> <a class="tu ref" href="#_ZL31CC_X86_VectorCallAssignRegisterRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_X86_VectorCallAssignRegister' data-use='c' data-ref="_ZL31CC_X86_VectorCallAssignRegisterRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_X86_VectorCallAssignRegister</a>(<span class='refarg'><a class="local col8 ref" href="#28ValNo" title='ValNo' data-ref="28ValNo">ValNo</a></span>, <span class='refarg'><a class="local col9 ref" href="#29ValVT" title='ValVT' data-ref="29ValVT">ValVT</a></span>, <span class='refarg'><a class="local col0 ref" href="#30LocVT" title='LocVT' data-ref="30LocVT">LocVT</a></span>, <span class='refarg'><a class="local col1 ref" href="#31LocInfo" title='LocInfo' data-ref="31LocInfo">LocInfo</a></span>,</td></tr>
<tr><th id="135">135</th><td>                                             <span class='refarg'><a class="local col2 ref" href="#32ArgFlags" title='ArgFlags' data-ref="32ArgFlags">ArgFlags</a></span>, <span class='refarg'><a class="local col3 ref" href="#33State" title='State' data-ref="33State">State</a></span>);</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="137">137</th><td>  }</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i>// Process only vector types as defined by vectorcall spec:</i></td></tr>
<tr><th id="140">140</th><td><i>  // "A vector type is either a floating-point type, for example,</i></td></tr>
<tr><th id="141">141</th><td><i>  //  a float or double, or an SIMD vector type, for example, __m128 or __m256".</i></td></tr>
<tr><th id="142">142</th><td>  <b>if</b> (!(<a class="local col9 ref" href="#29ValVT" title='ValVT' data-ref="29ValVT">ValVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT15isFloatingPointEv" title='llvm::MVT::isFloatingPoint' data-ref="_ZNK4llvm3MVT15isFloatingPointEv">isFloatingPoint</a>() ||</td></tr>
<tr><th id="143">143</th><td>        (<a class="local col9 ref" href="#29ValVT" title='ValVT' data-ref="29ValVT">ValVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col9 ref" href="#29ValVT" title='ValVT' data-ref="29ValVT">ValVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <var>128</var>))) {</td></tr>
<tr><th id="144">144</th><td>    <i>// If R9 was already assigned it means that we are after the fourth element</i></td></tr>
<tr><th id="145">145</th><td><i>    // and because this is not an HVA / Vector type, we need to allocate</i></td></tr>
<tr><th id="146">146</th><td><i>    // shadow XMM register.</i></td></tr>
<tr><th id="147">147</th><td>    <b>if</b> (State.isAllocated(X86::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::X86&apos;">R9</span>)) {</td></tr>
<tr><th id="148">148</th><td>      <i>// Assign shadow XMM register.</i></td></tr>
<tr><th id="149">149</th><td>      (<em>void</em>)<a class="local col3 ref" href="#33State" title='State' data-ref="33State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE">AllocateReg</a>(<a class="tu ref" href="#_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE" title='CC_X86_VectorCallGetSSEs' data-use='c' data-ref="_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE">CC_X86_VectorCallGetSSEs</a>(<a class="local col9 ref" href="#29ValVT" title='ValVT' data-ref="29ValVT">ValVT</a>));</td></tr>
<tr><th id="150">150</th><td>    }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (!<a class="local col2 ref" href="#32ArgFlags" title='ArgFlags' data-ref="32ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv" title='llvm::ISD::ArgFlagsTy::isHva' data-ref="_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv">isHva</a>() || <a class="local col2 ref" href="#32ArgFlags" title='ArgFlags' data-ref="32ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy10isHvaStartEv" title='llvm::ISD::ArgFlagsTy::isHvaStart' data-ref="_ZNK4llvm3ISD10ArgFlagsTy10isHvaStartEv">isHvaStart</a>()) {</td></tr>
<tr><th id="156">156</th><td>    <i>// Assign shadow GPR register.</i></td></tr>
<tr><th id="157">157</th><td>    (<em>void</em>)<a class="local col3 ref" href="#33State" title='State' data-ref="33State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE">AllocateReg</a>(<a class="tu ref" href="#_ZL27CC_X86_64_VectorCallGetGPRsv" title='CC_X86_64_VectorCallGetGPRs' data-use='c' data-ref="_ZL27CC_X86_64_VectorCallGetGPRsv">CC_X86_64_VectorCallGetGPRs</a>());</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>    <i>// Assign XMM register - (shadow for HVA and non-shadow for non HVA).</i></td></tr>
<tr><th id="160">160</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col4 decl" id="34Reg" title='Reg' data-type='unsigned int' data-ref="34Reg"><a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a></dfn> = <a class="local col3 ref" href="#33State" title='State' data-ref="33State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE">AllocateReg</a>(<a class="tu ref" href="#_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE" title='CC_X86_VectorCallGetSSEs' data-use='c' data-ref="_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE">CC_X86_VectorCallGetSSEs</a>(<a class="local col9 ref" href="#29ValVT" title='ValVT' data-ref="29ValVT">ValVT</a>))) {</td></tr>
<tr><th id="161">161</th><td>      <i>// In Vectorcall Calling convention, additional shadow stack can be</i></td></tr>
<tr><th id="162">162</th><td><i>      // created on top of the basic 32 bytes of win64.</i></td></tr>
<tr><th id="163">163</th><td><i>      // It can happen if the fifth or sixth argument is vector type or HVA.</i></td></tr>
<tr><th id="164">164</th><td><i>      // At that case for each argument a shadow stack of 8 bytes is allocated.</i></td></tr>
<tr><th id="165">165</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="35TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="35TRI">TRI</dfn> =</td></tr>
<tr><th id="166">166</th><td>          <a class="local col3 ref" href="#33State" title='State' data-ref="33State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="167">167</th><td>      <b>if</b> (TRI-&gt;regsOverlap(Reg, X86::<span class='error' title="no member named &apos;XMM4&apos; in namespace &apos;llvm::X86&apos;">XMM4</span>) ||</td></tr>
<tr><th id="168">168</th><td>          TRI-&gt;regsOverlap(Reg, X86::<span class='error' title="no member named &apos;XMM5&apos; in namespace &apos;llvm::X86&apos;">XMM5</span>))</td></tr>
<tr><th id="169">169</th><td>        <a class="local col3 ref" href="#33State" title='State' data-ref="33State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjj" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjj">AllocateStack</a>(<var>8</var>, <var>8</var>);</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>      <b>if</b> (!<a class="local col2 ref" href="#32ArgFlags" title='ArgFlags' data-ref="32ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv" title='llvm::ISD::ArgFlagsTy::isHva' data-ref="_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv">isHva</a>()) {</td></tr>
<tr><th id="172">172</th><td>        <a class="local col3 ref" href="#33State" title='State' data-ref="33State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE" title='llvm::CCValAssign::getReg' data-ref="_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE">getReg</a>(<a class="local col8 ref" href="#28ValNo" title='ValNo' data-ref="28ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#29ValVT" title='ValVT' data-ref="29ValVT">ValVT</a>, <a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#30LocVT" title='LocVT' data-ref="30LocVT">LocVT</a>, <a class="local col1 ref" href="#31LocInfo" title='LocInfo' data-ref="31LocInfo">LocInfo</a>));</td></tr>
<tr><th id="173">173</th><td>        <b>return</b> <b>true</b>; <i>// Allocated a register - Stop the search.</i></td></tr>
<tr><th id="174">174</th><td>      }</td></tr>
<tr><th id="175">175</th><td>    }</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i>// If this is an HVA - Stop the search,</i></td></tr>
<tr><th id="179">179</th><td><i>  // otherwise continue the search.</i></td></tr>
<tr><th id="180">180</th><td>  <b>return</b> <a class="local col2 ref" href="#32ArgFlags" title='ArgFlags' data-ref="32ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv" title='llvm::ISD::ArgFlagsTy::isHva' data-ref="_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv">isHva</a>();</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="_ZL20CC_X86_32_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// Vectorcall calling convention has special handling for vector types or</i></td></tr>
<tr><th id="184">184</th><td><i class="doc" data-doc="_ZL20CC_X86_32_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// HVA for 32 bit arch.</i></td></tr>
<tr><th id="185">185</th><td><i class="doc" data-doc="_ZL20CC_X86_32_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// For HVAs actual XMM registers are allocated on the second pass.</i></td></tr>
<tr><th id="186">186</th><td><i class="doc" data-doc="_ZL20CC_X86_32_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// For vector types, actual XMM registers are allocated on the first pass.</i></td></tr>
<tr><th id="187">187</th><td><i class="doc" data-doc="_ZL20CC_X86_32_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// <span class="command">\return</span> true if registers were allocated and false otherwise.</i></td></tr>
<tr><th id="188">188</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20CC_X86_32_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_X86_32_VectorCall' data-type='bool CC_X86_32_VectorCall(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL20CC_X86_32_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_X86_32_VectorCall</dfn>(<em>unsigned</em> &amp;<dfn class="local col6 decl" id="36ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="36ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col7 decl" id="37ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="37ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col8 decl" id="38LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="38LocVT">LocVT</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> &amp;<dfn class="local col9 decl" id="39LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="39LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                 <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col0 decl" id="40ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="40ArgFlags">ArgFlags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col1 decl" id="41State" title='State' data-type='llvm::CCState &amp;' data-ref="41State">State</dfn>) {</td></tr>
<tr><th id="191">191</th><td>  <i>// On the second pass, go through the HVAs only.</i></td></tr>
<tr><th id="192">192</th><td>  <b>if</b> (<a class="local col0 ref" href="#40ArgFlags" title='ArgFlags' data-ref="40ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy12isSecArgPassEv" title='llvm::ISD::ArgFlagsTy::isSecArgPass' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12isSecArgPassEv">isSecArgPass</a>()) {</td></tr>
<tr><th id="193">193</th><td>    <b>if</b> (<a class="local col0 ref" href="#40ArgFlags" title='ArgFlags' data-ref="40ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv" title='llvm::ISD::ArgFlagsTy::isHva' data-ref="_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv">isHva</a>())</td></tr>
<tr><th id="194">194</th><td>      <b>return</b> <a class="tu ref" href="#_ZL31CC_X86_VectorCallAssignRegisterRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_X86_VectorCallAssignRegister' data-use='c' data-ref="_ZL31CC_X86_VectorCallAssignRegisterRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_X86_VectorCallAssignRegister</a>(<span class='refarg'><a class="local col6 ref" href="#36ValNo" title='ValNo' data-ref="36ValNo">ValNo</a></span>, <span class='refarg'><a class="local col7 ref" href="#37ValVT" title='ValVT' data-ref="37ValVT">ValVT</a></span>, <span class='refarg'><a class="local col8 ref" href="#38LocVT" title='LocVT' data-ref="38LocVT">LocVT</a></span>, <span class='refarg'><a class="local col9 ref" href="#39LocInfo" title='LocInfo' data-ref="39LocInfo">LocInfo</a></span>,</td></tr>
<tr><th id="195">195</th><td>                                             <span class='refarg'><a class="local col0 ref" href="#40ArgFlags" title='ArgFlags' data-ref="40ArgFlags">ArgFlags</a></span>, <span class='refarg'><a class="local col1 ref" href="#41State" title='State' data-ref="41State">State</a></span>);</td></tr>
<tr><th id="196">196</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i>// Process only vector types as defined by vectorcall spec:</i></td></tr>
<tr><th id="200">200</th><td><i>  // "A vector type is either a floating point type, for example,</i></td></tr>
<tr><th id="201">201</th><td><i>  //  a float or double, or an SIMD vector type, for example, __m128 or __m256".</i></td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (!(<a class="local col7 ref" href="#37ValVT" title='ValVT' data-ref="37ValVT">ValVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT15isFloatingPointEv" title='llvm::MVT::isFloatingPoint' data-ref="_ZNK4llvm3MVT15isFloatingPointEv">isFloatingPoint</a>() ||</td></tr>
<tr><th id="203">203</th><td>        (<a class="local col7 ref" href="#37ValVT" title='ValVT' data-ref="37ValVT">ValVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col7 ref" href="#37ValVT" title='ValVT' data-ref="37ValVT">ValVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <var>128</var>))) {</td></tr>
<tr><th id="204">204</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="205">205</th><td>  }</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (<a class="local col0 ref" href="#40ArgFlags" title='ArgFlags' data-ref="40ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv" title='llvm::ISD::ArgFlagsTy::isHva' data-ref="_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv">isHva</a>())</td></tr>
<tr><th id="208">208</th><td>    <b>return</b> <b>true</b>; <i>// If this is an HVA - Stop the search.</i></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i>// Assign XMM register.</i></td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (<em>unsigned</em> <dfn class="local col2 decl" id="42Reg" title='Reg' data-type='unsigned int' data-ref="42Reg"><a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg">Reg</a></dfn> = <a class="local col1 ref" href="#41State" title='State' data-ref="41State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE">AllocateReg</a>(<a class="tu ref" href="#_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE" title='CC_X86_VectorCallGetSSEs' data-use='c' data-ref="_ZL24CC_X86_VectorCallGetSSEsRKN4llvm3MVTE">CC_X86_VectorCallGetSSEs</a>(<a class="local col7 ref" href="#37ValVT" title='ValVT' data-ref="37ValVT">ValVT</a>))) {</td></tr>
<tr><th id="212">212</th><td>    <a class="local col1 ref" href="#41State" title='State' data-ref="41State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE" title='llvm::CCValAssign::getReg' data-ref="_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE">getReg</a>(<a class="local col6 ref" href="#36ValNo" title='ValNo' data-ref="36ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#37ValVT" title='ValVT' data-ref="37ValVT">ValVT</a>, <a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#38LocVT" title='LocVT' data-ref="38LocVT">LocVT</a>, <a class="local col9 ref" href="#39LocInfo" title='LocInfo' data-ref="39LocInfo">LocInfo</a>));</td></tr>
<tr><th id="213">213</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i>// In case we did not find an available XMM register for a vector -</i></td></tr>
<tr><th id="217">217</th><td><i>  // pass it indirectly.</i></td></tr>
<tr><th id="218">218</th><td><i>  // It is similar to CCPassIndirect, with the addition of inreg.</i></td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (!<a class="local col7 ref" href="#37ValVT" title='ValVT' data-ref="37ValVT">ValVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT15isFloatingPointEv" title='llvm::MVT::isFloatingPoint' data-ref="_ZNK4llvm3MVT15isFloatingPointEv">isFloatingPoint</a>()) {</td></tr>
<tr><th id="220">220</th><td>    <a class="local col8 ref" href="#38LocVT" title='LocVT' data-ref="38LocVT">LocVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="221">221</th><td>    <a class="local col9 ref" href="#39LocInfo" title='LocInfo' data-ref="39LocInfo">LocInfo</a> = <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Indirect" title='llvm::CCValAssign::LocInfo::Indirect' data-ref="llvm::CCValAssign::LocInfo::Indirect">Indirect</a>;</td></tr>
<tr><th id="222">222</th><td>    <a class="local col0 ref" href="#40ArgFlags" title='ArgFlags' data-ref="40ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy8setInRegEv" title='llvm::ISD::ArgFlagsTy::setInReg' data-ref="_ZN4llvm3ISD10ArgFlagsTy8setInRegEv">setInReg</a>();</td></tr>
<tr><th id="223">223</th><td>  }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <b>return</b> <b>false</b>; <i>// No register was assigned - Continue the search.</i></td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19CC_X86_AnyReg_ErrorRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_X86_AnyReg_Error' data-type='bool CC_X86_AnyReg_Error(unsigned int &amp; , llvm::MVT &amp; , llvm::MVT &amp; , CCValAssign::LocInfo &amp; , ISD::ArgFlagsTy &amp; , llvm::CCState &amp; )' data-ref="_ZL19CC_X86_AnyReg_ErrorRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_X86_AnyReg_Error</dfn>(<em>unsigned</em> &amp;, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;,</td></tr>
<tr><th id="229">229</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> &amp;, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;,</td></tr>
<tr><th id="230">230</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;) {</td></tr>
<tr><th id="231">231</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;The AnyReg calling convention is only supported by the &quot; &quot;stackmap and patchpoint intrinsics.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86CallingConv.cpp&quot;, 232)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"The AnyReg calling convention is only supported by the "</q></td></tr>
<tr><th id="232">232</th><td>                   <q>"stackmap and patchpoint intrinsics."</q>);</td></tr>
<tr><th id="233">233</th><td>  <i>// gracefully fallback to X86 C calling convention on Release builds.</i></td></tr>
<tr><th id="234">234</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18CC_X86_32_MCUInRegRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_X86_32_MCUInReg' data-type='bool CC_X86_32_MCUInReg(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL18CC_X86_32_MCUInRegRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_X86_32_MCUInReg</dfn>(<em>unsigned</em> &amp;<dfn class="local col3 decl" id="43ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="43ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col4 decl" id="44ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="44ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col5 decl" id="45LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="45LocVT">LocVT</dfn>,</td></tr>
<tr><th id="238">238</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> &amp;<dfn class="local col6 decl" id="46LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="46LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="239">239</th><td>                               <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col7 decl" id="47ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="47ArgFlags">ArgFlags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col8 decl" id="48State" title='State' data-type='llvm::CCState &amp;' data-ref="48State">State</dfn>) {</td></tr>
<tr><th id="240">240</th><td>  <i>// This is similar to CCAssignToReg&lt;[EAX, EDX, ECX]&gt;, but makes sure</i></td></tr>
<tr><th id="241">241</th><td><i>  // not to split i64 and double between a register and stack</i></td></tr>
<tr><th id="242">242</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="49RegList" title='RegList' data-type='const MCPhysReg [3]' data-ref="49RegList">RegList</dfn>[] = {<span class="namespace"><span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EAX&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::EAX" title='llvm::N86::EAX' data-ref="llvm::N86::EAX">EAX</a></span>, <span class="namespace"><span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EDX&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::EDX" title='llvm::N86::EDX' data-ref="llvm::N86::EDX">EDX</a></span>, <span class="namespace"><span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::ECX&apos;?">X86</span>::<a class="enum" href="MCTargetDesc/X86MCTargetDesc.h.html#llvm::N86::ECX" title='llvm::N86::ECX' data-ref="llvm::N86::ECX">ECX</a></span>};</td></tr>
<tr><th id="243">243</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="50NumRegs" title='NumRegs' data-type='const unsigned int' data-ref="50NumRegs">NumRegs</dfn> = <b>sizeof</b>(<a class="local col9 ref" href="#49RegList" title='RegList' data-ref="49RegList">RegList</a>) / <b>sizeof</b>(<a class="local col9 ref" href="#49RegList" title='RegList' data-ref="49RegList">RegList</a>[<var>0</var>]);</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>&gt; &amp;<dfn class="local col1 decl" id="51PendingMembers" title='PendingMembers' data-type='SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp;' data-ref="51PendingMembers">PendingMembers</dfn> = <a class="local col8 ref" href="#48State" title='State' data-ref="48State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState14getPendingLocsEv" title='llvm::CCState::getPendingLocs' data-ref="_ZN4llvm7CCState14getPendingLocsEv">getPendingLocs</a>();</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <i>// If this is the first part of an double/i64/i128, or if we're already</i></td></tr>
<tr><th id="248">248</th><td><i>  // in the middle of a split, add to the pending list. If this is not</i></td></tr>
<tr><th id="249">249</th><td><i>  // the end of the split, return, otherwise go on to process the pending</i></td></tr>
<tr><th id="250">250</th><td><i>  // list</i></td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="local col7 ref" href="#47ArgFlags" title='ArgFlags' data-ref="47ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isSplitEv" title='llvm::ISD::ArgFlagsTy::isSplit' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isSplitEv">isSplit</a>() || !<a class="local col1 ref" href="#51PendingMembers" title='PendingMembers' data-ref="51PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="252">252</th><td>    <a class="local col1 ref" href="#51PendingMembers" title='PendingMembers' data-ref="51PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(</td></tr>
<tr><th id="253">253</th><td>        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj" title='llvm::CCValAssign::getPending' data-ref="_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj">getPending</a>(<a class="local col3 ref" href="#43ValNo" title='ValNo' data-ref="43ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#44ValVT" title='ValVT' data-ref="44ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#45LocVT" title='LocVT' data-ref="45LocVT">LocVT</a>, <a class="local col6 ref" href="#46LocInfo" title='LocInfo' data-ref="46LocInfo">LocInfo</a>));</td></tr>
<tr><th id="254">254</th><td>    <b>if</b> (!<a class="local col7 ref" href="#47ArgFlags" title='ArgFlags' data-ref="47ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy10isSplitEndEv" title='llvm::ISD::ArgFlagsTy::isSplitEnd' data-ref="_ZNK4llvm3ISD10ArgFlagsTy10isSplitEndEv">isSplitEnd</a>())</td></tr>
<tr><th id="255">255</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="256">256</th><td>  }</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <i>// If there are no pending members, we are not in the middle of a split,</i></td></tr>
<tr><th id="259">259</th><td><i>  // so do the usual inreg stuff.</i></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col1 ref" href="#51PendingMembers" title='PendingMembers' data-ref="51PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="261">261</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col2 decl" id="52Reg" title='Reg' data-type='unsigned int' data-ref="52Reg"><a class="local col2 ref" href="#52Reg" title='Reg' data-ref="52Reg">Reg</a></dfn> = <a class="local col8 ref" href="#48State" title='State' data-ref="48State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegENS_8ArrayRefItEE">AllocateReg</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col9 ref" href="#49RegList" title='RegList' data-ref="49RegList">RegList</a>)) {</td></tr>
<tr><th id="262">262</th><td>      <a class="local col8 ref" href="#48State" title='State' data-ref="48State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE" title='llvm::CCValAssign::getReg' data-ref="_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE">getReg</a>(<a class="local col3 ref" href="#43ValNo" title='ValNo' data-ref="43ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#44ValVT" title='ValVT' data-ref="44ValVT">ValVT</a>, <a class="local col2 ref" href="#52Reg" title='Reg' data-ref="52Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#45LocVT" title='LocVT' data-ref="45LocVT">LocVT</a>, <a class="local col6 ref" href="#46LocInfo" title='LocInfo' data-ref="46LocInfo">LocInfo</a>));</td></tr>
<tr><th id="263">263</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="264">264</th><td>    }</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ArgFlags.isSplitEnd()) ? void (0) : __assert_fail (&quot;ArgFlags.isSplitEnd()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86CallingConv.cpp&quot;, 268, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#47ArgFlags" title='ArgFlags' data-ref="47ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy10isSplitEndEv" title='llvm::ISD::ArgFlagsTy::isSplitEnd' data-ref="_ZNK4llvm3ISD10ArgFlagsTy10isSplitEndEv">isSplitEnd</a>());</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i>// We now have the entire original argument in PendingMembers, so decide</i></td></tr>
<tr><th id="271">271</th><td><i>  // whether to use registers or the stack.</i></td></tr>
<tr><th id="272">272</th><td><i>  // Per the MCU ABI:</i></td></tr>
<tr><th id="273">273</th><td><i>  // a) To use registers, we need to have enough of them free to contain</i></td></tr>
<tr><th id="274">274</th><td><i>  // the entire argument.</i></td></tr>
<tr><th id="275">275</th><td><i>  // b) We never want to use more than 2 registers for a single argument.</i></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53FirstFree" title='FirstFree' data-type='unsigned int' data-ref="53FirstFree">FirstFree</dfn> = <a class="local col8 ref" href="#48State" title='State' data-ref="48State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState19getFirstUnallocatedENS_8ArrayRefItEE" title='llvm::CCState::getFirstUnallocated' data-ref="_ZNK4llvm7CCState19getFirstUnallocatedENS_8ArrayRefItEE">getFirstUnallocated</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col9 ref" href="#49RegList" title='RegList' data-ref="49RegList">RegList</a>);</td></tr>
<tr><th id="278">278</th><td>  <em>bool</em> <dfn class="local col4 decl" id="54UseRegs" title='UseRegs' data-type='bool' data-ref="54UseRegs">UseRegs</dfn> = <a class="local col1 ref" href="#51PendingMembers" title='PendingMembers' data-ref="51PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt;= <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<var>2U</var>, <a class="local col0 ref" href="#50NumRegs" title='NumRegs' data-ref="50NumRegs">NumRegs</a> - <a class="local col3 ref" href="#53FirstFree" title='FirstFree' data-ref="53FirstFree">FirstFree</a>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="55It" title='It' data-type='llvm::CCValAssign &amp;' data-ref="55It">It</dfn> : <a class="local col1 ref" href="#51PendingMembers" title='PendingMembers' data-ref="51PendingMembers">PendingMembers</a>) {</td></tr>
<tr><th id="281">281</th><td>    <b>if</b> (<a class="local col4 ref" href="#54UseRegs" title='UseRegs' data-ref="54UseRegs">UseRegs</a>)</td></tr>
<tr><th id="282">282</th><td>      <a class="local col5 ref" href="#55It" title='It' data-ref="55It">It</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign12convertToRegEj" title='llvm::CCValAssign::convertToReg' data-ref="_ZN4llvm11CCValAssign12convertToRegEj">convertToReg</a>(<a class="local col8 ref" href="#48State" title='State' data-ref="48State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col9 ref" href="#49RegList" title='RegList' data-ref="49RegList">RegList</a>[<a class="local col3 ref" href="#53FirstFree" title='FirstFree' data-ref="53FirstFree">FirstFree</a>++]));</td></tr>
<tr><th id="283">283</th><td>    <b>else</b></td></tr>
<tr><th id="284">284</th><td>      <a class="local col5 ref" href="#55It" title='It' data-ref="55It">It</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign12convertToMemEj" title='llvm::CCValAssign::convertToMem' data-ref="_ZN4llvm11CCValAssign12convertToMemEj">convertToMem</a>(<a class="local col8 ref" href="#48State" title='State' data-ref="48State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjj" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjj">AllocateStack</a>(<var>4</var>, <var>4</var>));</td></tr>
<tr><th id="285">285</th><td>    <a class="local col8 ref" href="#48State" title='State' data-ref="48State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="local col5 ref" href="#55It" title='It' data-ref="55It">It</a>);</td></tr>
<tr><th id="286">286</th><td>  }</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <a class="local col1 ref" href="#51PendingMembers" title='PendingMembers' data-ref="51PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i class="doc" data-doc="_ZL11CC_X86_IntrRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// X86 interrupt handlers can only take one or two stack arguments, but if</i></td></tr>
<tr><th id="294">294</th><td><i class="doc" data-doc="_ZL11CC_X86_IntrRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// there are two arguments, they are in the opposite order from the standard</i></td></tr>
<tr><th id="295">295</th><td><i class="doc" data-doc="_ZL11CC_X86_IntrRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// convention. Therefore, we have to look at the argument count up front before</i></td></tr>
<tr><th id="296">296</th><td><i class="doc" data-doc="_ZL11CC_X86_IntrRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// allocating stack for each argument.</i></td></tr>
<tr><th id="297">297</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11CC_X86_IntrRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_X86_Intr' data-type='bool CC_X86_Intr(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL11CC_X86_IntrRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_X86_Intr</dfn>(<em>unsigned</em> &amp;<dfn class="local col6 decl" id="56ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="56ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col7 decl" id="57ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="57ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col8 decl" id="58LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="58LocVT">LocVT</dfn>,</td></tr>
<tr><th id="298">298</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> &amp;<dfn class="local col9 decl" id="59LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="59LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="299">299</th><td>                        <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col0 decl" id="60ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="60ArgFlags">ArgFlags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col1 decl" id="61State" title='State' data-type='llvm::CCState &amp;' data-ref="61State">State</dfn>) {</td></tr>
<tr><th id="300">300</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="62MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="62MF">MF</dfn> = <a class="local col1 ref" href="#61State" title='State' data-ref="61State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="301">301</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col3 decl" id="63ArgCount" title='ArgCount' data-type='size_t' data-ref="63ArgCount">ArgCount</dfn> = <a class="local col1 ref" href="#61State" title='State' data-ref="61State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8arg_sizeEv" title='llvm::Function::arg_size' data-ref="_ZNK4llvm8Function8arg_sizeEv">arg_size</a>();</td></tr>
<tr><th id="302">302</th><td>  <em>bool</em> <dfn class="local col4 decl" id="64Is64Bit" title='Is64Bit' data-type='bool' data-ref="64Is64Bit">Is64Bit</dfn> = <span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::X86Subtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;&gt;(<a class="local col2 ref" href="#62MF" title='MF' data-ref="62MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>()).<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="303">303</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="65SlotSize" title='SlotSize' data-type='unsigned int' data-ref="65SlotSize">SlotSize</dfn> = <a class="local col4 ref" href="#64Is64Bit" title='Is64Bit' data-ref="64Is64Bit">Is64Bit</a> ? <var>8</var> : <var>4</var>;</td></tr>
<tr><th id="304">304</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66Offset" title='Offset' data-type='unsigned int' data-ref="66Offset">Offset</dfn>;</td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="local col3 ref" href="#63ArgCount" title='ArgCount' data-ref="63ArgCount">ArgCount</a> == <var>1</var> &amp;&amp; <a class="local col6 ref" href="#56ValNo" title='ValNo' data-ref="56ValNo">ValNo</a> == <var>0</var>) {</td></tr>
<tr><th id="306">306</th><td>    <i>// If we have one argument, the argument is five stack slots big, at fixed</i></td></tr>
<tr><th id="307">307</th><td><i>    // offset zero.</i></td></tr>
<tr><th id="308">308</th><td>    <a class="local col6 ref" href="#66Offset" title='Offset' data-ref="66Offset">Offset</a> = <a class="local col1 ref" href="#61State" title='State' data-ref="61State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjj" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjj">AllocateStack</a>(<var>5</var> * <a class="local col5 ref" href="#65SlotSize" title='SlotSize' data-ref="65SlotSize">SlotSize</a>, <var>4</var>);</td></tr>
<tr><th id="309">309</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#63ArgCount" title='ArgCount' data-ref="63ArgCount">ArgCount</a> == <var>2</var> &amp;&amp; <a class="local col6 ref" href="#56ValNo" title='ValNo' data-ref="56ValNo">ValNo</a> == <var>0</var>) {</td></tr>
<tr><th id="310">310</th><td>    <i>// If we have two arguments, the stack slot is *after* the error code</i></td></tr>
<tr><th id="311">311</th><td><i>    // argument. Pretend it doesn't consume stack space, and account for it when</i></td></tr>
<tr><th id="312">312</th><td><i>    // we assign the second argument.</i></td></tr>
<tr><th id="313">313</th><td>    <a class="local col6 ref" href="#66Offset" title='Offset' data-ref="66Offset">Offset</a> = <a class="local col5 ref" href="#65SlotSize" title='SlotSize' data-ref="65SlotSize">SlotSize</a>;</td></tr>
<tr><th id="314">314</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#63ArgCount" title='ArgCount' data-ref="63ArgCount">ArgCount</a> == <var>2</var> &amp;&amp; <a class="local col6 ref" href="#56ValNo" title='ValNo' data-ref="56ValNo">ValNo</a> == <var>1</var>) {</td></tr>
<tr><th id="315">315</th><td>    <i>// If this is the second of two arguments, it must be the error code. It</i></td></tr>
<tr><th id="316">316</th><td><i>    // appears first on the stack, and is then followed by the five slot</i></td></tr>
<tr><th id="317">317</th><td><i>    // interrupt struct.</i></td></tr>
<tr><th id="318">318</th><td>    <a class="local col6 ref" href="#66Offset" title='Offset' data-ref="66Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="319">319</th><td>    (<em>void</em>)<a class="local col1 ref" href="#61State" title='State' data-ref="61State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjj" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjj">AllocateStack</a>(<var>6</var> * <a class="local col5 ref" href="#65SlotSize" title='SlotSize' data-ref="65SlotSize">SlotSize</a>, <var>4</var>);</td></tr>
<tr><th id="320">320</th><td>  } <b>else</b> {</td></tr>
<tr><th id="321">321</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"unsupported x86 interrupt prototype"</q>);</td></tr>
<tr><th id="322">322</th><td>  }</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <i>// FIXME: This should be accounted for in</i></td></tr>
<tr><th id="325">325</th><td><i>  // X86FrameLowering::getFrameIndexReference, not here.</i></td></tr>
<tr><th id="326">326</th><td>  <b>if</b> (<a class="local col4 ref" href="#64Is64Bit" title='Is64Bit' data-ref="64Is64Bit">Is64Bit</a> &amp;&amp; <a class="local col3 ref" href="#63ArgCount" title='ArgCount' data-ref="63ArgCount">ArgCount</a> == <var>2</var>)</td></tr>
<tr><th id="327">327</th><td>    <a class="local col6 ref" href="#66Offset" title='Offset' data-ref="66Offset">Offset</a> += <a class="local col5 ref" href="#65SlotSize" title='SlotSize' data-ref="65SlotSize">SlotSize</a>;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <a class="local col1 ref" href="#61State" title='State' data-ref="61State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign6getMemEjNS_3MVTEjS1_NS0_7LocInfoE" title='llvm::CCValAssign::getMem' data-ref="_ZN4llvm11CCValAssign6getMemEjNS_3MVTEjS1_NS0_7LocInfoE">getMem</a>(<a class="local col6 ref" href="#56ValNo" title='ValNo' data-ref="56ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#57ValVT" title='ValVT' data-ref="57ValVT">ValVT</a>, <a class="local col6 ref" href="#66Offset" title='Offset' data-ref="66Offset">Offset</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#58LocVT" title='LocVT' data-ref="58LocVT">LocVT</a>, <a class="local col9 ref" href="#59LocInfo" title='LocInfo' data-ref="59LocInfo">LocInfo</a>));</td></tr>
<tr><th id="330">330</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="331">331</th><td>}</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i>// Provides entry points of CC_X86 and RetCC_X86.</i></td></tr>
<tr><th id="334">334</th><td><u>#include <span class='error' title="&apos;X86GenCallingConv.inc&apos; file not found">"X86GenCallingConv.inc"</span></u></td></tr>
<tr><th id="335">335</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
