{
  "design": {
    "design_info": {
      "boundary_crc": "0x264DA5CF9BF51088",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0_bram": "",
      "xlconstant_0": "",
      "fsm_copy_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "addr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "data_in": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "web": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "DEBUG_state": {
        "direction": "O",
        "left": "5",
        "right": "0"
      }
    },
    "components": {
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_bram_0\\design_1_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "fsm_copy_0": {
        "vlnv": "xilinx.com:module_ref:fsm_copy:1.0",
        "xci_name": "design_1_fsm_copy_0_0",
        "xci_path": "ip\\design_1_fsm_copy_0_0\\design_1_fsm_copy_0_0.xci",
        "inst_hier_path": "fsm_copy_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fsm_copy",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "addr_sp_bram": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "enable_sp_bram": {
            "direction": "O"
          },
          "data_out_sp_bram": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "w_enable_sp_bram": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "data_in_sp_bram": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DEBUG_state": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "addr_1": {
        "ports": [
          "addr",
          "axi_bram_ctrl_0_bram/addrb"
        ]
      },
      "axi_bram_ctrl_0_bram_douta": {
        "ports": [
          "axi_bram_ctrl_0_bram/douta",
          "fsm_copy_0/data_out_sp_bram"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "axi_bram_ctrl_0_bram/clka",
          "axi_bram_ctrl_0_bram/clkb",
          "fsm_copy_0/clk"
        ]
      },
      "data_in_1": {
        "ports": [
          "data_in",
          "axi_bram_ctrl_0_bram/dinb"
        ]
      },
      "fsm_copy_0_DEBUG_state": {
        "ports": [
          "fsm_copy_0/DEBUG_state",
          "DEBUG_state"
        ]
      },
      "fsm_copy_0_addr_sp_bram": {
        "ports": [
          "fsm_copy_0/addr_sp_bram",
          "axi_bram_ctrl_0_bram/addra"
        ]
      },
      "fsm_copy_0_data_in_sp_bram": {
        "ports": [
          "fsm_copy_0/data_in_sp_bram",
          "axi_bram_ctrl_0_bram/dina"
        ]
      },
      "fsm_copy_0_enable_sp_bram": {
        "ports": [
          "fsm_copy_0/enable_sp_bram",
          "axi_bram_ctrl_0_bram/ena",
          "axi_bram_ctrl_0_bram/enb"
        ]
      },
      "fsm_copy_0_w_enable_sp_bram": {
        "ports": [
          "fsm_copy_0/w_enable_sp_bram",
          "axi_bram_ctrl_0_bram/wea"
        ]
      },
      "web_1": {
        "ports": [
          "web",
          "axi_bram_ctrl_0_bram/web"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "axi_bram_ctrl_0_bram/rsta",
          "axi_bram_ctrl_0_bram/rstb"
        ]
      }
    }
  }
}