
*** Running vivado
    with args -log Mult_adders.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mult_adders.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Mult_adders.tcl -notrace
Command: synth_design -top Mult_adders -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 700.758 ; gain = 177.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mult_adders' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:42]
INFO: [Synth 8-3491] module 'adder4b' declared at 'D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/adder.vhd:4' bound to instance 'adder1' of component 'adder4b' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:52]
INFO: [Synth 8-638] synthesizing module 'adder4b' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/adder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'adder4b' (1#1) [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/adder.vhd:9]
INFO: [Synth 8-3491] module 'adder4b' declared at 'D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/adder.vhd:4' bound to instance 'adder2' of component 'adder4b' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:56]
INFO: [Synth 8-3491] module 'adder4b' declared at 'D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/adder.vhd:4' bound to instance 'adder3' of component 'adder4b' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Mult_adders' (2#1) [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.742 ; gain = 240.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 763.742 ; gain = 240.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 763.742 ; gain = 240.145
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Pogramas/practica_3/practica_3.srcs/constrs_1/imports/Practica_2/Basys3_Master.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clk_pin' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Pogramas/practica_3/practica_3.srcs/constrs_1/imports/Practica_2/Basys3_Master.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '0.00' is not supported in the xdc constraint file. [D:/Pogramas/practica_3/practica_3.srcs/constrs_1/imports/Practica_2/Basys3_Master.xdc:27]
Finished Parsing XDC File [D:/Pogramas/practica_3/practica_3.srcs/constrs_1/imports/Practica_2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Pogramas/practica_3/practica_3.srcs/constrs_1/imports/Practica_2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Mult_adders_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Mult_adders_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 830.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 830.344 ; gain = 306.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 830.344 ; gain = 306.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 830.344 ; gain = 306.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 830.344 ; gain = 306.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder4b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[4] with 1st driver pin 'X_u10_inferred/X_u104_out[3]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[4] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[4] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[3] with 1st driver pin 'X_u10_inferred/X_u104_out[2]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[3] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[3] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[2] with 1st driver pin 'X_u10_inferred/X_u104_out[1]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[2] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[2] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[1] with 1st driver pin 'X_u10_inferred/X_u104_out[0]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[1] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[1] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u102_out[3] with 1st driver pin 'X_u10_inferred__0/X_u102_out[3]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u102_out[3] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net X_u102_out[3] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u102_out[2] with 1st driver pin 'X_u10_inferred__0/X_u102_out[2]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u102_out[2] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net X_u102_out[2] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u102_out[1] with 1st driver pin 'X_u10_inferred__0/X_u102_out[1]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u102_out[1] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net X_u102_out[1] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u102_out[0] with 1st driver pin 'X_u10_inferred__0/X_u102_out[0]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u102_out[0] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net X_u102_out[0] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u10[3] with 1st driver pin 'X_u10_inferred__1/X_u10[3]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u10[3] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net X_u10[3] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u10[2] with 1st driver pin 'X_u10_inferred__1/X_u10[2]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u10[2] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net X_u10[2] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u10[1] with 1st driver pin 'X_u10_inferred__1/X_u10[1]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u10[1] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net X_u10[1] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u10[0] with 1st driver pin 'X_u10_inferred__1/X_u10[0]' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X_u10[0] with 2nd driver pin 'GND' [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net X_u10[0] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pogramas/practica_3/practica_3.srcs/sources_1/new/Mult_adders.vhd:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 830.344 ; gain = 306.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 848.539 ; gain = 324.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\adder1/i_3 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\adder2/i_11 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\adder1/i_4 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\adder2/i_12 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\adder1/i_5 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\adder2/i_13 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\adder1/i_6 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\adder2/i_14 /O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder2/i_15 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder2/i_14 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder3/i_21 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder1/i_6 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder2/i_13 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder3/i_20 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder1/i_5 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder2/i_12 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder3/i_19 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder1/i_4 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder2/i_11 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder3/i_18 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder1/i_3 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder2/i_10 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder2/i_9 ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_0/\adder2/i_8 ' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 858.086 ; gain = 334.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 858.090 ; gain = 334.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 873.992 ; gain = 350.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 873.992 ; gain = 350.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 873.992 ; gain = 350.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 873.992 ; gain = 350.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 873.992 ; gain = 350.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 873.992 ; gain = 350.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     4|
|2     |IBUF  |     5|
|3     |OBUF  |     4|
|4     |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 873.992 ; gain = 350.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 873.992 ; gain = 283.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 873.992 ; gain = 350.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 8 Warnings, 37 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 890.613 ; gain = 590.371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Pogramas/practica_3/practica_3.runs/synth_1/Mult_adders.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mult_adders_utilization_synth.rpt -pb Mult_adders_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 22:24:32 2020...
