Designed and implemented a RISC MIPS32 processor in Verilog, demonstrating efficient instruction execution through pipelining and effective management of data hazards.
The project showcases a functional and optimized pipeline realization of the MIPS32 architecture, advancing understanding in computer architecture and digital design
