<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PARTrace">
        <Message>
            <ID>70061015</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLKOP</Dynamic>
            <Dynamic>clocks/PLL/PLLInst_0</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>1100644</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.lpf(28): Semantic error in &quot;IOBUF PORT &quot;tenmegclock&quot; PULLMODE=NONE IO_TYPE=LVCMOS33 ;&quot;: </Dynamic>
            <Dynamic>tenmegclock</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.lpf</Navigation>
            <Navigation>28</Navigation>
        </Message>
        <Message>
            <ID>1166064</ID>
            <Severity>Warning</Severity>
            <Dynamic>input</Dynamic>
            <Dynamic>tenmegclock</Dynamic>
        </Message>
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>POPtimers/counterreset</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>tenmegclock</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg112112/pmi_ram_dpXbnonesadr11211211401afe_0_0_0</Dynamic>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>2120344</ID>
            <Severity>Info</Severity>
            <Dynamic>3</Dynamic>
        </Message>
        <Message>
            <ID>2120346</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(1,8-1,19) (VERI-1018) compiling module 'TinyFPGA_A2'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(1,1-124,10) (VERI-9000) elaborating module 'TinyFPGA_A2'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v(13,1-45,11) (VERI-9000) elaborating module 'clocks_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v</Navigation>
            <Navigation>13</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v(1,1-112,10) (VERI-9000) elaborating module 'POPtimers_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(4,1-26,11) (VERI-9000) elaborating module 'slow_clock_pulse_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v</Navigation>
            <Navigation>4</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(30,2-43,10) (VERI-9000) elaborating module 'quad_state_machine_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v</Navigation>
            <Navigation>30</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v(8,1-94,10) (VERI-9000) elaborating module 'DIV4PLL_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v</Navigation>
            <Navigation>8</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v(2,1-25,11) (VERI-9000) elaborating module 'count_n_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v</Navigation>
            <Navigation>2</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_2'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_3'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_4'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_5'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_6'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_7'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_8'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_9'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_10'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module 'comparator_uniq_11'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(2,1-37,10) (VERI-9000) elaborating module 'countupdownpreload_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v</Navigation>
            <Navigation>2</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(2,1-37,10) (VERI-9000) elaborating module 'countupdownpreload_uniq_2'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v</Navigation>
            <Navigation>2</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(40,1-57,10) (VERI-9000) elaborating module 'single_period_pulse_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v</Navigation>
            <Navigation>40</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(40,1-57,10) (VERI-9000) elaborating module 'single_period_pulse_uniq_2'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v</Navigation>
            <Navigation>40</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(60,1-72,10) (VERI-9000) elaborating module 'd_flip_flop_uniq_1'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v</Navigation>
            <Navigation>60</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(60,1-72,10) (VERI-9000) elaborating module 'd_flip_flop_uniq_2'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v</Navigation>
            <Navigation>60</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(60,1-72,10) (VERI-9000) elaborating module 'd_flip_flop_uniq_3'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v</Navigation>
            <Navigation>60</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(60,1-72,10) (VERI-9000) elaborating module 'd_flip_flop_uniq_4'</Dynamic>
            <Navigation>C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v</Navigation>
            <Navigation>60</Navigation>
        </Message>
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>tenmegclock</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>tenmegclock</Dynamic>
        </Message>
        <Message>
            <ID>35935013</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v(1632): </Dynamic>
            <Dynamic>\POPtimers/piecounter/count_i0</Dynamic>
            <Navigation>c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v</Navigation>
            <Navigation>1632</Navigation>
        </Message>
        <Message>
            <ID>35935013</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v(1670): </Dynamic>
            <Dynamic>\POPtimers/freepcounter/count_i0</Dynamic>
            <Navigation>c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v</Navigation>
            <Navigation>1670</Navigation>
        </Message>
        <Message>
            <ID>35001752</ID>
            <Severity>Warning</Severity>
            <Dynamic>\TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr[0]_168</Dynamic>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tenmegclock</Dynamic>
            <Navigation>tenmegclock</Navigation>
        </Message>
        <Message>
            <ID>1166064</ID>
            <Severity>Warning</Severity>
            <Dynamic>input</Dynamic>
            <Dynamic>tenmegclock</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>TinyFPGA_A2_reveal_coretop_instance/jupdate[0]</Dynamic>
            <Navigation>TinyFPGA_A2_reveal_coretop_instance/jupdate[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/tdoa</Dynamic>
            <Navigation>xo2chub/tdoa</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/cdn</Dynamic>
            <Navigation>xo2chub/cdn</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/ip_enable[15]</Dynamic>
            <Navigation>xo2chub/ip_enable[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/genblk7.un1_jtagf_u</Dynamic>
            <Navigation>xo2chub/genblk7.un1_jtagf_u</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/genblk7.un1_jtagf_u_1</Dynamic>
            <Navigation>xo2chub/genblk7.un1_jtagf_u_1</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>8</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>70061015</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLKOP</Dynamic>
            <Dynamic>clocks/PLL/PLLInst_0</Dynamic>
        </Message>
        <Message>
            <ID>61001101</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=debounce_pulse loads=7 clock_loads=6
   Signal=sampled_modebutton loads=1 clock_loads=1</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=debounce_pulse loads=7 clock_loads=6
   Signal=sampled_modebutton loads=1 clock_loads=1</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>