<html><head></head><body><div id="job_id">J54177896</div><div id="citizenship_required">United States Citizenship</div><div id="job_city">Springfield</div><div id="job_category">Engineering</div><div id="url">https://ngc2.wd2.myworkdayjobs-impl.com/ACME_Engineering_External_Site/job/United-States-Illinois-Springfield/Digital-ASIC--RTL--Design-Engineer_R10063024</div><div id="ngbp_statement">Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, ACME Engineering provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.</div><div id="number_to_hire">2</div><div id="job_country">United States of America</div><div id="clearance_type">None</div><div id="business_sector">Mission Systems</div><div id="job_requisition_reason">Experienced > Experienced- New Position</div><div id="willingness_to_travel">Yes, 10% of the Time</div><div id="pay_range_minimum">75735</div><div id="title">Digital ASIC (RTL) Design Engineer</div><div id="contest_number">R10063024</div><div id="job_shift">Days</div><div id="job_description"><p>ACME Engineering Mission Systems’ Electrical Devices and Integrated Circuit (EDIC) design organization is responsible for enabling discriminating system capability with the design of full-custom mixed signal ICs and RFICs. In support of that capability, we are seeking a <b>Principal</b> <b>Digital ASIC Design Engineer</b> for design and implementation of the digital cores of these circuits using a top-down automated design flow.</p><p></p><p>The ideal candidate will have experience of full custom ASIC design, but we would consider applicants with FPGA experience who would like to move into the IC field. The digital content of our chips is relatively small but growing so we need people who can take responsibility for the entire function from specification to production test. Must be comfortable working in a project team comprising multiple skill sets while being accountable for their individual contribution.</p><p></p><p><b>This position may be filled at an Engineer level (T02), or a Principal Engineering (T03): </b></p><p></p><p><b>Level T02</b></p><p><b>Basic Qualifications:</b></p><ul><li><p>Bachelor&#39;s degree in Electrical or Computer Engineering</p></li><li><p>2 years of relevant experience with B.S., none required with Masters</p></li><li><p>Writing and Maintaining Design Specifications</p></li><li><p>RTL Coding using VHDL or Verilog languages</p></li><li><p><span>Digital RTL design (Verilog,<span> </span></span><span>Innovus</span><span>,<span> </span></span><span>ModelSim</span><span>,<span> </span></span><span>QuestaSim</span> )</p></li><li><p>Design and coding of test benches to verify correct functionality</p></li><li><p>Familiarity with Cadence tools would be advantageous including but not limited to:</p><ul><li><p>Xcelium for simulation and verification</p></li><li><p>Jasper or Conformal for Formal verification</p></li><li><p>Genus for synthesis</p></li><li><p>Tempus for static timing analysis</p></li></ul></li><li><p>Eligible for a Secret or higher security clearance</p></li></ul><p></p><p><b>Level T03</b></p><ul><li><p>Bachelor&#39;s degree in Electrical or Computer Engineering</p></li><li><div><p>5 Years with Bachelors in Science; 3 Years with Masters; 0 Years with PhD.</p></div></li><li><p>Writing and Maintaining Design Specifications</p></li><li><p><span>Digital RTL design (Verilog,<span> </span></span><span>Innovus</span><span>,<span> </span></span><span>ModelSim</span><span>,<span> </span></span><span>QuestaSim</span> )</p></li><li><p>RTL Coding using VHDL or Verilog languages</p></li><li><p>Our tool flow is Cadence based using</p><ul><li><p>Design verification using Cadence tools such as Xcelium</p></li><li><p>Formal Verification using tools such as Jasper or Conformal</p></li><li><p>Synthesis using Genus</p></li><li><p>Static Timing Analysis using Tempus</p></li></ul></li><li><p>Able to obtain and maintain a Secret clearance per business requirements. US Citizenship is a requirement of this.</p></li></ul><p></p><p><b>Preferred Qualifications:</b></p><ul><li><p>Delivery of multiple verified digital IC designs</p></li><li><p>Experience following a formal design process with checkpoint reviews</p></li><li><p>Familiarity with revision control and EDA standard formats used in cell/library development and modeling</p></li><li><p>Strong design automation skills</p></li><li><p>Current security clearance</p></li></ul><p></p><p></p></div><div id="job_state">Illinois</div><div id="relocation_eligible">Yes</div><div id="virtual_telecommute">Yes</div><div id="creation_date">2022-08-23</div><div id="pay_range_maximum">113696</div><div id="creation_month">August</div></body></html>