m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_File/counter_lehr/simulation/modelsim
vcounter_lehr
Z1 !s110 1742734170
!i10b 1
!s100 :>=nY:aZBaM=N1;b9U7M60
IFT_^1VSU<M1eRKn;73UmA0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1588437484
8D:/intelFPGA_File/counter_lehr/counter_lehr.v
FD:/intelFPGA_File/counter_lehr/counter_lehr.v
L0 6
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1742734170.000000
!s107 D:/intelFPGA_File/counter_lehr/counter_lehr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/intelFPGA_File/counter_lehr|D:/intelFPGA_File/counter_lehr/counter_lehr.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/intelFPGA_File/counter_lehr
Z6 tCvgOpt 0
vcounter_lehr_vlg_tst
R1
!i10b 1
!s100 eYBOS=S?nOZ1D]U7@dBOd1
IcegO<=OF>4>cFJccLYH;A0
R2
R0
w1742734155
8D:/intelFPGA_File/counter_lehr/simulation/modelsim/counter_lehr.vt
FD:/intelFPGA_File/counter_lehr/simulation/modelsim/counter_lehr.vt
L0 29
R3
r1
!s85 0
31
R4
!s107 D:/intelFPGA_File/counter_lehr/simulation/modelsim/counter_lehr.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/intelFPGA_File/counter_lehr/simulation/modelsim|D:/intelFPGA_File/counter_lehr/simulation/modelsim/counter_lehr.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/intelFPGA_File/counter_lehr/simulation/modelsim
R6
