// Seed: 1851397319
module module_0 (
    input  tri1 id_0,
    output wire id_1,
    input  wand id_2,
    output tri0 id_3,
    input  wire id_4,
    input  tri  id_5,
    input  tri0 id_6
);
  wire id_8;
  genvar id_9;
  initial begin
    id_9 <= id_9;
    id_9 <= 1 + 1'b0 - (1'h0);
  end
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wor id_8,
    output supply1 id_9,
    output wand id_10,
    input wire id_11,
    output wand id_12
);
  wire id_14;
  nand (id_10, id_7, id_5, id_1, id_3);
  module_0(
      id_3, id_10, id_6, id_9, id_5, id_11, id_6
  );
endmodule
