# system info soc_system_tb on 2016.11.15.22:32:33
system_info:
name,value
DEVICE,5CSEMA4U23C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1479267044
#
#
# Files generated for soc_system_tb on 2016.11.15.22:32:33
files:
filepath,kind,attributes,module,is_top
soc_system/testbench/soc_system_tb/simulation/soc_system_tb.vhd,VHDL,,soc_system_tb,true
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system.vhd,VHDL,,soc_system,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_rst_controller.vhd,VHDL,,soc_system,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_rst_controller_001.vhd,VHDL,,soc_system,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm.vhd,VHDL,,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0002_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0002.vhd,VHDL,,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0003.vhd,VHDL,,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0004_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0004,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0004.vhd,VHDL,,altera_conduit_bfm_0004,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0005_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0005,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0005.vhd,VHDL,,altera_conduit_bfm_0005,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0006_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0006,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0006.vhd,VHDL,,altera_conduit_bfm_0006,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0007_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0007,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0007.vhd,VHDL,,altera_conduit_bfm_0007,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_adc_clk_40Mhz.vho,VHDL,,soc_system_adc_clk_40Mhz,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_button_pio.vhd,VHDL,,soc_system_button_pio,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_camera_clk_cross.vho,VHDL,,soc_system_camera_clk_cross,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_camera_data.vhd,VHDL,,soc_system_camera_data,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_dipsw_pio.vhd,VHDL,,soc_system_dipsw_pio,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_fpga_only_master.vhd,VHDL,,soc_system_fpga_only_master,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_hps_0.vhd,VHDL,,soc_system_hps_0,false
soc_system/testbench/soc_system_tb/simulation/submodules/intr_capturer.vho,VHDL,,intr_capturer,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_jtag_uart.vhd,VHDL,,soc_system_jtag_uart,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_led_pio.vhd,VHDL,,soc_system_led_pio,false
soc_system/testbench/soc_system_tb/simulation/submodules/line_scan_camera_st.vhd,VHDL,,soc_system_line_scan_camera,false
soc_system/testbench/soc_system_tb/simulation/submodules/LTC2308.v,VERILOG,,soc_system_line_scan_camera,false
soc_system/testbench/soc_system_tb/simulation/submodules/camera.vhd,VHDL,,soc_system_line_scan_camera,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system_tb.soc_system_inst,soc_system
soc_system_tb.soc_system_inst.adc_clk_40Mhz,soc_system_adc_clk_40Mhz
soc_system_tb.soc_system_inst.button_pio,soc_system_button_pio
soc_system_tb.soc_system_inst.camera_clk_cross,soc_system_camera_clk_cross
soc_system_tb.soc_system_inst.camera_data,soc_system_camera_data
soc_system_tb.soc_system_inst.dipsw_pio,soc_system_dipsw_pio
soc_system_tb.soc_system_inst.fpga_only_master,soc_system_fpga_only_master
soc_system_tb.soc_system_inst.fpga_only_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
soc_system_tb.soc_system_inst.fpga_only_master.timing_adt,soc_system_fpga_only_master_timing_adt
soc_system_tb.soc_system_inst.fpga_only_master.fifo,soc_system_fpga_only_master_fifo
soc_system_tb.soc_system_inst.fpga_only_master.b2p,soc_system_fpga_only_master_b2p
soc_system_tb.soc_system_inst.fpga_only_master.p2b,soc_system_fpga_only_master_p2b
soc_system_tb.soc_system_inst.fpga_only_master.transacto,soc_system_fpga_only_master_transacto
soc_system_tb.soc_system_inst.fpga_only_master.b2p_adapter,soc_system_fpga_only_master_b2p_adapter
soc_system_tb.soc_system_inst.fpga_only_master.p2b_adapter,soc_system_fpga_only_master_p2b_adapter
soc_system_tb.soc_system_inst.fpga_only_master.rst_controller,altera_reset_controller
soc_system_tb.soc_system_inst.hps_only_master,soc_system_fpga_only_master
soc_system_tb.soc_system_inst.hps_only_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
soc_system_tb.soc_system_inst.hps_only_master.timing_adt,soc_system_fpga_only_master_timing_adt
soc_system_tb.soc_system_inst.hps_only_master.fifo,soc_system_fpga_only_master_fifo
soc_system_tb.soc_system_inst.hps_only_master.b2p,soc_system_fpga_only_master_b2p
soc_system_tb.soc_system_inst.hps_only_master.p2b,soc_system_fpga_only_master_p2b
soc_system_tb.soc_system_inst.hps_only_master.transacto,soc_system_fpga_only_master_transacto
soc_system_tb.soc_system_inst.hps_only_master.b2p_adapter,soc_system_fpga_only_master_b2p_adapter
soc_system_tb.soc_system_inst.hps_only_master.p2b_adapter,soc_system_fpga_only_master_p2b_adapter
soc_system_tb.soc_system_inst.hps_only_master.rst_controller,altera_reset_controller
soc_system_tb.soc_system_inst.hps_0,soc_system_hps_0
soc_system_tb.soc_system_inst.hps_0.fpga_interfaces,soc_system_hps_0_fpga_interfaces
soc_system_tb.soc_system_inst.hps_0.hps_io,soc_system_hps_0_hps_io
soc_system_tb.soc_system_inst.intr_capturer_0,intr_capturer
soc_system_tb.soc_system_inst.jtag_uart,soc_system_jtag_uart
soc_system_tb.soc_system_inst.led_pio,soc_system_led_pio
soc_system_tb.soc_system_inst.line_scan_camera,soc_system_line_scan_camera
soc_system_tb.soc_system_inst.motor_driver_0,soc_system_motor_driver_0
soc_system_tb.soc_system_inst.onchip_memory2_0,soc_system_onchip_memory2_0
soc_system_tb.soc_system_inst.sysid_qsys,soc_system_sysid_qsys
soc_system_tb.soc_system_inst.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system_tb.soc_system_inst.mm_interconnect_1,soc_system_mm_interconnect_1
soc_system_tb.soc_system_inst.irq_mapper,soc_system_irq_mapper
soc_system_tb.soc_system_inst.irq_mapper_002,soc_system_irq_mapper
soc_system_tb.soc_system_inst.irq_mapper_001,soc_system_irq_mapper_001
soc_system_tb.soc_system_inst.avalon_st_adapter,soc_system_avalon_st_adapter
soc_system_tb.soc_system_inst.avalon_st_adapter_001,soc_system_avalon_st_adapter_001
soc_system_tb.soc_system_inst.rst_controller,altera_reset_controller
soc_system_tb.soc_system_inst.rst_controller_001,altera_reset_controller
soc_system_tb.soc_system_inst.rst_controller_002,altera_reset_controller
soc_system_tb.soc_system_inst.rst_controller,altera_reset_controller
soc_system_tb.soc_system_inst.rst_controller_001,altera_reset_controller
soc_system_tb.soc_system_inst_button_pio_external_connection_bfm,altera_conduit_bfm
soc_system_tb.soc_system_inst_dipsw_pio_external_connection_bfm,altera_conduit_bfm
soc_system_tb.soc_system_inst_camera_pins_bfm,altera_conduit_bfm_0002
soc_system_tb.soc_system_inst_clk_bfm,altera_avalon_clock_source
soc_system_tb.soc_system_inst_hps_0_f2h_cold_reset_req_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_hps_0_f2h_debug_reset_req_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_hps_0_f2h_warm_reset_req_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_reset_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_hps_0_f2h_stm_hw_events_bfm,altera_conduit_bfm_0003
soc_system_tb.soc_system_inst_hps_0_hps_io_bfm,altera_conduit_bfm_0004
soc_system_tb.soc_system_inst_led_pio_external_connection_bfm,altera_conduit_bfm_0005
soc_system_tb.soc_system_inst_memory_bfm,altera_conduit_bfm_0006
soc_system_tb.soc_system_inst_motor_driver_0_pins_bfm,altera_conduit_bfm_0007
