library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.all;

entity Counter0_9 is
	port(	clk: in std_logic;
			reset: in std_logic;
			blink: in std_logic;
			count: out std_logic_vector(3 downto 0));
end Counter0_9;

architecture Behavioral of UP_COUNTER is
signal s_counter: std_logic_vector(3 downto 0);

begin
	process(clk)
	begin
		if(rising_edge(clk)) then
			 if(reset='1') then
					s_counter <= (others=> '0');
			 else
				if(s_counter=9) then
					s_counter <= (others=> '0');
				else
				  s_counter <= s_counter + 1;
			 end if;
		 end if;
	end process;
counter <= counter_up;

end Behavioral;