module check_size #(
        SIZE = 5 : SIZE > 0
    )(
        input clk,    // clock
        input rst,    // reset
        input check_bits[SIZE],
        output blk_size[$clog2(SIZE) + 1]
    ) {
  
    sig temp_blk_size[$clog2(SIZE) + 1];

    always {
        temp_blk_size = check_bits[0] + check_bits[1] + check_bits[2] + check_bits[3] + check_bits[4];  
        blk_size = temp_blk_size;
    }
}
