Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 14:32:03 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div3_timing_summary_routed.rpt -pb operator_double_div3_timing_summary_routed.pb -rpx operator_double_div3_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.399        0.000                      0                  154        0.145        0.000                      0                  154        2.100        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.399        0.000                      0                  154        0.145        0.000                      0                  154        2.100        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.838ns (18.202%)  route 3.766ns (81.798%))
  Logic Levels:           10  (LUT3=2 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.333     4.125    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.178 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.320     4.498    grp_lut_div3_chunk_fu_158_ap_return_1[1]
    SLICE_X19Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.551 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.339     4.891    call_ret4_10_i_i_lut_div3_chunk_fu_164_ap_return_1[1]
    SLICE_X19Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.944 r  ap_return[3]_INST_0/O
                         net (fo=1, routed)           0.279     5.223    ap_return[3]
    SLICE_X18Y137        LUT3 (Prop_lut3_I1_O)        0.053     5.276 r  p_Repl2_s_reg_118[3]_i_1/O
                         net (fo=1, routed)           0.000     5.276    p_Repl2_s_reg_118[3]_i_1_n_0
    SLICE_X18Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X18Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[3]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X18Y137        FDRE (Setup_fdre_C_D)        0.072     5.675    p_Repl2_s_reg_118_reg[3]
  -------------------------------------------------------------------
                         required time                          5.675    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.838ns (18.237%)  route 3.757ns (81.763%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.333     4.125    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.178 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.320     4.498    grp_lut_div3_chunk_fu_158_ap_return_1[1]
    SLICE_X19Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.551 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     5.015    call_ret4_10_i_i_lut_div3_chunk_fu_164_ap_return_1[1]
    SLICE_X18Y138        LUT5 (Prop_lut5_I0_O)        0.053     5.068 r  ap_return[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.146     5.214    call_ret4_11_i_i_lut_div3_chunk_fu_170_ap_return_0[1]
    SLICE_X18Y138        LUT6 (Prop_lut6_I1_O)        0.053     5.267 r  p_Repl2_s_reg_118[1]_i_1/O
                         net (fo=1, routed)           0.000     5.267    p_Repl2_s_reg_118[1]_i_1_n_0
    SLICE_X18Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X18Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X18Y138        FDRE (Setup_fdre_C_D)        0.072     5.675    p_Repl2_s_reg_118_reg[1]
  -------------------------------------------------------------------
                         required time                          5.675    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.838ns (18.625%)  route 3.661ns (81.375%))
  Logic Levels:           10  (LUT3=1 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.333     4.125    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.178 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.337     4.515    grp_lut_div3_chunk_fu_158_ap_return_1[1]
    SLICE_X18Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.568 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.360     4.929    call_ret4_10_i_i_lut_div3_chunk_fu_164_ap_return_1[0]
    SLICE_X19Y138        LUT6 (Prop_lut6_I1_O)        0.053     4.982 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.137     5.118    call_ret4_11_i_i_lut_div3_chunk_fu_170_ap_return_0[0]
    SLICE_X19Y138        LUT6 (Prop_lut6_I1_O)        0.053     5.171 r  p_Repl2_s_reg_118[0]_i_1/O
                         net (fo=1, routed)           0.000     5.171    p_Repl2_s_reg_118[0]_i_1_n_0
    SLICE_X19Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X19Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X19Y138        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_118_reg[0]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.838ns (18.797%)  route 3.620ns (81.203%))
  Logic Levels:           10  (LUT3=2 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.333     4.125    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.178 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.320     4.498    grp_lut_div3_chunk_fu_158_ap_return_1[1]
    SLICE_X19Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.551 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.341     4.893    call_ret4_10_i_i_lut_div3_chunk_fu_164_ap_return_1[1]
    SLICE_X19Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.946 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.131     5.077    ap_return[2]
    SLICE_X19Y137        LUT3 (Prop_lut3_I1_O)        0.053     5.130 r  p_Repl2_s_reg_118[2]_i_1/O
                         net (fo=1, routed)           0.000     5.130    p_Repl2_s_reg_118[2]_i_1_n_0
    SLICE_X19Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X19Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[2]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X19Y137        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_118_reg[2]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.785ns (18.074%)  route 3.558ns (81.926%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.333     4.125    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.178 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.364     4.542    grp_lut_div3_chunk_fu_158_ap_return_1[1]
    SLICE_X19Y136        LUT5 (Prop_lut5_I0_O)        0.053     4.595 r  ap_return[5]_INST_0_i_1/O
                         net (fo=2, routed)           0.367     4.962    call_ret4_10_i_i_lut_div3_chunk_fu_164_ap_return_0[1]
    SLICE_X19Y135        LUT6 (Prop_lut6_I0_O)        0.053     5.015 r  p_Repl2_s_reg_118[5]_i_1/O
                         net (fo=1, routed)           0.000     5.015    p_Repl2_s_reg_118[5]_i_1_n_0
    SLICE_X19Y135        FDRE                                         r  p_Repl2_s_reg_118_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X19Y135        FDRE                                         r  p_Repl2_s_reg_118_reg[5]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X19Y135        FDRE (Setup_fdre_C_D)        0.034     5.637    p_Repl2_s_reg_118_reg[5]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.785ns (18.120%)  route 3.547ns (81.880%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.333     4.125    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.178 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.473     4.652    grp_lut_div3_chunk_fu_158_ap_return_1[1]
    SLICE_X19Y136        LUT6 (Prop_lut6_I0_O)        0.053     4.705 r  ap_return[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.246     4.951    call_ret4_10_i_i_lut_div3_chunk_fu_164_ap_return_0[0]
    SLICE_X19Y135        LUT6 (Prop_lut6_I0_O)        0.053     5.004 r  p_Repl2_s_reg_118[4]_i_1/O
                         net (fo=1, routed)           0.000     5.004    p_Repl2_s_reg_118[4]_i_1_n_0
    SLICE_X19Y135        FDRE                                         r  p_Repl2_s_reg_118_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X19Y135        FDRE                                         r  p_Repl2_s_reg_118_reg[4]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X19Y135        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_118_reg[4]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.785ns (18.234%)  route 3.520ns (81.766%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.331     4.123    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.176 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.319     4.496    grp_lut_div3_chunk_fu_158_ap_return_1[0]
    SLICE_X17Y137        LUT6 (Prop_lut6_I1_O)        0.053     4.549 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.376     4.924    ap_return[6]
    SLICE_X17Y137        LUT3 (Prop_lut3_I1_O)        0.053     4.977 r  p_Repl2_s_reg_118[6]_i_1/O
                         net (fo=1, routed)           0.000     4.977    p_Repl2_s_reg_118[6]_i_1_n_0
    SLICE_X17Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X17Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[6]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X17Y137        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_118_reg[6]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_V_ret3_4_i_i_reg_707_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.679ns (16.802%)  route 3.362ns (83.198%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.331     4.123    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.176 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.537     4.713    grp_lut_div3_chunk_fu_158_ap_return_1[0]
    SLICE_X15Y141        FDRE                                         r  r_V_ret3_4_i_i_reg_707_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X15Y141        FDRE                                         r  r_V_ret3_4_i_i_reg_707_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X15Y141        FDRE (Setup_fdre_C_D)       -0.034     5.569    r_V_ret3_4_i_i_reg_707_reg[0]
  -------------------------------------------------------------------
                         required time                          5.569    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_V_ret3_4_i_i_reg_707_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.679ns (16.763%)  route 3.372ns (83.237%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.333     4.125    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.178 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.544     4.723    grp_lut_div3_chunk_fu_158_ap_return_1[1]
    SLICE_X14Y140        FDRE                                         r  r_V_ret3_4_i_i_reg_707_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X14Y140        FDRE                                         r  r_V_ret3_4_i_i_reg_707_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X14Y140        FDRE (Setup_fdre_C_D)       -0.007     5.596    r_V_ret3_4_i_i_reg_707_reg[1]
  -------------------------------------------------------------------
                         required time                          5.596    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.785ns (19.076%)  route 3.330ns (80.924%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X14Y141        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=119, routed)         0.517     1.497    ap_done
    SLICE_X17Y141        LUT3 (Prop_lut3_I2_O)        0.053     1.550 r  ap_return[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.607     2.157    d_V[3]
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     2.210 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.271     2.481    grp_lut_div3_chunk_fu_127_ap_return_1[0]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.053     2.534 r  ap_return[23]_INST_0_i_1/O
                         net (fo=8, routed)           0.368     2.902    grp_lut_div3_chunk_fu_134_ap_return_1[1]
    SLICE_X14Y139        LUT6 (Prop_lut6_I0_O)        0.053     2.955 r  ap_return[19]_INST_0_i_1/O
                         net (fo=8, routed)           0.351     3.306    grp_lut_div3_chunk_fu_140_ap_return_1[1]
    SLICE_X14Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.359 r  ap_return[15]_INST_0_i_1/O
                         net (fo=8, routed)           0.381     3.739    grp_lut_div3_chunk_fu_146_ap_return_1[1]
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.792 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.333     4.125    grp_lut_div3_chunk_fu_152_ap_return_1[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     4.178 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.367     4.545    grp_lut_div3_chunk_fu_158_ap_return_1[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I0_O)        0.053     4.598 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.136     4.734    ap_return[7]
    SLICE_X18Y136        LUT3 (Prop_lut3_I1_O)        0.053     4.787 r  p_Repl2_s_reg_118[7]_i_1/O
                         net (fo=1, routed)           0.000     4.787    p_Repl2_s_reg_118[7]_i_1_n_0
    SLICE_X18Y136        FDRE                                         r  p_Repl2_s_reg_118_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X18Y136        FDRE                                         r  p_Repl2_s_reg_118_reg[7]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X18Y136        FDRE (Setup_fdre_C_D)        0.072     5.675    p_Repl2_s_reg_118_reg[7]
  -------------------------------------------------------------------
                         required time                          5.675    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  0.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_1_i_i_reg_687_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.835%)  route 0.119ns (48.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X13Y140        FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_687_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_ret2_1_i_i_reg_687_reg[3]/Q
                         net (fo=2, routed)           0.119     0.502    q_chunk_V_ret2_1_i_i_reg_687[3]
    SLICE_X10Y140        LUT6 (Prop_lut6_I1_O)        0.028     0.530 r  p_Repl2_s_reg_118[47]_i_1/O
                         net (fo=1, routed)           0.000     0.530    p_Repl2_s_reg_118[47]_i_1_n_0
    SLICE_X10Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X10Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[47]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y140        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_118_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_i_i_reg_682_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.146ns (57.667%)  route 0.107ns (42.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X12Y142        FDRE                                         r  q_chunk_V_ret2_i_i_reg_682_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_ret2_i_i_reg_682_reg[3]/Q
                         net (fo=2, routed)           0.107     0.508    q_chunk_V_ret2_i_i_reg_682[3]
    SLICE_X12Y141        LUT6 (Prop_lut6_I1_O)        0.028     0.536 r  p_Repl2_s_reg_118[51]_i_1/O
                         net (fo=1, routed)           0.000     0.536    p_Repl2_s_reg_118[51]_i_1_n_0
    SLICE_X12Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X12Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[51]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y141        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_118_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.893%)  route 0.105ns (45.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X11Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[46]/Q
                         net (fo=2, routed)           0.105     0.488    p_Repl2_s_reg_118[46]
    SLICE_X11Y140        LUT6 (Prop_lut6_I4_O)        0.028     0.516 r  p_Repl2_s_reg_118[46]_i_1/O
                         net (fo=1, routed)           0.000     0.516    p_Repl2_s_reg_118[46]_i_1_n_0
    SLICE_X11Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X11Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[46]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y140        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_3_i_i_reg_697_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.146ns (62.243%)  route 0.089ns (37.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X12Y136        FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_697_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_ret2_3_i_i_reg_697_reg[1]/Q
                         net (fo=2, routed)           0.089     0.490    q_chunk_V_ret2_3_i_i_reg_697[1]
    SLICE_X13Y136        LUT6 (Prop_lut6_I1_O)        0.028     0.518 r  p_Repl2_s_reg_118[37]_i_1/O
                         net (fo=1, routed)           0.000     0.518    p_Repl2_s_reg_118[37]_i_1_n_0
    SLICE_X13Y136        FDRE                                         r  p_Repl2_s_reg_118_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X13Y136        FDRE                                         r  p_Repl2_s_reg_118_reg[37]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y136        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X13Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[40]/Q
                         net (fo=2, routed)           0.116     0.499    p_Repl2_s_reg_118[40]
    SLICE_X13Y137        LUT6 (Prop_lut6_I4_O)        0.028     0.527 r  p_Repl2_s_reg_118[40]_i_1/O
                         net (fo=1, routed)           0.000     0.527    p_Repl2_s_reg_118[40]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X13Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[40]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X11Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y138        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[41]/Q
                         net (fo=2, routed)           0.116     0.499    p_Repl2_s_reg_118[41]
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.028     0.527 r  p_Repl2_s_reg_118[41]_i_1/O
                         net (fo=1, routed)           0.000     0.527    p_Repl2_s_reg_118[41]_i_1_n_0
    SLICE_X11Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X11Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[41]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y138        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X11Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[43]/Q
                         net (fo=2, routed)           0.116     0.499    p_Repl2_s_reg_118[43]
    SLICE_X11Y139        LUT6 (Prop_lut6_I4_O)        0.028     0.527 r  p_Repl2_s_reg_118[43]_i_1/O
                         net (fo=1, routed)           0.000     0.527    p_Repl2_s_reg_118[43]_i_1_n_0
    SLICE_X11Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X11Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[43]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y139        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_i_i_reg_682_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.473%)  route 0.116ns (47.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X13Y140        FDRE                                         r  q_chunk_V_ret2_i_i_reg_682_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_ret2_i_i_reg_682_reg[0]/Q
                         net (fo=2, routed)           0.116     0.499    q_chunk_V_ret2_i_i_reg_682[0]
    SLICE_X11Y140        LUT6 (Prop_lut6_I1_O)        0.028     0.527 r  p_Repl2_s_reg_118[48]_i_1/O
                         net (fo=1, routed)           0.000     0.527    p_Repl2_s_reg_118[48]_i_1_n_0
    SLICE_X11Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X11Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[48]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y140        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.887%)  route 0.147ns (50.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X12Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_118_reg[39]/Q
                         net (fo=2, routed)           0.147     0.548    p_Repl2_s_reg_118[39]
    SLICE_X12Y137        LUT6 (Prop_lut6_I4_O)        0.028     0.576 r  p_Repl2_s_reg_118[39]_i_1/O
                         net (fo=1, routed)           0.000     0.576    p_Repl2_s_reg_118[39]_i_1_n_0
    SLICE_X12Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X12Y137        FDRE                                         r  p_Repl2_s_reg_118_reg[39]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y137        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_118_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_118_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X15Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[15]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_118[15]
    SLICE_X15Y138        LUT6 (Prop_lut6_I4_O)        0.028     0.551 r  p_Repl2_s_reg_118[15]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_118[15]_i_1_n_0
    SLICE_X15Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X15Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y138        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y142  p_Repl2_1_reg_677_reg[2]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y142  p_Repl2_1_reg_677_reg[4]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y142  p_Repl2_1_reg_677_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X17Y139  p_Repl2_s_reg_118_reg[31]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X13Y140  q_chunk_V_ret2_i_i_reg_682_reg[2]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y143  p_Repl2_1_reg_677_reg[8]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y143  p_Repl2_1_reg_677_reg[9]/C
Min Period        n/a     FDSE/C   n/a            0.700         5.000       4.300      SLICE_X22Y141  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X14Y141  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDSE/C   n/a            0.700         5.000       4.300      SLICE_X22Y142  p_Repl2_1_reg_677_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y142  p_Repl2_1_reg_677_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y142  p_Repl2_1_reg_677_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y142  p_Repl2_1_reg_677_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y142  p_Repl2_1_reg_677_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y142  p_Repl2_1_reg_677_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y142  p_Repl2_1_reg_677_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X17Y139  p_Repl2_s_reg_118_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X17Y139  p_Repl2_s_reg_118_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X13Y140  q_chunk_V_ret2_i_i_reg_682_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X13Y140  q_chunk_V_ret2_i_i_reg_682_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y141  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y141  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X14Y141  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X14Y141  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y142  p_Repl2_1_reg_677_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y142  p_Repl2_1_reg_677_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y142  p_Repl2_1_reg_677_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y142  p_Repl2_1_reg_677_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y142  p_Repl2_1_reg_677_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y142  p_Repl2_1_reg_677_reg[3]/C



