

================================================================
== Vivado HLS Report for 'counter_stream_unusual_s2mm_hls'
================================================================
* Date:           Fri Sep  9 14:52:57 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        unusual_s2mm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + DELAY_LOOP  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    128|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      4|     150|    232|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     68|
|Register         |        -|      -|     201|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     351|    428|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |                       Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |counter_stream_unusual_s2mm_hls_cpuControl_s_axi_U   |counter_stream_unusual_s2mm_hls_cpuControl_s_axi  |        0|      0|  150|  232|
    |counter_stream_unusual_s2mm_hls_mul_32s_32s_32_6_U1  |counter_stream_unusual_s2mm_hls_mul_32s_32s_32_6  |        0|      4|    0|    0|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |Total                                                |                                                  |        0|      4|  150|  232|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_139_p2       |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_150_p2         |     +    |      0|  0|  32|          32|           1|
    |j_1_fu_130_p2         |     +    |      0|  0|  31|          31|           1|
    |tmp_4_fu_125_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_105_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_last_V_fu_116_p2  |   icmp   |      0|  0|  11|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 128|         191|         130|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|          9|    1|          9|
    |ap_sig_ioackin_counter_TREADY  |   1|          2|    1|          2|
    |i_reg_82                       |  32|          2|   32|         64|
    |j_reg_94                       |  31|          2|   31|         62|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  68|         15|   65|        137|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |acc_fu_50                      |  32|   0|   32|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |ap_reg_ioackin_counter_TREADY  |   1|   0|    1|          0|
    |delay_read_reg_156             |  32|   0|   32|          0|
    |i_reg_82                       |  32|   0|   32|          0|
    |j_reg_94                       |  31|   0|   31|          0|
    |numIteration_read_reg_161      |  32|   0|   32|          0|
    |resolution_read_reg_167        |  32|   0|   32|          0|
    |tmp_last_V_reg_181             |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 201|   0|  201|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|s_axi_cpuControl_AWVALID  |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_AWREADY  | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_AWADDR   |  in |    6|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_WVALID   |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_WREADY   | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_WDATA    |  in |   32|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_WSTRB    |  in |    4|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_ARVALID  |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_ARREADY  | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_ARADDR   |  in |    6|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_RVALID   | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_RREADY   |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_RDATA    | out |   32|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_RRESP    | out |    2|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_BVALID   | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_BREADY   |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_BRESP    | out |    2|    s_axi   |            cpuControl           |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs | counter_stream_unusual_s2mm_hls | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs | counter_stream_unusual_s2mm_hls | return value |
|interrupt                 | out |    1| ap_ctrl_hs | counter_stream_unusual_s2mm_hls | return value |
|counter_TDATA             | out |   32|    axis    |          counter_V_data         |    pointer   |
|counter_TVALID            | out |    1|    axis    |         counter_V_last_V        |    pointer   |
|counter_TREADY            |  in |    1|    axis    |         counter_V_last_V        |    pointer   |
|counter_TLAST             | out |    1|    axis    |         counter_V_last_V        |    pointer   |
+--------------------------+-----+-----+------------+---------------------------------+--------------+

