###############################################################
#  Generated by:      Cadence Innovus 21.39-s058_1
#  OS:                Linux x86_64(Host ID eeapps03.labidm.seas.ucla.edu)
#  Generated on:      Wed Feb 18 23:59:23 2026
#  Design:            s1494_bench
#  Command:           checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -floorplan -place -noHtml -outfile results/part3_final_with_stripes/design.rpt
###############################################################


==============================
Design Stats
==============================
Design Name: s1494_bench  
    ------------------------------
    Cells used in the design
    ------------------------------
    XNOR2_X2  
    OR4_X2  
    OR3_X2  
    OR2_X4  
    OR2_X2  
    OR2_X1  
    OAI33_X1  
    OAI22_X2  
    OAI22_X1  
    OAI221_X2  
    OAI21_X2  
    OAI211_X2  
    OAI211_X1  
    NOR4_X2  
    NOR4_X1  
    NOR3_X2  
    NOR3_X1  
    NOR2_X2  
    NOR2_X1  
    NAND4_X2  
    NAND4_X1  
    NAND3_X2  
    NAND2_X2  
    INV_X4  
    INV_X2  
    INV_X1  
    FILLCELL_X4  
    FILLCELL_X2  
    FILLCELL_X1  
    DFFR_X2  
    AOI22_X2  
    AOI222_X1  
    AOI221_X2  
    AOI21_X2  
    AOI211_X2  
    AND3_X2  
    AND2_X4  
    AND2_X2  
    Number of cells used in the design  38  
    ------------------------------
    Non-uniquified instances used in the design
    ------------------------------
    v8_reg  
    v11_reg  
    v9_reg  
    v12_reg  
    g6984  
    v7_reg  
    g6988  
    g6987  
    v10_reg  
    g6992  
    g6989  
    g6995  
    g6990  
    g6993  
    g6999  
    g7000  
    g7002  
    g7003  
    g7012  
    g7004  
    g6994  
    g7013  
    g7014  
    g6996  
    g7006  
    g7018  
    g7027  
    g7005  
    g7007  
    g7054  
    g6991  
    g7021  
    g7065  
    g7068  
    g7025  
    g7026  
    g7080  
    g7033  
    g7029  
    g7017  
    g7010  
    g7015  
    g7016  
    g7019  
    g7020  
    g7022  
    g7023  
    g7066  
    g7024  
    g7069  
    g7028  
    g7001  
    g7031  
    g7081  
    g7034  
    g7032  
    g7009  
    g7040  
    g7011  
    g7044  
    g7049  
    g7052  
    g7061  
    g7072  
    g7078  
    g7082  
    g7035  
    g7037  
    g7048  
    g7039  
    g7100  
    g7041  
    g7107  
    g7042  
    g7043  
    g7045  
    g7047  
    g7057  
    g7064  
    g7073  
    g7076  
    g7077  
    g7030  
    g7084  
    g7085  
    g7086  
    g7087  
    g7036  
    g7063  
    g7038  
    g7101  
    g7103  
    g7105  
    g7108  
    g7118  
    g7046  
    g7051  
    g7058  
    g7062  
    g7067  
    g7070  
    g7071  
    g7074  
    g7079  
    g7083  
    g7088  
    g7091  
    g7097  
    g7099  
    g7104  
    g7106  
    g7110  
    g7111  
    g7114  
    g7116  
    g7117  
    g7123  
    g7055  
    g7056  
    g7158  
    g7059  
    g7164  
    g7060  
    g7075  
    g7089  
    g7093  
    g7090  
    g7095  
    g7096  
    g7098  
    g7120  
    g7109  
    g7112  
    g7113  
    g7115  
    g7121  
    g7122  
    g7130  
    g7050  
    g7132  
    g7133  
    g7136  
    g7141  
    g7142  
    g7147  
    g7159  
    g7162  
    g7166  
    g7167  
    g7173  
    g7200  
    g7215  
    g7094  
    g7102  
    g7119  
    g7128  
    g7129  
    g7131  
    g7134  
    g7137  
    g7138  
    g7139  
    g7143  
    g7144  
    g7146  
    g7148  
    g7149  
    g7151  
    g7156  
    g7160  
    g7165  
    g7168  
    g7169  
    g7170  
    g7172  
    g7182  
    g7190  
    g7227  
    g7192  
    g7196  
    g7205  
    g7208  
    g7211  
    g7212  
    g7216  
    g7223  
    g7224  
    g7226  
    g7229  
    g7218  
    g7177  
    g7157  
    g7155  
    g7150  
    g7206  
    g7124  
    g7125  
    g7127  
    g7053  
    g7145  
    g7140  
    g7202  
    g7153  
    g7201  
    g7135  
    g7163  
    g7171  
    g7174  
    g7176  
    g7178  
    g7183  
    g7184  
    g7198  
    g7186  
    g7188  
    g7194  
    g7197  
    g7203  
    g7204  
    g7193  
    g7221  
    g7222  
    g7225  
    g7228  
    g7231  
    g7191  
    g7219  
    g7217  
    g7213  
    g7210  
    g7209  
    g7207  
    g7152  
    g7280  
    g7239  
    g7179  
    g7180  
    g7181  
    g7187  
    g7195  
    g7241  
    g7266  
    g7185  
    g7189  
    g7269  
    g7284  
    g7282  
    g7271  
    g7220  
    g7276  
    g7278  
    g7234  
    g7175  
    g7230  
    g7232  
    g7199  
    g7250  
    g7242  
    g7243  
    g7240  
    g7233  
    g7283  
    g7259  
    g7279  
    g7245  
    g7260  
    g7262  
    g7281  
    g7286  
    g7246  
    g7236  
    g7277  
    g7275  
    g7257  
    g7255  
    g7285  
    g7270  
    g7238  
    g7267  
    g7251  
    g7264  
    g7237  
    g7272  
    g7268  
    g7274  
    g7256  
    g7261  
    g7248  
    g7253  
    g7247  
    g7244  
    g7254  
    g7258  
    g7252  
    g7265  
    g7273  
    g7249  
    g7263  
    g7290  
    g7296  
    g7298  
    g7288  
    g7299  
    g7292  
    FILLER_T_1_1  
    FILLER_T_1_2  
    FILLER_T_1_3  
    FILLER_T_1_4  
    FILLER_T_1_5  
    FILLER_T_1_6  
    FILLER_T_1_7  
    FILLER_T_1_8  
    FILLER_T_1_9  
    FILLER_T_1_10  
    FILLER_T_1_11  
    FILLER_T_1_12  
    FILLER_T_1_13  
    FILLER_T_1_14  
    FILLER_T_1_15  
    FILLER_T_1_16  
    FILLER_T_1_17  
    FILLER_T_1_18  
    FILLER_T_1_19  
    FILLER_T_1_20  
    FILLER_T_1_21  
    FILLER_T_1_22  
    FILLER_T_1_23  
    FILLER_T_1_24  
    FILLER_T_1_25  
    FILLER_T_1_26  
    FILLER_T_1_27  
    FILLER_T_1_28  
    FILLER_T_1_29  
    FILLER_T_1_30  
    FILLER_T_1_31  
    FILLER_T_1_32  
    FILLER_T_1_33  
    FILLER_T_1_34  
    FILLER_T_1_35  
    FILLER_T_1_36  
    FILLER_T_1_37  
    FILLER_T_1_38  
    FILLER_T_1_39  
    FILLER_T_1_40  
    FILLER_T_1_41  
    FILLER_T_1_42  
    FILLER_T_1_43  
    FILLER_T_1_44  
    FILLER_T_1_45  
    FILLER_T_1_46  
    FILLER_T_1_47  
    FILLER_T_1_48  
    FILLER_T_1_49  
    FILLER_T_1_50  
    FILLER_T_1_51  
    FILLER_T_1_52  
    FILLER_T_1_53  
    FILLER_T_1_54  
    FILLER_T_1_55  
    FILLER_T_1_56  
    FILLER_T_1_57  
    FILLER_T_1_58  
    FILLER_T_1_59  
    FILLER_T_1_60  
    FILLER_T_1_61  
    FILLER_T_1_62  
    FILLER_T_1_63  
    FILLER_T_1_64  
    FILLER_T_1_65  
    FILLER_T_1_66  
    FILLER_T_1_67  
    FILLER_T_1_68  
    FILLER_T_1_69  
    FILLER_T_1_70  
    FILLER_T_1_71  
    FILLER_T_1_72  
    FILLER_T_1_73  
    FILLER_T_1_74  
    FILLER_T_1_75  
    FILLER_T_1_76  
    FILLER_T_1_77  
    FILLER_T_1_78  
    FILLER_T_1_79  
    FILLER_T_1_80  
    FILLER_T_1_81  
    FILLER_T_1_82  
    FILLER_T_1_83  
    FILLER_T_1_84  
    FILLER_T_1_85  
    FILLER_T_1_86  
    FILLER_T_1_87  
    FILLER_T_1_88  
    FILLER_T_1_89  
    FILLER_T_1_90  
    Number of Non-uniquified instances in the design  394  

==============================
Physical Library(LEF) Integrity Check
==============================
Cells with missing LEF: 0  
Cells with missing PG PIN: 0  
Cells with missing dimension: 0  
Cells dimensions not multiple integer of site: 0  
Block cells not covered by obstruction: 0  
Block cells with fixed mask has pins not colorred: 0  
Cells pin with missing direction: 0  
Cells pin with missing geometry: 0  
Cells PG Pins with missing geometry: 0  

==============================
Timing information check
==============================
Cells with missing Timing data: 0  

==============================
Top Level Netlist Check
==============================
Floating Ports: 0  
Ports Connect to multiple Pads: 0  
    ------------------------------
    Port connected to core instances
    ------------------------------
    Port name  # of connections  
    v13_D_6  1  
    v13_D_7  1  
    v13_D_8  1  
    v13_D_9  1  
    v13_D_10  1  
    v13_D_11  1  
    v13_D_12  1  
    v13_D_13  1  
    v13_D_14  1  
    v13_D_15  1  
    v13_D_16  2  
    v13_D_17  1  
    v13_D_18  1  
    v13_D_19  1  
    v13_D_20  1  
    v13_D_21  1  
    v13_D_22  1  
    v13_D_23  1  
    v13_D_24  1  
    v0  10  
    v1  6  
    v2  17  
    v3  10  
    v4  3  
    v5  5  
    v6  7  
    CLR  9  
    blif_reset_net  1  
    blif_clk_net  6  
    Ports connected to core instances  29  

==============================
Instance Pin Check
==============================
    Output pins connected to Power Ground net  0  
    Instances with input pins tied together  0  
    TieHi/Lo term nets not connected to instance's PG terms  0  
    Floating Instance terminals  0  
    Floating IO terms  0  
    Tie Hi/Lo output terms floating  0  
    Output term shorted to Power Ground net  0  
    Pin without shape  0  

==============================
Primitive Net DRC Check
==============================
Nets with tri-state driver: 0  
Nets with parallel drivers: 0  
Nets with multiple drivers: 0  
Nets with no driver (No FanIn): 0  
Output Floating nets (No FanOut): 0  
High Fanout nets (>50): 0  

==============================
Sub Module Port Definition Check
==============================
Tie Hi/Lo instances connected to output: 0  
Verilog nets with multiple drivers: 0  

==============================
Dont Use Cells Used in Design
==============================
    ------------------------------
    Dont use cells in design
    ------------------------------
    FILLCELL_X4  
    FILLCELL_X2  
    FILLCELL_X1  
    Dont use cells in design  3  

==============================
I/O Pin Check
==============================
Unplaced I/O Pins: 0  
Floating I/O Pins: 0  
    ------------------------------
    I/O pins connected to non IO insts (fine for a block though)
    ------------------------------
    I/O Pin  Non I/O Instance  
    blif_clk_net  v8_reg  
    blif_clk_net  v11_reg  
    blif_clk_net  v9_reg  
    blif_clk_net  v12_reg  
    blif_clk_net  v7_reg  
    blif_clk_net  v10_reg  
    blif_reset_net  g7297  
    CLR  g7044  
    CLR  g7122  
    CLR  g7159  
    CLR  g7157  
    CLR  g7153  
    CLR  g7251  
    CLR  g7261  
    CLR  g7263  
    CLR  g7298  
    v6  g7091  
    v6  g7246  
    v6  g7238  
    v6  g7237  
    v6  g7248  
    v6  g7253  
    v6  g7249  
    v5  g6995  
    v5  g7012  
    v5  g7236  
    v5  g7244  
    v5  g7252  
    v4  g7244  
    v4  g7252  
    v4  g7290  
    v3  g7106  
    v3  g7092  
    v3  g7075  
    v3  g7125  
    v3  g7183  
    v3  g7245  
    v3  g7262  
    v3  g7248  
    v3  g7249  
    v3  g7288  
    v2  g7072  
    v2  g7076  
    v2  g7062  
    v2  g7104  
    v2  g7113  
    v2  g7121  
    v2  g7148  
    v2  g7157  
    v2  g7176  
    v2  g7187  
    v2  g7175  
    v2  g7235  
    v2  g7255  
    v2  g7268  
    v2  g7256  
    v2  g7273  
    v2  g7296  
    v1  g7021  
    v1  g7025  
    v1  g7235  
    v1  g7253  
    v1  g7247  
    v1  g7299  
    v0  g7116  
    v0  g7095  
    v0  g7130  
    v0  g7161  
    v0  g7168  
    v0  g7231  
    v0  g7179  
    v0  g7233  
    v0  g7247  
    v0  g7292  
    v13_D_24  g6995  
    v13_D_23  g7032  
    v13_D_22  g7036  
    v13_D_21  g7048  
    v13_D_20  g7120  
    v13_D_19  g7008  
    v13_D_18  g7013  
    v13_D_17  g6998  
    v13_D_16  g7008  
    v13_D_16  g7028  
    v13_D_15  g7012  
    v13_D_14  g7017  
    v13_D_13  g6992  
    v13_D_12  g7014  
    v13_D_11  g7009  
    v13_D_10  g7004  
    v13_D_9  g7063  
    v13_D_8  g6997  
    v13_D_7  g6996  
    v13_D_6  g7029  
    I/O Pins connected to Non-IO Insts  29  

==============================
Unplaced IO Pads
==============================
Unplaced I/O Pads: 0  

==============================
Power Ground Nets
==============================
VSS : Routed   
VDD : Routed   

==============================
Power/Ground Pin Connectivity
==============================
    Floating Power Ground terms  0  
    Power/Ground pins connected to non Power/Ground net  0  
    Power pin connected to Ground net  0  
    Ground pin connected to Power net  0  
        1) Number of error=0 & warning=0.

==============================
Top level Floorplan Check
==============================
Off-Grid Horizontal Tracks: 0  
Off-Grid Vertical Tracks: 0  
Placement grid on Mfg. grid: FALSE  
User grid a multiple of Mfg. grid: FALSE  
User grid a multiple of Mfg. grid: FALSE  
Horizontal GCell Grid off Mfg. grid: 0  
Vertical GCell Grid off Mfg. grid: 0  
Core Row grid not a multiple of Mfg. grid: 0  
AreaIO rows not on core-grid: 0  
BlackBoxes Off Mfg. Grid: 0  
Blocks Off Mfg. Grid: 0  
BlackBoxes Off placement Grid: 0  
Blocks off placement Grid: 0  
Instances not snapped to row site: 0  
Instances not on Mfg. Grid: 0  
PrePlaced hard-macro pins not on routing grid: 0  
Class COVER cell not snapped to manufacture grid: 0  
Modules with off-grid Constraints: 0  
Groups with off-grid Constraints: 0  
PartitionPower Domain off Grid: 0  
PreRoute not on Mfg. grid: 0  
Off Track Pre-Routes: 0  
Off Grid Power/Ground Pre-routes: 0  
