#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Feb 06 19:06:52 2020
# Process ID: 17792
# Current directory: C:/Users/carlo/Downloads/lab_3/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39328 C:\Users\carlo\Downloads\lab_3\project_3\project_3.xpr
# Log file: C:/Users/carlo/Downloads/lab_3/project_3/vivado.log
# Journal file: C:/Users/carlo/Downloads/lab_3/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/carlo/Downloads/lab_3/project_3/project_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/port3116/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_3/project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 797.074 ; gain = 126.551
import_files -norecurse {C:/Users/carlo/Downloads/lab_3/fsm.sv C:/Users/carlo/Downloads/lab_3/dp.sv C:/Users/carlo/Downloads/lab_3/gcd_core.sv}
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/dp.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/dp.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/fsm.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/fsm.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/gcd_core.sv:1]
[Thu Feb 06 19:08:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv:1]
[Thu Feb 06 19:12:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.StringIndexOutOfBoundsException: String index out of range: 23 (See C:/Users/carlo/Downloads/lab_3/project_3/vivado_pid17792.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.StringIndexOutOfBoundsException: String index out of range: 27 (See C:/Users/carlo/Downloads/lab_3/project_3/vivado_pid17792.debug)
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Output_CL.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Output_CL.sv:1]
[Thu Feb 06 19:16:13 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 19:18:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv:1]
[Thu Feb 06 19:21:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv:1]
[Thu Feb 06 19:22:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv:1]
[Thu Feb 06 19:23:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv:1]
[Thu Feb 06 19:25:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv:1]
[Thu Feb 06 19:25:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 19:37:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv:1]
[Thu Feb 06 19:39:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv:1]
[Thu Feb 06 19:40:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv:1]
[Thu Feb 06 19:41:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Output_CL.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Output_CL.sv:1]
[Thu Feb 06 19:42:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 19:45:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 19:45:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files  C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv
file delete -force C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Input_FSM.sv
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:122]
[Thu Feb 06 19:59:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 20:02:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 20:02:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
remove_files  C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Output_CL.sv
file delete -force C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/Output_CL.sv
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 20:05:23 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 20:07:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 20:09:39 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Feb 06 20:10:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 20:12:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Feb 06 20:13:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 20:16:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:33]
[Thu Feb 06 20:18:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 20:21:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Feb 06 20:22:26 2020] Launched impl_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:33]
[Thu Feb 06 20:26:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/carlo/Downloads/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Thu Feb 06 20:29:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Feb 06 20:35:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/carlo/Downloads/lab_3/project_3/project_3.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 06 20:43:23 2020...
