Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 02 10:38:21 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex5_timing_summary_routed.rpt -rpx ex5_timing_summary_routed.rpx
| Design       : ex5
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.332        0.000                      0                  189        0.171        0.000                      0                  189        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.332        0.000                      0                  189        0.171        0.000                      0                  189        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.632ns (19.193%)  route 2.661ns (80.807%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.998     7.552    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[21]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y55         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.632ns (19.193%)  route 2.661ns (80.807%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.998     7.552    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[22]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y55         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.632ns (19.193%)  route 2.661ns (80.807%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.998     7.552    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[23]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y55         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.632ns (19.193%)  route 2.661ns (80.807%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.998     7.552    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[24]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y55         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.632ns (19.972%)  route 2.532ns (80.028%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.870     7.424    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y57         FDRE                                         r  clk_dvr1/s_divCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  clk_dvr1/s_divCounter_reg[29]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y57         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.632ns (19.972%)  route 2.532ns (80.028%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.870     7.424    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y57         FDRE                                         r  clk_dvr1/s_divCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  clk_dvr1/s_divCounter_reg[30]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y57         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.632ns (20.609%)  route 2.435ns (79.391%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.772     7.326    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[25]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y56         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.632ns (20.609%)  route 2.435ns (79.391%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.772     7.326    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[26]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y56         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.632ns (20.609%)  route 2.435ns (79.391%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.772     7.326    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[27]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y56         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.632ns (20.609%)  route 2.435ns (79.391%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.329     4.260    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  clk_dvr1/s_divCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.341     4.601 f  clk_dvr1/s_divCounter_reg[10]/Q
                         net (fo=2, routed)           0.622     5.222    clk_dvr1/s_divCounter[10]
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.097     5.319 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.749     6.068    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I0_O)        0.097     6.165 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=3, routed)           0.292     6.457    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.097     6.554 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.772     7.326    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.225    14.003    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[28]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X89Y56         FDRE (Setup_fdre_C_R)       -0.314    13.884    clk_dvr1/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  6.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 clk_dvr4/s_divCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr4/clkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.097%)  route 0.118ns (38.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    clk_dvr4/clk_IBUF_BUFG
    SLICE_X89Y75         FDRE                                         r  clk_dvr4/s_divCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_dvr4/s_divCounter_reg[17]/Q
                         net (fo=5, routed)           0.118     1.773    clk_dvr4/s_divCounter_reg_n_0_[17]
    SLICE_X88Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.818 r  clk_dvr4/clkOut_i_2__1/O
                         net (fo=1, routed)           0.000     1.818    clk_dvr4/clkOut
    SLICE_X88Y75         FDRE                                         r  clk_dvr4/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.028    clk_dvr4/clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  clk_dvr4/clkOut_reg/C
                         clock pessimism             -0.501     1.526    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.120     1.646    clk_dvr4/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk_dvr2/s_divCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr2/clkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.792%)  route 0.106ns (36.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    clk_dvr2/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  clk_dvr2/s_divCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  clk_dvr2/s_divCounter_reg[17]/Q
                         net (fo=5, routed)           0.106     1.760    clk_dvr2/s_divCounter_reg_n_0_[17]
    SLICE_X87Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  clk_dvr2/clkOut_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    clk_dvr2/clkOut
    SLICE_X87Y75         FDRE                                         r  clk_dvr2/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.028    clk_dvr2/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  clk_dvr2/clkOut_reg/C
                         clock pessimism             -0.501     1.526    
    SLICE_X87Y75         FDRE (Hold_fdre_C_D)         0.091     1.617    clk_dvr2/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.607     1.526    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  clk_dvr1/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.113     1.780    clk_dvr1/s_divCounter[28]
    SLICE_X89Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  clk_dvr1/s_divCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.888    clk_dvr1/data0[28]
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.879     2.044    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y56         FDRE                                         r  clk_dvr1/s_divCounter_reg[28]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y56         FDRE (Hold_fdre_C_D)         0.105     1.631    clk_dvr1/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.608     1.527    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y51         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.113     1.781    clk_dvr1/s_divCounter[8]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  clk_dvr1/s_divCounter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.889    clk_dvr1/data0[8]
    SLICE_X89Y51         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.880     2.045    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y51         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X89Y51         FDRE (Hold_fdre_C_D)         0.105     1.632    clk_dvr1/s_divCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_dvr4/s_divCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr4/s_divCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.597     1.516    clk_dvr4/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  clk_dvr4/s_divCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_dvr4/s_divCounter_reg[28]/Q
                         net (fo=2, routed)           0.113     1.770    clk_dvr4/s_divCounter_reg_n_0_[28]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clk_dvr4/s_divCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_dvr4/s_divCounter0_carry__5_n_4
    SLICE_X89Y77         FDRE                                         r  clk_dvr4/s_divCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    clk_dvr4/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  clk_dvr4/s_divCounter_reg[28]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X89Y77         FDRE (Hold_fdre_C_D)         0.105     1.621    clk_dvr4/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_dvr4/s_divCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr4/s_divCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.597     1.516    clk_dvr4/clk_IBUF_BUFG
    SLICE_X89Y71         FDRE                                         r  clk_dvr4/s_divCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_dvr4/s_divCounter_reg[4]/Q
                         net (fo=2, routed)           0.113     1.770    clk_dvr4/s_divCounter_reg_n_0_[4]
    SLICE_X89Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clk_dvr4/s_divCounter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_dvr4/s_divCounter0_carry_n_4
    SLICE_X89Y71         FDRE                                         r  clk_dvr4/s_divCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.867     2.032    clk_dvr4/clk_IBUF_BUFG
    SLICE_X89Y71         FDRE                                         r  clk_dvr4/s_divCounter_reg[4]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.105     1.621    clk_dvr4/s_divCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.607     1.526    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  clk_dvr1/s_divCounter_reg[24]/Q
                         net (fo=3, routed)           0.114     1.781    clk_dvr1/s_divCounter[24]
    SLICE_X89Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  clk_dvr1/s_divCounter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.889    clk_dvr1/data0[24]
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.879     2.044    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  clk_dvr1/s_divCounter_reg[24]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.105     1.631    clk_dvr1/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clk_dvr4/s_divCounter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr4/s_divCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.662%)  route 0.114ns (31.338%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    clk_dvr4/clk_IBUF_BUFG
    SLICE_X89Y76         FDRE                                         r  clk_dvr4/s_divCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clk_dvr4/s_divCounter_reg[24]/Q
                         net (fo=3, routed)           0.114     1.769    clk_dvr4/s_divCounter_reg_n_0_[24]
    SLICE_X89Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clk_dvr4/s_divCounter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.877    clk_dvr4/s_divCounter0_carry__4_n_4
    SLICE_X89Y76         FDRE                                         r  clk_dvr4/s_divCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.029    clk_dvr4/clk_IBUF_BUFG
    SLICE_X89Y76         FDRE                                         r  clk_dvr4/s_divCounter_reg[24]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.105     1.619    clk_dvr4/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.251ns (69.001%)  route 0.113ns (30.999%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.608     1.527    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y50         FDRE                                         r  clk_dvr1/s_divCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  clk_dvr1/s_divCounter_reg[2]/Q
                         net (fo=2, routed)           0.113     1.781    clk_dvr1/s_divCounter[2]
    SLICE_X89Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.891 r  clk_dvr1/s_divCounter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.891    clk_dvr1/data0[2]
    SLICE_X89Y50         FDRE                                         r  clk_dvr1/s_divCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.880     2.045    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y50         FDRE                                         r  clk_dvr1/s_divCounter_reg[2]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X89Y50         FDRE (Hold_fdre_C_D)         0.105     1.632    clk_dvr1/s_divCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/clkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.980%)  route 0.210ns (53.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.607     1.526    clk_dvr1/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  clk_dvr1/s_divCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  clk_dvr1/s_divCounter_reg[16]/Q
                         net (fo=4, routed)           0.210     1.877    clk_dvr1/s_divCounter[16]
    SLICE_X88Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.922 r  clk_dvr1/clkOut_i_2/O
                         net (fo=1, routed)           0.000     1.922    clk_dvr1/clkOut
    SLICE_X88Y54         FDRE                                         r  clk_dvr1/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.879     2.044    clk_dvr1/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  clk_dvr1/clkOut_reg/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.120     1.662    clk_dvr1/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y54    clk_dvr1/clkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y51    clk_dvr1/s_divCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y52    clk_dvr1/s_divCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y52    clk_dvr1/s_divCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y52    clk_dvr1/s_divCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    clk_dvr1/s_divCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    clk_dvr1/s_divCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    clk_dvr1/s_divCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    clk_dvr1/s_divCounter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clk_dvr2/s_divCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    clk_dvr2/s_divCounter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    clk_dvr2/s_divCounter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    clk_dvr2/s_divCounter_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    clk_dvr2/s_divCounter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_dvr2/s_divCounter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clk_dvr2/s_divCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_dvr2/s_divCounter_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clk_dvr2/s_divCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clk_dvr2/s_divCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    clk_dvr1/clkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y51    clk_dvr1/s_divCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y52    clk_dvr1/s_divCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y52    clk_dvr1/s_divCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y52    clk_dvr1/s_divCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    clk_dvr1/s_divCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    clk_dvr1/s_divCounter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    clk_dvr1/s_divCounter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    clk_dvr1/s_divCounter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    clk_dvr1/s_divCounter_reg[17]/C



