;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 12, #10
	SUB @121, 133
	SUB @121, 133
	SUB -3, <-0
	SUB 100, 9
	JMN 321, 50
	SLT 0, 2
	SUB #300, @300
	SLT 321, 40
	MOV -7, <-20
	SUB #200, @0
	JMZ 12, <10
	SPL <0, 90
	SUB #12, @203
	SUB @127, 106
	JMZ 12, <10
	DJN -1, @-20
	SLT 12, 10
	SUB #32, @4
	MOV 0, -202
	JMZ 0, <2
	SUB 0, 0
	SUB @121, 103
	SPL -410, -10
	DJN -1, @-20
	SUB @0, @2
	ADD 130, 9
	SUB @121, 103
	ADD 30, 4
	ADD 100, 9
	DJN -1, @-20
	SUB 130, 9
	ADD 30, 4
	SUB @121, 133
	JMZ 12, <10
	SUB @121, 103
	JMZ 12, <10
	SUB @121, 103
	SUB -410, -10
	DJN -1, @-20
	SPL 0, -202
	SLT 12, 10
	SPL 0, -202
	SPL 0, -202
	JMN @12, #200
