
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.58

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[6]$_SDFFE_PP0P_/CK (DFF_X1)
     4    6.40    0.01    0.09    0.09 v counter_reg[6]$_SDFFE_PP0P_/Q (DFF_X1)
                                         count[6] (net)
                  0.01    0.00    0.09 v _80_/A (OAI21_X1)
     1    1.65    0.01    0.02    0.11 ^ _80_/ZN (OAI21_X1)
                                         _33_ (net)
                  0.01    0.00    0.11 ^ _82_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.12 v _82_/ZN (AOI21_X1)
                                         _06_ (net)
                  0.01    0.00    0.12 v counter_reg[6]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[6]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X1)
     5   11.54    0.03    0.11    0.11 ^ counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X1)
                                         count[0] (net)
                  0.03    0.00    0.11 ^ _87_/A (HA_X1)
     4    8.19    0.02    0.05    0.16 ^ _87_/CO (HA_X1)
                                         _46_ (net)
                  0.02    0.00    0.16 ^ _57_/A2 (NAND2_X1)
     1    3.32    0.01    0.02    0.18 v _57_/ZN (NAND2_X1)
                                         _17_ (net)
                  0.01    0.00    0.18 v _58_/A3 (NOR3_X2)
     2    1.67    0.02    0.04    0.22 ^ _58_/ZN (NOR3_X2)
                                         tc (net)
                  0.02    0.00    0.22 ^ tc (out)
                                  0.22   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CK (DFF_X1)
     5   11.54    0.03    0.11    0.11 ^ counter_reg[0]$_SDFFE_PP0P_/Q (DFF_X1)
                                         count[0] (net)
                  0.03    0.00    0.11 ^ _87_/A (HA_X1)
     4    8.19    0.02    0.05    0.16 ^ _87_/CO (HA_X1)
                                         _46_ (net)
                  0.02    0.00    0.16 ^ _57_/A2 (NAND2_X1)
     1    3.32    0.01    0.02    0.18 v _57_/ZN (NAND2_X1)
                                         _17_ (net)
                  0.01    0.00    0.18 v _58_/A3 (NOR3_X2)
     2    1.67    0.02    0.04    0.22 ^ _58_/ZN (NOR3_X2)
                                         tc (net)
                  0.02    0.00    0.22 ^ tc (out)
                                  0.22   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.52e-05   2.03e-06   6.13e-07   5.78e-05  85.5%
Combinational          4.37e-06   3.96e-06   1.44e-06   9.78e-06  14.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.95e-05   6.00e-06   2.06e-06   6.76e-05 100.0%
                          88.1%       8.9%       3.0%
