// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_mac_muladd_6nfYi.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<10> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<11> > conv_out_0_address0;
    sc_out< sc_logic > conv_out_0_ce0;
    sc_out< sc_logic > conv_out_0_we0;
    sc_out< sc_lv<32> > conv_out_0_d0;
    sc_out< sc_lv<11> > conv_out_1_address0;
    sc_out< sc_logic > conv_out_1_ce0;
    sc_out< sc_logic > conv_out_1_we0;
    sc_out< sc_lv<32> > conv_out_1_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_conv_1_weibkb* conv_1_weights_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U1;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U2;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U3;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U4;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U5;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U6;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U7;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U8;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U9;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U10;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U11;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U12;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U13;
    cnn_mac_muladd_6nfYi<1,1,6,4,5,9>* cnn_mac_muladd_6nfYi_U14;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > conv_1_weights_address0;
    sc_signal< sc_logic > conv_1_weights_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_q0;
    sc_signal< sc_lv<6> > conv_1_weights_address1;
    sc_signal< sc_logic > conv_1_weights_ce1;
    sc_signal< sc_lv<32> > conv_1_weights_q1;
    sc_signal< sc_lv<6> > conv_1_weights_address2;
    sc_signal< sc_logic > conv_1_weights_ce2;
    sc_signal< sc_lv<32> > conv_1_weights_q2;
    sc_signal< sc_lv<6> > conv_1_weights_address3;
    sc_signal< sc_logic > conv_1_weights_ce3;
    sc_signal< sc_lv<32> > conv_1_weights_q3;
    sc_signal< sc_lv<6> > conv_1_weights_address4;
    sc_signal< sc_logic > conv_1_weights_ce4;
    sc_signal< sc_lv<32> > conv_1_weights_q4;
    sc_signal< sc_lv<6> > conv_1_weights_address5;
    sc_signal< sc_logic > conv_1_weights_ce5;
    sc_signal< sc_lv<32> > conv_1_weights_q5;
    sc_signal< sc_lv<3> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<11> > indvar_flatten30_reg_527;
    sc_signal< sc_lv<5> > r_0_reg_538;
    sc_signal< sc_lv<7> > indvar_flatten_reg_549;
    sc_signal< sc_lv<5> > c_0_reg_560;
    sc_signal< sc_lv<3> > f_0_0_reg_571;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state38_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1619;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state29_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state39_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter8;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state30_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state35_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state40_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state31_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state36_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state41_pp0_stage4_iter7;
    sc_signal< bool > ap_block_state46_pp0_stage4_iter8;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_597_p2;
    sc_signal< sc_lv<32> > reg_697;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1619_pp0_iter7_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1619_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln8_fu_721_p2;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1619_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1619_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1619_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1619_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1619_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1619_pp0_iter6_reg;
    sc_signal< sc_lv<11> > add_ln8_fu_727_p2;
    sc_signal< sc_lv<11> > add_ln8_reg_1623;
    sc_signal< sc_lv<1> > icmp_ln11_fu_733_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1628;
    sc_signal< sc_lv<5> > select_ln30_1_fu_747_p3;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1633;
    sc_signal< sc_lv<11> > sub_ln23_fu_779_p2;
    sc_signal< sc_lv<11> > sub_ln23_reg_1638;
    sc_signal< sc_lv<5> > select_ln30_2_fu_791_p3;
    sc_signal< sc_lv<5> > select_ln30_2_reg_1643;
    sc_signal< sc_lv<5> > add_ln30_fu_807_p2;
    sc_signal< sc_lv<5> > add_ln30_reg_1649;
    sc_signal< sc_lv<1> > trunc_ln30_fu_813_p1;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1655;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1655_pp0_iter1_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1655_pp0_iter2_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1655_pp0_iter3_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1655_pp0_iter4_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1655_pp0_iter5_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1655_pp0_iter6_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1655_pp0_iter7_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1655_pp0_iter8_reg;
    sc_signal< sc_lv<4> > tmp_7_reg_1659;
    sc_signal< sc_lv<4> > tmp_7_reg_1659_pp0_iter1_reg;
    sc_signal< sc_lv<4> > tmp_7_reg_1659_pp0_iter2_reg;
    sc_signal< sc_lv<4> > tmp_7_reg_1659_pp0_iter3_reg;
    sc_signal< sc_lv<4> > tmp_7_reg_1659_pp0_iter4_reg;
    sc_signal< sc_lv<4> > tmp_7_reg_1659_pp0_iter5_reg;
    sc_signal< sc_lv<4> > tmp_7_reg_1659_pp0_iter6_reg;
    sc_signal< sc_lv<4> > tmp_7_reg_1659_pp0_iter7_reg;
    sc_signal< sc_lv<4> > tmp_7_reg_1659_pp0_iter8_reg;
    sc_signal< sc_lv<3> > select_ln30_6_fu_873_p3;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1664;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1664_pp0_iter1_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1664_pp0_iter2_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1664_pp0_iter3_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1664_pp0_iter4_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1664_pp0_iter5_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1664_pp0_iter6_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1664_pp0_iter7_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1664_pp0_iter8_reg;
    sc_signal< sc_lv<5> > select_ln30_7_fu_881_p3;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1674;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1674_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1674_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1674_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1674_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1674_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1674_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1674_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1674_pp0_iter8_reg;
    sc_signal< sc_lv<11> > zext_ln30_2_fu_889_p1;
    sc_signal< sc_lv<11> > zext_ln30_2_reg_1680;
    sc_signal< sc_lv<11> > zext_ln30_4_fu_918_p1;
    sc_signal< sc_lv<11> > zext_ln30_4_reg_1691;
    sc_signal< sc_lv<5> > select_ln30_9_fu_939_p3;
    sc_signal< sc_lv<5> > select_ln30_9_reg_1702;
    sc_signal< sc_lv<64> > zext_ln23_fu_947_p1;
    sc_signal< sc_lv<64> > zext_ln23_reg_1707;
    sc_signal< sc_lv<64> > zext_ln23_reg_1707_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1707_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1707_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1707_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1707_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1707_pp0_iter6_reg;
    sc_signal< sc_lv<3> > add_ln14_fu_967_p2;
    sc_signal< sc_lv<3> > add_ln14_reg_1722;
    sc_signal< sc_lv<3> > add_ln14_reg_1722_pp0_iter1_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1722_pp0_iter2_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1722_pp0_iter3_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1722_pp0_iter4_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1722_pp0_iter5_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1722_pp0_iter6_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1722_pp0_iter7_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1722_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_fu_973_p1;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1731;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1731_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1731_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1731_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1731_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1731_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1731_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1731_pp0_iter7_reg;
    sc_signal< sc_lv<3> > add_ln14_1_fu_993_p2;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1746;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1746_pp0_iter1_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1746_pp0_iter2_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1746_pp0_iter3_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1746_pp0_iter4_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1746_pp0_iter5_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1746_pp0_iter6_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1746_pp0_iter7_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1746_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_fu_999_p1;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1755;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1755_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1755_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1755_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1755_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1755_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1755_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1755_pp0_iter7_reg;
    sc_signal< sc_lv<7> > add_ln11_fu_1019_p2;
    sc_signal< sc_lv<7> > add_ln11_reg_1770;
    sc_signal< sc_lv<11> > sub_ln23_1_fu_1047_p2;
    sc_signal< sc_lv<11> > sub_ln23_1_reg_1775;
    sc_signal< sc_lv<11> > zext_ln30_5_fu_1063_p1;
    sc_signal< sc_lv<11> > zext_ln30_5_reg_1786;
    sc_signal< sc_lv<11> > add_ln23_6_fu_1179_p2;
    sc_signal< sc_lv<11> > add_ln23_6_reg_1827;
    sc_signal< sc_lv<11> > add_ln23_10_fu_1193_p2;
    sc_signal< sc_lv<11> > add_ln23_10_reg_1837;
    sc_signal< sc_lv<11> > add_ln23_14_fu_1207_p2;
    sc_signal< sc_lv<11> > add_ln23_14_reg_1847;
    sc_signal< sc_lv<6> > zext_ln23_17_fu_1212_p1;
    sc_signal< sc_lv<6> > zext_ln23_17_reg_1852;
    sc_signal< sc_lv<32> > grp_fu_609_p2;
    sc_signal< sc_lv<32> > tmp_2_34_reg_1868;
    sc_signal< sc_lv<32> > grp_fu_615_p2;
    sc_signal< sc_lv<32> > tmp_0_0_1_reg_1873;
    sc_signal< sc_lv<6> > zext_ln23_27_fu_1234_p1;
    sc_signal< sc_lv<6> > zext_ln23_27_reg_1878;
    sc_signal< sc_lv<32> > grp_fu_621_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_1894;
    sc_signal< sc_lv<32> > grp_fu_627_p2;
    sc_signal< sc_lv<32> > tmp_1_0_1_reg_1899;
    sc_signal< sc_lv<6> > zext_ln23_37_fu_1256_p1;
    sc_signal< sc_lv<6> > zext_ln23_37_reg_1904;
    sc_signal< sc_lv<32> > grp_fu_633_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_1920;
    sc_signal< sc_lv<32> > grp_fu_639_p2;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_1925;
    sc_signal< sc_lv<32> > tmp_0_0_2_reg_1950;
    sc_signal< sc_lv<32> > tmp_0_0_2_reg_1950_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1955;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1955_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1955_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_1970;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_1970_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1975;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1975_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1975_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_1990;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_1990_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1995;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1995_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1995_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_2010;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_2010_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_2010_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_2015;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_2015_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_2015_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_2015_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_2025;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_2025_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_2025_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_2030;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_2030_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_2030_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_2030_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_2040;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_2040_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_2040_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_2045;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_2045_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_2045_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_2045_pp0_iter3_reg;
    sc_signal< sc_lv<3> > add_ln14_2_fu_1374_p2;
    sc_signal< sc_lv<3> > add_ln14_2_reg_2050;
    sc_signal< sc_lv<7> > select_ln11_fu_1379_p3;
    sc_signal< sc_lv<7> > select_ln11_reg_2055;
    sc_signal< sc_lv<32> > tmp_0_2_reg_2060;
    sc_signal< sc_lv<32> > tmp_0_2_reg_2060_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_2060_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_2060_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_2060_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2065;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2065_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2065_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2065_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2065_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2065_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2070;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2070_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2070_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2070_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2070_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2075;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2075_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2075_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2075_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2075_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2075_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2080;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2080_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2080_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2080_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2080_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2085;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2085_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2085_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2085_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2085_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2085_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_582_p2;
    sc_signal< sc_lv<32> > w_sum_4_reg_2090;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2095;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2095_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2095_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2095_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2095_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2095_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_587_p2;
    sc_signal< sc_lv<32> > w_sum_4_1_reg_2100;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2105;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2105_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2105_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2105_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2105_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2105_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_592_p2;
    sc_signal< sc_lv<32> > w_sum_4_2_reg_2110;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2115;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2115_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2115_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2115_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2115_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2115_pp0_iter6_reg;
    sc_signal< sc_lv<32> > w_sum_4_0_0_1_reg_2120;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > w_sum_4_1_0_1_reg_2125;
    sc_signal< sc_lv<32> > w_sum_4_2_0_1_reg_2130;
    sc_signal< sc_lv<32> > w_sum_4_0_0_2_reg_2135;
    sc_signal< sc_lv<32> > w_sum_4_1_0_2_reg_2140;
    sc_signal< sc_lv<32> > w_sum_4_2_0_2_reg_2145;
    sc_signal< sc_lv<32> > w_sum_4_0_1_reg_2150;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > w_sum_4_1_1_reg_2155;
    sc_signal< sc_lv<32> > w_sum_4_2_1_reg_2160;
    sc_signal< sc_lv<32> > w_sum_4_0_1_1_reg_2165;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > w_sum_4_1_1_1_reg_2170;
    sc_signal< sc_lv<32> > w_sum_4_2_1_1_reg_2175;
    sc_signal< sc_lv<32> > w_sum_4_0_1_2_reg_2180;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > grp_fu_601_p2;
    sc_signal< sc_lv<32> > w_sum_4_1_1_2_reg_2185;
    sc_signal< sc_lv<32> > grp_fu_605_p2;
    sc_signal< sc_lv<32> > w_sum_4_2_1_2_reg_2190;
    sc_signal< sc_lv<32> > w_sum_4_0_2_reg_2195;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > w_sum_4_1_2_reg_2200;
    sc_signal< sc_lv<32> > w_sum_4_2_2_reg_2205;
    sc_signal< sc_lv<32> > w_sum_4_0_2_1_reg_2210;
    sc_signal< sc_lv<32> > w_sum_4_1_2_1_reg_2215;
    sc_signal< sc_lv<32> > w_sum_4_2_2_1_reg_2220;
    sc_signal< sc_lv<32> > conv_1_bias_load_reg_2230;
    sc_signal< sc_lv<32> > conv_1_bias_load_1_reg_2240;
    sc_signal< sc_lv<32> > w_sum_4_1_2_2_reg_2250;
    sc_signal< sc_lv<32> > w_sum_4_2_2_2_reg_2255;
    sc_signal< sc_lv<32> > conv_1_bias_load_2_reg_2260;
    sc_signal< sc_lv<32> > w_sum_1_reg_2265;
    sc_signal< sc_lv<32> > w_sum_2_reg_2272;
    sc_signal< sc_lv<12> > sub_ln30_fu_1409_p2;
    sc_signal< sc_lv<12> > sub_ln30_reg_2279;
    sc_signal< sc_lv<12> > add_ln30_4_fu_1549_p2;
    sc_signal< sc_lv<12> > add_ln30_4_reg_2285;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten30_phi_fu_531_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_542_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_553_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_564_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_0_phi_fu_575_p4;
    sc_signal< sc_lv<64> > zext_ln23_9_fu_899_p1;
    sc_signal< sc_lv<64> > zext_ln23_11_fu_928_p1;
    sc_signal< sc_lv<64> > zext_ln23_20_fu_962_p1;
    sc_signal< sc_lv<64> > zext_ln23_30_fu_988_p1;
    sc_signal< sc_lv<64> > zext_ln23_40_fu_1014_p1;
    sc_signal< sc_lv<64> > zext_ln23_10_fu_1058_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln23_13_fu_1071_p1;
    sc_signal< sc_lv<64> > zext_ln23_21_fu_1085_p1;
    sc_signal< sc_lv<64> > zext_ln23_22_fu_1096_p1;
    sc_signal< sc_lv<64> > zext_ln23_31_fu_1110_p1;
    sc_signal< sc_lv<64> > zext_ln23_32_fu_1121_p1;
    sc_signal< sc_lv<64> > zext_ln23_41_fu_1135_p1;
    sc_signal< sc_lv<64> > zext_ln23_42_fu_1146_p1;
    sc_signal< sc_lv<64> > zext_ln23_12_fu_1188_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln23_14_fu_1202_p1;
    sc_signal< sc_lv<64> > tmp_39_fu_1215_p3;
    sc_signal< sc_lv<64> > zext_ln23_23_fu_1229_p1;
    sc_signal< sc_lv<64> > tmp_41_fu_1237_p3;
    sc_signal< sc_lv<64> > zext_ln23_33_fu_1251_p1;
    sc_signal< sc_lv<64> > tmp_43_fu_1259_p3;
    sc_signal< sc_lv<64> > zext_ln23_43_fu_1273_p1;
    sc_signal< sc_lv<64> > sext_ln23_fu_1278_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > sext_ln23_1_fu_1282_p1;
    sc_signal< sc_lv<64> > zext_ln23_24_fu_1291_p1;
    sc_signal< sc_lv<64> > zext_ln23_25_fu_1301_p1;
    sc_signal< sc_lv<64> > zext_ln23_34_fu_1311_p1;
    sc_signal< sc_lv<64> > zext_ln23_35_fu_1321_p1;
    sc_signal< sc_lv<64> > zext_ln23_44_fu_1331_p1;
    sc_signal< sc_lv<64> > zext_ln23_45_fu_1341_p1;
    sc_signal< sc_lv<64> > zext_ln23_15_fu_1346_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > tmp_40_fu_1350_p3;
    sc_signal< sc_lv<64> > tmp_42_fu_1358_p3;
    sc_signal< sc_lv<64> > tmp_44_fu_1366_p3;
    sc_signal< sc_lv<64> > zext_ln30_6_fu_1424_p1;
    sc_signal< sc_lv<64> > zext_ln30_7_fu_1490_p1;
    sc_signal< sc_lv<64> > zext_ln30_8_fu_1554_p1;
    sc_signal< sc_lv<32> > select_ln29_fu_1472_p3;
    sc_signal< sc_lv<32> > select_ln29_1_fu_1537_p3;
    sc_signal< sc_lv<32> > select_ln29_2_fu_1600_p3;
    sc_signal< sc_lv<32> > grp_fu_582_p0;
    sc_signal< sc_lv<32> > grp_fu_582_p1;
    sc_signal< sc_lv<32> > grp_fu_587_p0;
    sc_signal< sc_lv<32> > grp_fu_587_p1;
    sc_signal< sc_lv<32> > grp_fu_592_p0;
    sc_signal< sc_lv<32> > grp_fu_592_p1;
    sc_signal< sc_lv<32> > grp_fu_597_p0;
    sc_signal< sc_lv<32> > grp_fu_597_p1;
    sc_signal< sc_lv<32> > grp_fu_601_p0;
    sc_signal< sc_lv<32> > grp_fu_601_p1;
    sc_signal< sc_lv<32> > grp_fu_605_p0;
    sc_signal< sc_lv<32> > grp_fu_605_p1;
    sc_signal< sc_lv<32> > grp_fu_615_p1;
    sc_signal< sc_lv<32> > grp_fu_646_p0;
    sc_signal< sc_lv<5> > r_fu_703_p2;
    sc_signal< sc_lv<10> > tmp_fu_755_p3;
    sc_signal< sc_lv<7> > tmp_3_fu_767_p3;
    sc_signal< sc_lv<11> > zext_ln23_1_fu_763_p1;
    sc_signal< sc_lv<11> > zext_ln23_2_fu_775_p1;
    sc_signal< sc_lv<5> > add_ln23_fu_785_p2;
    sc_signal< sc_lv<5> > select_ln30_3_fu_799_p3;
    sc_signal< sc_lv<5> > c_fu_709_p2;
    sc_signal< sc_lv<5> > add_ln23_1_fu_715_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_849_p2;
    sc_signal< sc_lv<1> > xor_ln30_fu_843_p2;
    sc_signal< sc_lv<5> > select_ln30_fu_739_p3;
    sc_signal< sc_lv<1> > and_ln30_fu_855_p2;
    sc_signal< sc_lv<1> > or_ln30_fu_867_p2;
    sc_signal< sc_lv<5> > add_ln23_3_fu_861_p2;
    sc_signal< sc_lv<11> > add_ln23_4_fu_893_p2;
    sc_signal< sc_lv<5> > add_ln23_7_fu_904_p2;
    sc_signal< sc_lv<5> > select_ln30_4_fu_827_p3;
    sc_signal< sc_lv<5> > select_ln30_8_fu_910_p3;
    sc_signal< sc_lv<11> > add_ln23_8_fu_922_p2;
    sc_signal< sc_lv<5> > add_ln23_11_fu_933_p2;
    sc_signal< sc_lv<5> > select_ln30_5_fu_835_p3;
    sc_signal< sc_lv<4> > zext_ln23_19_fu_952_p1;
    sc_signal< sc_lv<4> > add_ln23_15_fu_956_p2;
    sc_signal< sc_lv<4> > zext_ln23_29_fu_978_p1;
    sc_signal< sc_lv<4> > add_ln23_21_fu_982_p2;
    sc_signal< sc_lv<4> > zext_ln23_39_fu_1004_p1;
    sc_signal< sc_lv<4> > add_ln23_27_fu_1008_p2;
    sc_signal< sc_lv<10> > tmp_4_fu_1025_p3;
    sc_signal< sc_lv<7> > tmp_6_fu_1036_p3;
    sc_signal< sc_lv<11> > zext_ln23_3_fu_1032_p1;
    sc_signal< sc_lv<11> > zext_ln23_4_fu_1043_p1;
    sc_signal< sc_lv<11> > add_ln23_5_fu_1053_p2;
    sc_signal< sc_lv<11> > add_ln23_12_fu_1066_p2;
    sc_signal< sc_lv<5> > zext_ln23_18_fu_1076_p1;
    sc_signal< sc_lv<5> > add_ln23_16_fu_1079_p2;
    sc_signal< sc_lv<5> > add_ln23_17_fu_1090_p2;
    sc_signal< sc_lv<5> > zext_ln23_28_fu_1101_p1;
    sc_signal< sc_lv<5> > add_ln23_22_fu_1104_p2;
    sc_signal< sc_lv<5> > add_ln23_23_fu_1115_p2;
    sc_signal< sc_lv<5> > zext_ln23_38_fu_1126_p1;
    sc_signal< sc_lv<5> > add_ln23_28_fu_1129_p2;
    sc_signal< sc_lv<5> > add_ln23_29_fu_1140_p2;
    sc_signal< sc_lv<10> > tmp_37_fu_1151_p3;
    sc_signal< sc_lv<7> > tmp_38_fu_1162_p3;
    sc_signal< sc_lv<11> > zext_ln23_7_fu_1158_p1;
    sc_signal< sc_lv<11> > zext_ln23_8_fu_1169_p1;
    sc_signal< sc_lv<11> > sub_ln23_2_fu_1173_p2;
    sc_signal< sc_lv<11> > add_ln23_9_fu_1184_p2;
    sc_signal< sc_lv<11> > add_ln23_13_fu_1198_p2;
    sc_signal< sc_lv<6> > add_ln23_18_fu_1223_p2;
    sc_signal< sc_lv<6> > add_ln23_24_fu_1245_p2;
    sc_signal< sc_lv<6> > add_ln23_30_fu_1267_p2;
    sc_signal< sc_lv<6> > add_ln23_19_fu_1286_p2;
    sc_signal< sc_lv<6> > add_ln23_20_fu_1296_p2;
    sc_signal< sc_lv<6> > add_ln23_25_fu_1306_p2;
    sc_signal< sc_lv<6> > add_ln23_26_fu_1316_p2;
    sc_signal< sc_lv<6> > add_ln23_31_fu_1326_p2;
    sc_signal< sc_lv<6> > add_ln23_32_fu_1336_p2;
    sc_signal< sc_lv<9> > grp_fu_1609_p3;
    sc_signal< sc_lv<10> > tmp_8_fu_1398_p3;
    sc_signal< sc_lv<12> > p_shl_cast_fu_1391_p3;
    sc_signal< sc_lv<12> > zext_ln30_3_fu_1405_p1;
    sc_signal< sc_lv<12> > zext_ln23_16_fu_1415_p1;
    sc_signal< sc_lv<12> > add_ln30_2_fu_1418_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_1430_p1;
    sc_signal< sc_lv<8> > tmp_s_fu_1434_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_1444_p1;
    sc_signal< sc_lv<1> > icmp_ln29_27_fu_1454_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_1448_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_1460_p2;
    sc_signal< sc_lv<1> > grp_fu_646_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_1466_p2;
    sc_signal< sc_lv<12> > zext_ln23_26_fu_1482_p1;
    sc_signal< sc_lv<12> > add_ln30_3_fu_1485_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_13_fu_1496_p1;
    sc_signal< sc_lv<8> > tmp_26_fu_1499_p4;
    sc_signal< sc_lv<23> > trunc_ln29_13_fu_1509_p1;
    sc_signal< sc_lv<1> > icmp_ln29_29_fu_1519_p2;
    sc_signal< sc_lv<1> > icmp_ln29_28_fu_1513_p2;
    sc_signal< sc_lv<1> > or_ln29_13_fu_1525_p2;
    sc_signal< sc_lv<1> > and_ln29_13_fu_1531_p2;
    sc_signal< sc_lv<12> > zext_ln23_36_fu_1546_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_14_fu_1559_p1;
    sc_signal< sc_lv<8> > tmp_28_fu_1562_p4;
    sc_signal< sc_lv<23> > trunc_ln29_14_fu_1572_p1;
    sc_signal< sc_lv<1> > icmp_ln29_31_fu_1582_p2;
    sc_signal< sc_lv<1> > icmp_ln29_30_fu_1576_p2;
    sc_signal< sc_lv<1> > or_ln29_14_fu_1588_p2;
    sc_signal< sc_lv<1> > and_ln29_14_fu_1594_p2;
    sc_signal< sc_lv<6> > grp_fu_1609_p0;
    sc_signal< sc_lv<4> > grp_fu_1609_p1;
    sc_signal< sc_lv<5> > grp_fu_1609_p2;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<9> > grp_fu_1609_p10;
    sc_signal< sc_lv<9> > grp_fu_1609_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state48;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<11> ap_const_lv11_548;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<61> ap_const_lv61_3;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<61> ap_const_lv61_6;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<9> ap_const_lv9_1A;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_1019_p2();
    void thread_add_ln14_1_fu_993_p2();
    void thread_add_ln14_2_fu_1374_p2();
    void thread_add_ln14_fu_967_p2();
    void thread_add_ln23_10_fu_1193_p2();
    void thread_add_ln23_11_fu_933_p2();
    void thread_add_ln23_12_fu_1066_p2();
    void thread_add_ln23_13_fu_1198_p2();
    void thread_add_ln23_14_fu_1207_p2();
    void thread_add_ln23_15_fu_956_p2();
    void thread_add_ln23_16_fu_1079_p2();
    void thread_add_ln23_17_fu_1090_p2();
    void thread_add_ln23_18_fu_1223_p2();
    void thread_add_ln23_19_fu_1286_p2();
    void thread_add_ln23_1_fu_715_p2();
    void thread_add_ln23_20_fu_1296_p2();
    void thread_add_ln23_21_fu_982_p2();
    void thread_add_ln23_22_fu_1104_p2();
    void thread_add_ln23_23_fu_1115_p2();
    void thread_add_ln23_24_fu_1245_p2();
    void thread_add_ln23_25_fu_1306_p2();
    void thread_add_ln23_26_fu_1316_p2();
    void thread_add_ln23_27_fu_1008_p2();
    void thread_add_ln23_28_fu_1129_p2();
    void thread_add_ln23_29_fu_1140_p2();
    void thread_add_ln23_30_fu_1267_p2();
    void thread_add_ln23_31_fu_1326_p2();
    void thread_add_ln23_32_fu_1336_p2();
    void thread_add_ln23_3_fu_861_p2();
    void thread_add_ln23_4_fu_893_p2();
    void thread_add_ln23_5_fu_1053_p2();
    void thread_add_ln23_6_fu_1179_p2();
    void thread_add_ln23_7_fu_904_p2();
    void thread_add_ln23_8_fu_922_p2();
    void thread_add_ln23_9_fu_1184_p2();
    void thread_add_ln23_fu_785_p2();
    void thread_add_ln30_2_fu_1418_p2();
    void thread_add_ln30_3_fu_1485_p2();
    void thread_add_ln30_4_fu_1549_p2();
    void thread_add_ln30_fu_807_p2();
    void thread_add_ln8_fu_727_p2();
    void thread_and_ln29_13_fu_1531_p2();
    void thread_and_ln29_14_fu_1594_p2();
    void thread_and_ln29_fu_1466_p2();
    void thread_and_ln30_fu_855_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state48();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state20_pp0_stage3_iter3();
    void thread_ap_block_state21_pp0_stage4_iter3();
    void thread_ap_block_state22_pp0_stage0_iter4();
    void thread_ap_block_state23_pp0_stage1_iter4();
    void thread_ap_block_state24_pp0_stage2_iter4();
    void thread_ap_block_state25_pp0_stage3_iter4();
    void thread_ap_block_state26_pp0_stage4_iter4();
    void thread_ap_block_state27_pp0_stage0_iter5();
    void thread_ap_block_state28_pp0_stage1_iter5();
    void thread_ap_block_state29_pp0_stage2_iter5();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage3_iter5();
    void thread_ap_block_state31_pp0_stage4_iter5();
    void thread_ap_block_state32_pp0_stage0_iter6();
    void thread_ap_block_state33_pp0_stage1_iter6();
    void thread_ap_block_state34_pp0_stage2_iter6();
    void thread_ap_block_state35_pp0_stage3_iter6();
    void thread_ap_block_state36_pp0_stage4_iter6();
    void thread_ap_block_state37_pp0_stage0_iter7();
    void thread_ap_block_state38_pp0_stage1_iter7();
    void thread_ap_block_state39_pp0_stage2_iter7();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage3_iter7();
    void thread_ap_block_state41_pp0_stage4_iter7();
    void thread_ap_block_state42_pp0_stage0_iter8();
    void thread_ap_block_state43_pp0_stage1_iter8();
    void thread_ap_block_state44_pp0_stage2_iter8();
    void thread_ap_block_state45_pp0_stage3_iter8();
    void thread_ap_block_state46_pp0_stage4_iter8();
    void thread_ap_block_state47_pp0_stage0_iter9();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_564_p4();
    void thread_ap_phi_mux_f_0_0_phi_fu_575_p4();
    void thread_ap_phi_mux_indvar_flatten30_phi_fu_531_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_553_p4();
    void thread_ap_phi_mux_r_0_phi_fu_542_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_13_fu_1496_p1();
    void thread_bitcast_ln29_14_fu_1559_p1();
    void thread_bitcast_ln29_fu_1430_p1();
    void thread_c_fu_709_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_address0();
    void thread_conv_1_weights_address1();
    void thread_conv_1_weights_address2();
    void thread_conv_1_weights_address3();
    void thread_conv_1_weights_address4();
    void thread_conv_1_weights_address5();
    void thread_conv_1_weights_ce0();
    void thread_conv_1_weights_ce1();
    void thread_conv_1_weights_ce2();
    void thread_conv_1_weights_ce3();
    void thread_conv_1_weights_ce4();
    void thread_conv_1_weights_ce5();
    void thread_conv_out_0_address0();
    void thread_conv_out_0_ce0();
    void thread_conv_out_0_d0();
    void thread_conv_out_0_we0();
    void thread_conv_out_1_address0();
    void thread_conv_out_1_ce0();
    void thread_conv_out_1_d0();
    void thread_conv_out_1_we0();
    void thread_grp_fu_1609_p0();
    void thread_grp_fu_1609_p1();
    void thread_grp_fu_1609_p10();
    void thread_grp_fu_1609_p2();
    void thread_grp_fu_1609_p20();
    void thread_grp_fu_582_p0();
    void thread_grp_fu_582_p1();
    void thread_grp_fu_587_p0();
    void thread_grp_fu_587_p1();
    void thread_grp_fu_592_p0();
    void thread_grp_fu_592_p1();
    void thread_grp_fu_597_p0();
    void thread_grp_fu_597_p1();
    void thread_grp_fu_601_p0();
    void thread_grp_fu_601_p1();
    void thread_grp_fu_605_p0();
    void thread_grp_fu_605_p1();
    void thread_grp_fu_615_p1();
    void thread_grp_fu_646_p0();
    void thread_icmp_ln11_fu_733_p2();
    void thread_icmp_ln14_fu_849_p2();
    void thread_icmp_ln29_27_fu_1454_p2();
    void thread_icmp_ln29_28_fu_1513_p2();
    void thread_icmp_ln29_29_fu_1519_p2();
    void thread_icmp_ln29_30_fu_1576_p2();
    void thread_icmp_ln29_31_fu_1582_p2();
    void thread_icmp_ln29_fu_1448_p2();
    void thread_icmp_ln8_fu_721_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln29_13_fu_1525_p2();
    void thread_or_ln29_14_fu_1588_p2();
    void thread_or_ln29_fu_1460_p2();
    void thread_or_ln30_fu_867_p2();
    void thread_p_shl_cast_fu_1391_p3();
    void thread_r_fu_703_p2();
    void thread_select_ln11_fu_1379_p3();
    void thread_select_ln29_1_fu_1537_p3();
    void thread_select_ln29_2_fu_1600_p3();
    void thread_select_ln29_fu_1472_p3();
    void thread_select_ln30_1_fu_747_p3();
    void thread_select_ln30_2_fu_791_p3();
    void thread_select_ln30_3_fu_799_p3();
    void thread_select_ln30_4_fu_827_p3();
    void thread_select_ln30_5_fu_835_p3();
    void thread_select_ln30_6_fu_873_p3();
    void thread_select_ln30_7_fu_881_p3();
    void thread_select_ln30_8_fu_910_p3();
    void thread_select_ln30_9_fu_939_p3();
    void thread_select_ln30_fu_739_p3();
    void thread_sext_ln23_1_fu_1282_p1();
    void thread_sext_ln23_fu_1278_p1();
    void thread_sub_ln23_1_fu_1047_p2();
    void thread_sub_ln23_2_fu_1173_p2();
    void thread_sub_ln23_fu_779_p2();
    void thread_sub_ln30_fu_1409_p2();
    void thread_tmp_26_fu_1499_p4();
    void thread_tmp_28_fu_1562_p4();
    void thread_tmp_37_fu_1151_p3();
    void thread_tmp_38_fu_1162_p3();
    void thread_tmp_39_fu_1215_p3();
    void thread_tmp_3_fu_767_p3();
    void thread_tmp_40_fu_1350_p3();
    void thread_tmp_41_fu_1237_p3();
    void thread_tmp_42_fu_1358_p3();
    void thread_tmp_43_fu_1259_p3();
    void thread_tmp_44_fu_1366_p3();
    void thread_tmp_4_fu_1025_p3();
    void thread_tmp_6_fu_1036_p3();
    void thread_tmp_8_fu_1398_p3();
    void thread_tmp_fu_755_p3();
    void thread_tmp_s_fu_1434_p4();
    void thread_trunc_ln29_13_fu_1509_p1();
    void thread_trunc_ln29_14_fu_1572_p1();
    void thread_trunc_ln29_fu_1444_p1();
    void thread_trunc_ln30_fu_813_p1();
    void thread_xor_ln30_fu_843_p2();
    void thread_zext_ln23_10_fu_1058_p1();
    void thread_zext_ln23_11_fu_928_p1();
    void thread_zext_ln23_12_fu_1188_p1();
    void thread_zext_ln23_13_fu_1071_p1();
    void thread_zext_ln23_14_fu_1202_p1();
    void thread_zext_ln23_15_fu_1346_p1();
    void thread_zext_ln23_16_fu_1415_p1();
    void thread_zext_ln23_17_fu_1212_p1();
    void thread_zext_ln23_18_fu_1076_p1();
    void thread_zext_ln23_19_fu_952_p1();
    void thread_zext_ln23_1_fu_763_p1();
    void thread_zext_ln23_20_fu_962_p1();
    void thread_zext_ln23_21_fu_1085_p1();
    void thread_zext_ln23_22_fu_1096_p1();
    void thread_zext_ln23_23_fu_1229_p1();
    void thread_zext_ln23_24_fu_1291_p1();
    void thread_zext_ln23_25_fu_1301_p1();
    void thread_zext_ln23_26_fu_1482_p1();
    void thread_zext_ln23_27_fu_1234_p1();
    void thread_zext_ln23_28_fu_1101_p1();
    void thread_zext_ln23_29_fu_978_p1();
    void thread_zext_ln23_2_fu_775_p1();
    void thread_zext_ln23_30_fu_988_p1();
    void thread_zext_ln23_31_fu_1110_p1();
    void thread_zext_ln23_32_fu_1121_p1();
    void thread_zext_ln23_33_fu_1251_p1();
    void thread_zext_ln23_34_fu_1311_p1();
    void thread_zext_ln23_35_fu_1321_p1();
    void thread_zext_ln23_36_fu_1546_p1();
    void thread_zext_ln23_37_fu_1256_p1();
    void thread_zext_ln23_38_fu_1126_p1();
    void thread_zext_ln23_39_fu_1004_p1();
    void thread_zext_ln23_3_fu_1032_p1();
    void thread_zext_ln23_40_fu_1014_p1();
    void thread_zext_ln23_41_fu_1135_p1();
    void thread_zext_ln23_42_fu_1146_p1();
    void thread_zext_ln23_43_fu_1273_p1();
    void thread_zext_ln23_44_fu_1331_p1();
    void thread_zext_ln23_45_fu_1341_p1();
    void thread_zext_ln23_4_fu_1043_p1();
    void thread_zext_ln23_5_fu_973_p1();
    void thread_zext_ln23_6_fu_999_p1();
    void thread_zext_ln23_7_fu_1158_p1();
    void thread_zext_ln23_8_fu_1169_p1();
    void thread_zext_ln23_9_fu_899_p1();
    void thread_zext_ln23_fu_947_p1();
    void thread_zext_ln30_2_fu_889_p1();
    void thread_zext_ln30_3_fu_1405_p1();
    void thread_zext_ln30_4_fu_918_p1();
    void thread_zext_ln30_5_fu_1063_p1();
    void thread_zext_ln30_6_fu_1424_p1();
    void thread_zext_ln30_7_fu_1490_p1();
    void thread_zext_ln30_8_fu_1554_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
