Model {
  Name			  "dig_dwn_conv_2"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.34"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "US-ASCII"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Mon Feb 24 13:22:50 2014"
  Creator		  "mdexter"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mdexter"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Feb 25 09:38:44 2014"
  RTWModifiedTimeStamp	  315187719
  ModelVersionFormat	  "1.%<AutoIncrement:34>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  12
	  Version		  "1.10.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 72, 69, 952, 699 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "dig_dwn_conv_2"
    Location		    [5, 79, 1019, 740]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "422"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "1"
      Tag		      "genX"
      Ports		      []
      Position		      [22, 52, 72, 102]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      infoedit		      " System Generator"
      xilinxfamily	      "virtex5"
      part		      "xc5vlx110t"
      speed		      "-1"
      package		      "ff1136"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./dig_dwn_conv_2/sysgen"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,212,464,470"
      block_type	      "sysgen"
      sg_icon_stat	      "50,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Accumulator"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [320, 300, 365, 340]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Accumulator"
      SourceType	      "Xilinx Accumulator Block"
      infoedit		      "Adder or subtracter-based accumulator.   Output type and binary point position match the input."
      "<br><br>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to "
      "run at the system rate even if the input 'b' is running at a slower rate."
      operation		      "Add"
      n_bits		      "8"
      overflow		      "Wrap"
      scale		      "1"
      rst		      off
      hasbypass		      off
      en		      off
      dbl_ovrd		      off
      use_behavioral_HDL      on
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "128,25,436,701"
      block_type	      "accum"
      sg_icon_stat	      "45,40,1,1,white,blue,0,47915e64,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 40 40 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 40 40 0 ]);\npatch([10.875 18.1 23.1 28.1 33.1 23.1 15.875 10.875 ],[25.55"
      " 25.55 30.55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([15.875 23.1 18.1 10.875 15.875 ],[20.55 20.55 25"
      ".55 25.55 20.55 ],[0.931 0.946 0.973 ]);\npatch([10.875 18.1 23.1 15.875 10.875 ],[15.55 15.55 20.55 20.55 15.55"
      " ],[1 1 1 ]);\npatch([15.875 33.1 28.1 23.1 18.1 10.875 15.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0"
      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
      "'black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'\\bf+=b','texmode','on');\nfprintf(''"
      ",'COMMENT: end icon text');"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "3"
      Position		      [15, 450, 45, 480]
    }
    Block {
      BlockType		      Reference
      Name		      "Convert"
      SID		      "265"
      Ports		      [1, 1]
      Position		      [790, 295, 815, 335]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do "
      "not."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "32"
      bin_pt		      "21"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      quantization	      "Round  (unbiased: Even Values)"
      overflow		      "Wrap"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,636,521"
      block_type	      "convert"
      block_version	      "11.4"
      sg_icon_stat	      "25,40,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 40 40 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 40 40 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[23.3"
      "3 23.33 26.33 23.33 26.33 26.33 26.33 23.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[20.33 20.33 23."
      "33 23.33 20.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[17.33 17.33 20.33 20.33 17.33 ],"
      "[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[14.33 14.33 17.33 14.33 17.33 17.33 14.33 ],[0.93"
      "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
      "black');port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Convert1"
      SID		      "267"
      Ports		      [1, 1]
      Position		      [790, 375, 815, 415]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do "
      "not."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "32"
      bin_pt		      "21"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      quantization	      "Round  (unbiased: Even Values)"
      overflow		      "Wrap"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,636,521"
      block_type	      "convert"
      block_version	      "11.4"
      sg_icon_stat	      "25,40,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 40 40 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 40 40 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[23.3"
      "3 23.33 26.33 23.33 26.33 26.33 26.33 23.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[20.33 20.33 23."
      "33 23.33 20.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[17.33 17.33 20.33 20.33 17.33 ],"
      "[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[14.33 14.33 17.33 14.33 17.33 17.33 14.33 ],[0.93"
      "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
      "black');port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Counter1"
      SID		      "8"
      Ports		      [2, 1]
      Position		      [245, 154, 300, 196]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited cou"
      "nter is implemented by combining a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "2047"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "12"
      bin_pt		      "0"
      load_pin		      off
      rst		      on
      en		      on
      explicit_period	      "on"
      period		      "1"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "53,25,436,765"
      block_type	      "counter"
      sg_icon_stat	      "55,42,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 42 42 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 42 42 0 ]);\npatch([13.65 22.32 28.32 34.32 40.32 28.32 19.65 13.65 ],[27."
      "66 27.66 33.66 27.66 33.66 33.66 33.66 27.66 ],[1 1 1 ]);\npatch([19.65 28.32 22.32 13.65 19.65 ],[21.66 21.66 2"
      "7.66 27.66 21.66 ],[0.931 0.946 0.973 ]);\npatch([13.65 22.32 28.32 19.65 13.65 ],[15.66 15.66 21.66 21.66 15.66"
      " ],[1 1 1 ]);\npatch([19.65 40.32 34.32 28.32 22.32 13.65 19.65 ],[9.66 9.66 15.66 9.66 15.66 15.66 9.66 ],[0.93"
      "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
      "ack');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsi"
      "ze{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      "11"
      Position		      [140, 179, 205, 191]
      ShowName		      off
      GotoTag		      "we"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      "264"
      Position		      [840, 329, 905, 341]
      ShowName		      off
      GotoTag		      "we"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      SID		      "268"
      Position		      [840, 409, 905, 421]
      ShowName		      off
      GotoTag		      "we"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      SID		      "269"
      Position		      [840, 369, 905, 381]
      ShowName		      off
      GotoTag		      "cnt"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      SID		      "15"
      Position		      [840, 289, 905, 301]
      ShowName		      off
      GotoTag		      "cnt"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      "19"
      Position		      [520, 128, 600, 142]
      ShowName		      off
      GotoTag		      "we"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      "20"
      Position		      [520, 168, 600, 182]
      ShowName		      off
      GotoTag		      "cnt"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      SID		      "90"
      Position		      [335, 488, 395, 502]
      ShowName		      off
      GotoTag		      "c0"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      SID		      "91"
      Position		      [335, 553, 395, 567]
      ShowName		      off
      GotoTag		      "c1"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      SID		      "95"
      Position		      [590, 488, 650, 502]
      ShowName		      off
      GotoTag		      "c4"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      SID		      "93"
      Position		      [335, 683, 395, 697]
      ShowName		      off
      GotoTag		      "c3"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto6"
      SID		      "94"
      Position		      [335, 618, 395, 632]
      ShowName		      off
      GotoTag		      "c2"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto7"
      SID		      "96"
      Position		      [590, 553, 650, 567]
      ShowName		      off
      GotoTag		      "c5"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto8"
      SID		      "97"
      Position		      [590, 683, 650, 697]
      ShowName		      off
      GotoTag		      "c7"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto9"
      SID		      "98"
      Position		      [590, 618, 650, 632]
      ShowName		      off
      GotoTag		      "c6"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [435, 126, 475, 144]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) operator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      sg_icon_stat	      "40,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11."
      "22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11."
      "22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 "
      "1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');d"
      "isp('not');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Mult1"
      SID		      "22"
      Ports		      [2, 1]
      Position		      [435, 257, 480, 288]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Mult"
      SourceType	      "Xilinx Multiplier Block"
      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier y"
      "ou must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (L"
      "UTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device fam"
      "ily. Otherwise, the results will be identical regardless of the selection."
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "4"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      opt		      "Speed"
      use_embedded	      on
      optimum_pipeline	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      pipeline		      "on"
      use_rpm		      "on"
      placement_style	      "Triangular"
      has_advanced_control    "0"
      sggui_pos		      "19,33,436,669"
      block_type	      "mult"
      sg_icon_stat	      "45,31,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 31 31 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 31 31 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
      "abel('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\t"
      "imes b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Mult2"
      SID		      "23"
      Ports		      [2, 1]
      Position		      [435, 352, 480, 383]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Mult"
      SourceType	      "Xilinx Multiplier Block"
      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier y"
      "ou must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (L"
      "UTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device fam"
      "ily. Otherwise, the results will be identical regardless of the selection."
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "4"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      opt		      "Speed"
      use_embedded	      on
      optimum_pipeline	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      pipeline		      "on"
      use_rpm		      "on"
      placement_style	      "Triangular"
      has_advanced_control    "0"
      sggui_pos		      "19,33,436,669"
      block_type	      "mult"
      sg_icon_stat	      "45,31,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 31 31 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 31 31 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
      "abel('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\t"
      "imes b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret"
      SID		      "266"
      Ports		      [1, 1]
      Position		      [850, 302, 875, 328]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreter Block"
      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal bet"
      "ween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs not"
      "hing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
      "t of 56 (111000 in binary)."
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      has_advanced_control    "0"
      sggui_pos		      "15,25,390,381"
      block_type	      "reinterpret"
      sg_icon_stat	      "25,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 26 26 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[16.3"
      "3 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[13.33 13.33 16."
      "33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
      "[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0."
      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bl"
      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret1"
      SID		      "270"
      Ports		      [1, 1]
      Position		      [850, 382, 875, 408]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreter Block"
      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal bet"
      "ween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs not"
      "hing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
      "t of 56 (111000 in binary)."
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      has_advanced_control    "0"
      sggui_pos		      "15,25,390,381"
      block_type	      "reinterpret"
      sg_icon_stat	      "25,26,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 26 26 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[16.3"
      "3 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[13.33 13.33 16."
      "33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
      "[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0."
      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bl"
      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      SID		      "29"
      Ports		      [0, 1]
      Position		      [20, 250, 50, 280]
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      SID		      "30"
      Ports		      [1, 1]
      Position		      [140, 155, 200, 175]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "60,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.94"
      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      SID		      "31"
      Ports		      [1, 1]
      Position		      [260, 311, 305, 329]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "45,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 18 18 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[11."
      "22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[9.22 9.22 11."
      "22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 "
      "1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');por"
      "t_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice10"
      SID		      "413"
      Ports		      [1, 1]
      Position		      [250, 666, 275, 684]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice11"
      SID		      "414"
      Ports		      [1, 1]
      Position		      [250, 696, 275, 714]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice12"
      SID		      "415"
      Ports		      [1, 1]
      Position		      [505, 471, 530, 489]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice13"
      SID		      "416"
      Ports		      [1, 1]
      Position		      [505, 501, 530, 519]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice14"
      SID		      "417"
      Ports		      [1, 1]
      Position		      [505, 536, 530, 554]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice15"
      SID		      "418"
      Ports		      [1, 1]
      Position		      [505, 566, 530, 584]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice16"
      SID		      "419"
      Ports		      [1, 1]
      Position		      [505, 601, 530, 619]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice17"
      SID		      "420"
      Ports		      [1, 1]
      Position		      [505, 631, 530, 649]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice18"
      SID		      "421"
      Ports		      [1, 1]
      Position		      [505, 666, 530, 684]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice19"
      SID		      "422"
      Ports		      [1, 1]
      Position		      [505, 696, 530, 714]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      SID		      "32"
      Ports		      [1, 1]
      Position		      [365, 126, 405, 144]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Upper Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "289,49,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11."
      "22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11."
      "22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 "
      "1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');por"
      "t_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      SID		      "33"
      Ports		      [1, 1]
      Position		      [360, 166, 400, 184]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "11"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "289,49,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11."
      "22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11."
      "22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 "
      "1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');por"
      "t_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice4"
      SID		      "407"
      Ports		      [1, 1]
      Position		      [250, 471, 275, 489]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice5"
      SID		      "408"
      Ports		      [1, 1]
      Position		      [250, 501, 275, 519]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice6"
      SID		      "409"
      Ports		      [1, 1]
      Position		      [250, 536, 275, 554]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice7"
      SID		      "410"
      Ports		      [1, 1]
      Position		      [250, 566, 275, 584]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice8"
      SID		      "411"
      Ports		      [1, 1]
      Position		      [250, 601, 275, 619]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice9"
      SID		      "412"
      Ports		      [1, 1]
      Position		      [250, 631, 275, 649]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "18"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "224,83,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 "
      "11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11."
      "22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npa"
      "tch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpri"
      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
      "put',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      SID		      "39"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [95, 59, 141, 102]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.502"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      hw_sys		      "ROACH:lx110t"
      clk_src		      "adc0_clk"
      ROACH_clk_src	      "adc0_clk"
      ROACH2_clk_src	      "adc0_clk"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
    }
    Block {
      BlockType		      Reference
      Name		      "c_to_ri"
      SID		      "349"
      Ports		      [1, 2]
      Position		      [690, 304, 730, 346]
      AttributesFormatString  "29_21 r/i"
      LibraryVersion	      "1.42"
      LinkData {
	BlockName		"force_im"
	DialogParameters {
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([15."
	  "1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
      }
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "casper_library_misc/c_to_ri"
      SourceType	      "c_to_ri"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      n_bits		      "29"
      bin_pt		      "21"
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_imag0"
      SID		      "63"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [165, 501, 230, 519]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_imag0"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"284"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "63:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_imag0_user_data_out"
	  SID			  "63:278"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "63:279"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "63:284"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "63:283"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "63:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_imag0_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_imag0_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_imag1"
      SID		      "393"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [165, 566, 230, 584]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_imag1"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"284"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "393:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_imag1_user_data_out"
	  SID			  "393:278"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "393:279"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "393:284"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "393:283"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "393:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_imag1_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_imag1_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_imag2"
      SID		      "395"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [165, 631, 230, 649]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_imag2"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"284"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "395:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_imag2_user_data_out"
	  SID			  "395:278"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "395:279"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "395:284"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "395:283"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "395:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_imag2_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_imag2_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_imag3"
      SID		      "397"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [165, 696, 230, 714]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_imag3"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"284"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "397:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_imag3_user_data_out"
	  SID			  "397:278"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "397:279"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "397:284"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "397:283"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "397:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_imag3_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_imag3_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_imag4"
      SID		      "399"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [410, 501, 475, 519]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_imag4"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"284"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "399:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_imag4_user_data_out"
	  SID			  "399:278"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "399:279"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "399:284"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "399:283"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "399:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_imag4_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_imag4_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_imag5"
      SID		      "401"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [410, 566, 475, 584]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_imag5"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"284"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "401:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_imag5_user_data_out"
	  SID			  "401:278"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "401:279"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "401:284"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "401:283"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "401:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_imag5_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_imag5_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_imag6"
      SID		      "403"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [410, 631, 475, 649]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_imag6"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"284"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "403:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_imag6_user_data_out"
	  SID			  "403:278"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "403:279"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "403:284"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "403:283"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "403:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_imag6_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_imag6_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_imag7"
      SID		      "405"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [410, 696, 475, 714]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_imag7"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"284"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "405:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_imag7_user_data_out"
	  SID			  "405:278"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "405:279"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "405:284"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "405:283"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "405:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_imag7_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_imag7_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_real0"
      SID		      "48"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [165, 471, 230, 489]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_real0"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"273"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "48:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_real0_user_data_out"
	  SID			  "48:267"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "48:268"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "48:273"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "48:272"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "48:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_real0_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_real0_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_real1"
      SID		      "394"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [165, 536, 230, 554]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_real1"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"273"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "394:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_real1_user_data_out"
	  SID			  "394:267"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "394:268"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "394:273"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "394:272"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "394:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_real1_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_real1_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_real2"
      SID		      "396"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [165, 601, 230, 619]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_real2"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"273"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "396:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_real2_user_data_out"
	  SID			  "396:267"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "396:268"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "396:273"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "396:272"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "396:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_real2_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_real2_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_real3"
      SID		      "398"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [165, 666, 230, 684]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_real3"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"273"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "398:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_real3_user_data_out"
	  SID			  "398:267"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "398:268"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "398:273"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "398:272"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "398:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_real3_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_real3_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_real4"
      SID		      "400"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [410, 471, 475, 489]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_real4"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"273"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "400:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_real4_user_data_out"
	  SID			  "400:267"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "400:268"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "400:273"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "400:272"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "400:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_real4_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_real4_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_real5"
      SID		      "402"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [410, 536, 475, 554]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_real5"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"273"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "402:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_real5_user_data_out"
	  SID			  "402:267"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "402:268"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "402:273"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "402:272"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "402:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_real5_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_real5_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_real6"
      SID		      "404"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [410, 601, 475, 619]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_real6"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"273"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "404:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_real6_user_data_out"
	  SID			  "404:267"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "404:268"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "404:273"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "404:272"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "404:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_real6_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_real6_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "coeff_real7"
      SID		      "406"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [410, 666, 475, 684]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|coeff|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"coeff_real7"
	Location		[5, 77, 1973, 1487]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"273"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "406:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_coeff_real7_user_data_out"
	  SID			  "406:267"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "406:268"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "406:273"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_coeff"
	  SID			  "406:272"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_coeff"
	  SID			  "406:135"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_coeff_real7_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_coeff_real7_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_coeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_coeff"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_coeff"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ddc_imag_bram"
      SID		      "263"
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [915, 366, 995, 424]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/Shared BRAM"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Output Data Type|Address width|Data Width|Register Primitive Output|Register Core Output"
      "|Optimization|Data Binary Point|Initial values (simulation only)|Sample rate"
      MaskStyleString	      "popup(Unsigned|Signed  (2's comp)),edit,popup(8|16|32|64|128),checkbox,checkbox,popup(Min"
      "imum_Area|Low_Power),edit,edit,edit"
      MaskVariables	      "arith_type=&1;addr_width=@2;data_width=@3;reg_prim_output=@4;reg_core_output=@5;optimizatio"
      "n=@6;data_bin_pt=@7;init_vals=@8;sample_rate=@9;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
      MaskInitialization      "shared_bram_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "pixels"
      MaskValueString	      "Unsigned|11|32|off|off|Minimum_Area|0|[0:2^10-1]|1"
      System {
	Name			"ddc_imag_bram"
	Location		[-5, 29, 1529, 1315]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"48"
	SIDPrevWatermark	"48"
	Block {
	  BlockType		  Inport
	  Name			  "addr"
	  SID			  "263:1"
	  Position		  [25, 193, 55, 207]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  SID			  "263:2"
	  Position		  [25, 238, 55, 252]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  SID			  "263:3"
	  Position		  [25, 283, 55, 297]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "calc_add"
	  SID			  "263:4"
	  Ports			  [1, 1]
	  Position		  [130, 190, 170, 210]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "data width|address width|sample rate"
	  MaskStyleString	  "edit,edit,edit"
	  MaskVariables		  "data_width=@1;addr_width=@2;sample_rate=@3;"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "32|11|sample_rate"
	  System {
	    Name		    "calc_add"
	    Location		    [536, 45, 1668, 1733]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "263:5"
	      Position		      [15, 253, 45, 267]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_sub"
	      SID		      "263:6"
	      Ports		      [2, 1]
	      Position		      [250, 201, 285, 279]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "max(1, log2(32/data_width))"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,420,360"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,78,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 78 78 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 78 78 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[44.55"
	      " 44.55 49.55 44.55 49.55 49.55 49.55 44.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[39.55 39.55 44"
	      ".55 44.55 39.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[34.55 34.55 39.55 39.55 34.55 "
	      "],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[29.55 29.55 34.55 29.55 34.55 34.55 29.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat"
	      SID		      "263:7"
	      Ports		      [2, 1]
	      Position		      [340, 150, 360, 270]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,120,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 120 120 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 120 120 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[6"
	      "2.22 62.22 64.22 62.22 64.22 64.22 64.22 62.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[60.22 60.22 62"
	      ".22 62.22 60.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[58.22 58.22 60.22 60.22 58.22 ],["
	      "1 1 1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[56.22 56.22 58.22 56.22 58.22 58.22 56.22 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{"
	      "20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const"
	      SID		      "263:8"
	      Ports		      [0, 1]
	      Position		      [175, 211, 195, 229]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "max(0, 32/data_width-1)"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "max(1, log2(32/data_width))"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "sample_rate"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "536,513,474,439"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('out"
	      "put',1,'0');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_addr"
	      SID		      "263:9"
	      Ports		      [1, 1]
	      Position		      [80, 248, 115, 272]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,636,521"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lsw"
	      SID		      "263:10"
	      Ports		      [1, 1]
	      Position		      [170, 249, 200, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "max(1, log2(32/data_width))"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "1059,231,540,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 1"
	      "1.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33"
	      " 8.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "manipulate"
	      SID		      "263:11"
	      Ports		      [0, 1]
	      Position		      [350, 71, 370, 89]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "min(1, floor(32/data_width) - 1)"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "sample_rate"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "445,457,474,461"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('out"
	      "put',1,'0');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "msw"
	      SID		      "263:12"
	      Ports		      [1, 1]
	      Position		      [165, 169, 195, 191]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "addr_width - max(1, log2(32/data_width))"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "956,177,540,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 1"
	      "1.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33"
	      " 8.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux"
	      SID		      "263:13"
	      Ports		      [3, 1]
	      Position		      [420, 46, 445, 244]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,198,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 28.2857 169.714 198"
	      " 0 ],[0.77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66"
	      " 12.66 8.325 5.325 ],[102.33 102.33 105.33 102.33 105.33 105.33 105.33 102.33 ],[1 1 1 ]);\npatch([8.325 12.66 "
	      "9.66 5.325 8.325 ],[99.33 99.33 102.33 102.33 99.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.3"
	      "25 ],[96.33 96.33 99.33 99.33 96.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[93.33 93.3"
	      "3 96.33 93.33 96.33 96.33 93.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf(''"
	      ",'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2"
	      ",'d0');\ncolor('black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "263:14"
	      Position		      [505, 138, 535, 152]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "convert_addr"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -80]
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "mux"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "msw"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"lsw"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "const"
	      SrcPort		      1
	      DstBlock		      "add_sub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lsw"
	      SrcPort		      1
	      DstBlock		      "add_sub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mux"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "manipulate"
	      SrcPort		      1
	      DstBlock		      "mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "concat"
	      SrcPort		      1
	      DstBlock		      "mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "msw"
	      SrcPort		      1
	      DstBlock		      "concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_sub"
	      SrcPort		      1
	      DstBlock		      "concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "convert_addr"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Use behavioural HDL\nso that gets optimised \nto minimum logic"
	      Position		      [232, 322]
	    }
	    Annotation {
	      Name		      "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian"
	      " instead of\nlittle, otherwise\npass through"
	      Position		      [235, 77]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_addr"
	  SID			  "263:15"
	  Ports			  [1, 1]
	  Position		  [255, 188, 290, 212]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "addr_width"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "22,78,636,627"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_din1"
	  SID			  "263:16"
	  Ports			  [1, 1]
	  Position		  [255, 233, 290, 257]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "26,186,636,627"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_we"
	  SID			  "263:17"
	  Ports			  [1, 1]
	  Position		  [255, 278, 290, 302]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,51,636,627"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_ddc_imag_bram_addr"
	  SID			  "263:44"
	  Ports			  [1, 1]
	  Position		  [425, 189, 480, 211]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{'A5','B9','A9','C1','A3','G6','E9','A6','A7','A8','B8','B1','B3','D9','B5','B4','B6','C2'}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'}},'Xilinx'=>{'jtaghwc"
	  "osim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRA"
	  "M_addr'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_ddc_imag_bram_data_in"
	  SID			  "263:45"
	  Ports			  [1, 1]
	  Position		  [425, 234, 480, 256]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'}},'Xilinx'=>{'jtag"
	  "hwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shar"
	  "ed_BRAM_data_in'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,404,629"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_ddc_imag_bram_data_out"
	  SID			  "263:46"
	  Ports			  [1, 1]
	  Position		  [735, 235, 790, 255]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_rate"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'}},'Xilinx'=>{'jta"
	  "ghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Sh"
	  "ared_BRAM_data_out'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "22,152,420,659"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_ddc_imag_bram_we"
	  SID			  "263:47"
	  Ports			  [1, 1]
	  Position		  [425, 279, 480, 301]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{'A14'}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'}},'Xilinx'=>{'jtaghwcos"
	  "im'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we"
	  "'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,404,629"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mem"
	  SID			  "263:18"
	  Ports			  [3, 1]
	  Position		  [565, 179, 640, 311]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "mem"
	    Location		    [5, 77, 1535, 1337]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "263:19"
	      Position		      [45, 153, 75, 167]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "263:20"
	      Position		      [45, 193, 75, 207]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "263:21"
	      Position		      [45, 233, 75, 247]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      SID		      "263:22"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [44, 20, 95, 70]
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generation Block"
	      infoedit		      "Place this block into a subsystem to have System Generator ignore the subsystem during code ge"
	      "neration. This block can be used in combination with the Simulation Multiplexer block to provide an alternative"
	      " simulation model for another subsystem (e.g., to provide a simulation model for a black box)."
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "disregard"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "51,50,-1,-1,darkgray,black,0,0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.1 0.1 0."
	      "1]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37"
	      " 25 13 5 16 5 5 9 5 5 ],[0.33 0.33 0.33]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon"
	      " graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "calc_add"
	      SID		      "263:23"
	      Ports		      [1, 1]
	      Position		      [225, 150, 265, 170]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskPromptString	      "data width|address width|sample rate"
	      MaskStyleString	      "edit,edit,edit"
	      MaskVariables	      "data_width=@1;addr_width=@2;sample_rate=@3;"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "32|11|sample_rate"
	      System {
		Name			"calc_add"
		Location		[536, 45, 1668, 1733]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "263:24"
		  Position		  [15, 253, 45, 267]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_sub"
		  SID			  "263:25"
		  Ports			  [2, 1]
		  Position		  [250, 201, 285, 279]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Subtraction"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,420,360"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,78,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 78 78 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 78 78 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[44.55 44.55 49."
		  "55 44.55 49.55 49.55 49.55 44.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[39.55 39.55 44.55 44.55 39."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[34.55 34.55 39.55 39.55 34.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[29.55 29.55 34.55 29.55 34.55 34.55 29.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  SID			  "263:26"
		  Ports			  [2, 1]
		  Position		  [340, 150, 360, 270]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,120,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 120 120 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 20 20 0 0 ],[0 0 120 120 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[62.22 62.22"
		  " 64.22 62.22 64.22 64.22 64.22 62.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[60.22 60.22 62.22 62.22 60."
		  "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[58.22 58.22 60.22 60.22 58.22 ],[1 1 1 ]);\npatch"
		  "([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[56.22 56.22 58.22 56.22 58.22 58.22 56.22 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  "263:27"
		  Ports			  [0, 1]
		  Position		  [175, 211, 195, 229]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "max(0, 32/data_width-1)"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "536,513,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22 11.22 13."
		  "22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0"
		  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([7.55 14.44"
		  " 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
		  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf("
		  "'','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_addr"
		  SID			  "263:28"
		  Ports			  [1, 1]
		  Position		  [80, 248, 115, 272]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "addr_width"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,636,521"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15"
		  ".33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33"
		  " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 "
		  "1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');po"
		  "rt_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lsw"
		  SID			  "263:29"
		  Ports			  [1, 1]
		  Position		  [170, 249, 200, 271]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "1059,231,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.33 14.3"
		  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 14.33 14"
		  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]"
		  ");\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 "
		  "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
		  "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "manipulate"
		  SID			  "263:30"
		  Ports			  [0, 1]
		  Position		  [350, 71, 370, 89]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "min(1, floor(32/data_width) - 1)"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "445,457,474,461"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22 11.22 13."
		  "22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0"
		  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([7.55 14.44"
		  " 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
		  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf("
		  "'','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "msw"
		  SID			  "263:31"
		  Ports			  [1, 1]
		  Position		  [165, 169, 195, 191]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "addr_width - max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "956,177,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.33 14.3"
		  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 14.33 14"
		  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]"
		  ");\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 "
		  "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
		  "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mux"
		  SID			  "263:32"
		  Ports			  [3, 1]
		  Position		  [420, 46, 445, 244]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,198,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.3"
		  "25 5.325 ],[102.33 102.33 105.33 102.33 105.33 105.33 105.33 102.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8."
		  "325 ],[99.33 99.33 102.33 102.33 99.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[96.33 96.3"
		  "3 99.33 99.33 96.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[93.33 93.33 96.33 93.33 96.33"
		  " 96.33 93.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
		  "text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');p"
		  "ort_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "263:33"
		  Position		  [505, 138, 535, 152]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "convert_addr"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "msw"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "lsw"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lsw"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "manipulate"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "msw"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_sub"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "convert_addr"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Use behavioural HDL\nso that gets optimised \nto minimum logic"
		  Position		  [232, 322]
		}
		Annotation {
		  Name			  "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian inste"
		  "ad of\nlittle, otherwise\npass through"
		  Position		  [235, 77]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram"
	      SID		      "263:34"
	      Ports		      [3, 1]
	      Position		      [340, 143, 400, 257]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory Block"
	      depth		      "2^addr_width"
	      initVector	      "init_vals"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read After Write"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      optimize		      "Area"
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,435,384"
	      block_type	      "spram"
	      block_version	      "11.4"
	      sg_icon_stat	      "60,114,3,1,white,blue,0,afe23399,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 114 114 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 114 114 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],["
	      "65.88 65.88 73.88 65.88 73.88 73.88 73.88 65.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[57.88 57.88 "
	      "65.88 65.88 57.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[49.88 49.88 57.88 57.88 49.88 "
	      "],[1 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[41.88 41.88 49.88 41.88 49.88 49.88 41.88 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	      "black');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_label("
	      "'input',3,'we');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_addr"
	      SID		      "263:35"
	      Ports		      [1, 1]
	      Position		      [110, 150, 165, 170]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}},'Xilinx'=>{'jtaghwcosim'=>"
	      "{'non_memory_mapped_port'=>'sim_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,419,481"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_in"
	      SID		      "263:36"
	      Ports		      [1, 1]
	      Position		      [110, 190, 165, 210]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}},'Xilinx'=>{'jtaghwcosim"
	      "'=>{'non_memory_mapped_port'=>'sim_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "56,254,420,659"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_out"
	      SID		      "263:37"
	      Ports		      [1, 1]
	      Position		      [560, 189, 615, 211]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}},'Xilinx'=>{'jtaghwcosi"
	      "m'=>{'non_memory_mapped_port'=>'sim_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "23,125,404,629"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sim_munge_in"
	      SID		      "263:38"
	      Ports		      [1, 1]
	      Position		      [225, 186, 265, 214]
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "munge"
	      MaskDescription	      "Splits an input bus into the specified number of divisions and then recombines them in t"
	      "he order specified (most significant division = 0,least = number divisions-1)"
	      MaskPromptString	      "Number of divisions|Division size (bits)|Division packing order|Output arithmetic type|"
	      "Output binary point"
	      MaskStyleString	      "edit,edit,edit,popup(Unsigned|Signed  (2's comp)|Floating-point),edit"
	      MaskVariables	      "divisions=@1;div_size=@2;order=@3;arith_type_out=&4;bin_pt_out=@5;"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskInitialization      "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n "
	      "   'order', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|32|[0]|Unsigned|0"
	      System {
		Name			"sim_munge_in"
		Location		[356, 45, 1533, 1647]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"3"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "263:38:1"
		  Position		  [40, 30, 70, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret_out"
		  SID			  "263:38:2"
		  Ports			  [1, 1]
		  Position		  [655, 30, 710, 50]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "263:38:3"
		  Position		  [780, 30, 810, 50]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "reinterpret_out"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "reinterpret_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sim_munge_out"
	      SID		      "263:39"
	      Ports		      [1, 1]
	      Position		      [460, 186, 500, 214]
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "munge"
	      MaskDescription	      "Splits an input bus into the specified number of divisions and then recombines them in t"
	      "he order specified (most significant division = 0,least = number divisions-1)"
	      MaskPromptString	      "Number of divisions|Division size (bits)|Division packing order|Output arithmetic type|"
	      "Output binary point"
	      MaskStyleString	      "edit,edit,edit,popup(Unsigned|Signed  (2's comp)|Floating-point),edit"
	      MaskVariables	      "divisions=@1;div_size=@2;order=@3;arith_type_out=&4;bin_pt_out=@5;"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskInitialization      "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n "
	      "   'order', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|32|[0]|Unsigned|0"
	      System {
		Name			"sim_munge_out"
		Location		[356, 45, 1533, 1647]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"3"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "263:39:1"
		  Position		  [40, 30, 70, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret_out"
		  SID			  "263:39:2"
		  Ports			  [1, 1]
		  Position		  [655, 30, 710, 50]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "263:39:3"
		  Position		  [780, 30, 810, 50]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "reinterpret_out"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "reinterpret_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_we"
	      SID		      "263:40"
	      Ports		      [1, 1]
	      Position		      [110, 230, 165, 250]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}},'Xilinx'=>{'jtaghwcosim'=>{'"
	      "non_memory_mapped_port'=>'sim_we'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "263:41"
	      Position		      [665, 193, 695, 207]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "calc_add"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_munge_out"
	      SrcPort		      1
	      DstBlock		      "sim_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "sim_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "sim_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_data_out"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "sim_we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_addr"
	      SrcPort		      1
	      DstBlock		      "calc_add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_data_in"
	      SrcPort		      1
	      DstBlock		      "sim_munge_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_we"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ram"
	      SrcPort		      1
	      DstBlock		      "sim_munge_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_munge_in"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Undo data manipulation on way in and redo on way out for simulated data"
	      Position		      [372, 308]
	    }
	    Annotation {
	      Name		      "Undo address \nmanipulation for\nsimulated data"
	      Position		      [244, 114]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "munge_in"
	  SID			  "263:42"
	  Ports			  [1, 1]
	  Position		  [130, 231, 170, 259]
	  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
	  AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	  AncestorBlock		  "casper_library_flow_control/munge"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "munge"
	  MaskDescription	  "Splits an input bus into the specified number of divisions and then recombines them in the order"
	  " specified (most significant division = 0,least = number divisions-1)"
	  MaskPromptString	  "Number of divisions|Division size (bits)|Division packing order|Output arithmetic type|Output b"
	  "inary point"
	  MaskStyleString	  "edit,edit,edit,popup(Unsigned|Signed  (2's comp)|Floating-point),edit"
	  MaskVariables		  "divisions=@1;div_size=@2;order=@3;arith_type_out=&4;bin_pt_out=@5;"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskInitialization	  "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'ord"
	  "er', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|32|[0]|Unsigned|0"
	  System {
	    Name		    "munge_in"
	    Location		    [351, 21, 1528, 1623]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "3"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "263:42:1"
	      Position		      [40, 30, 70, 50]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret_out"
	      SID		      "263:42:2"
	      Ports		      [1, 1]
	      Position		      [655, 30, 710, 50]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,390,381"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "263:42:3"
	      Position		      [780, 30, 810, 50]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "reinterpret_out"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "reinterpret_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "munge_out"
	  SID			  "263:43"
	  Ports			  [1, 1]
	  Position		  [890, 231, 930, 259]
	  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
	  AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	  AncestorBlock		  "casper_library_flow_control/munge"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "munge"
	  MaskDescription	  "Splits an input bus into the specified number of divisions and then recombines them in the order"
	  " specified (most significant division = 0,least = number divisions-1)"
	  MaskPromptString	  "Number of divisions|Division size (bits)|Division packing order|Output arithmetic type|Output b"
	  "inary point"
	  MaskStyleString	  "edit,edit,edit,popup(Unsigned|Signed  (2's comp)|Floating-point),edit"
	  MaskVariables		  "divisions=@1;div_size=@2;order=@3;arith_type_out=&4;bin_pt_out=@5;"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskInitialization	  "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'ord"
	  "er', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|32|[0]|Unsigned|0"
	  System {
	    Name		    "munge_out"
	    Location		    [356, 45, 1533, 1647]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "3"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "263:43:1"
	      Position		      [40, 30, 70, 50]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret_out"
	      SID		      "263:43:2"
	      Ports		      [1, 1]
	      Position		      [655, 30, 710, 50]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "263:43:3"
	      Position		      [780, 30, 810, 50]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "reinterpret_out"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "reinterpret_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  SID			  "263:48"
	  Position		  [980, 238, 1010, 252]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "convert_addr"
	  SrcPort		  1
	  DstBlock		  "dig_dwn_conv_2_ddc_imag_bram_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_din1"
	  SrcPort		  1
	  DstBlock		  "dig_dwn_conv_2_ddc_imag_bram_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "munge_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "calc_add"
	  SrcPort		  1
	  DstBlock		  "convert_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_ddc_imag_bram_we"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_ddc_imag_bram_data_in"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_ddc_imag_bram_addr"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_we"
	  SrcPort		  1
	  DstBlock		  "dig_dwn_conv_2_ddc_imag_bram_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_ddc_imag_bram_data_out"
	  SrcPort		  1
	  DstBlock		  "munge_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mem"
	  SrcPort		  1
	  DstBlock		  "dig_dwn_conv_2_ddc_imag_bram_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  DstBlock		  "calc_add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "convert_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "munge_out"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "munge_in"
	  SrcPort		  1
	  DstBlock		  "convert_din1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ddc_real_bram"
      SID		      "261"
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [915, 286, 995, 344]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/Shared BRAM"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Output Data Type|Address width|Data Width|Register Primitive Output|Register Core Output"
      "|Optimization|Data Binary Point|Initial values (simulation only)|Sample rate"
      MaskStyleString	      "popup(Unsigned|Signed  (2's comp)),edit,popup(8|16|32|64|128),checkbox,checkbox,popup(Min"
      "imum_Area|Low_Power),edit,edit,edit"
      MaskVariables	      "arith_type=&1;addr_width=@2;data_width=@3;reg_prim_output=@4;reg_core_output=@5;optimizatio"
      "n=@6;data_bin_pt=@7;init_vals=@8;sample_rate=@9;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
      MaskInitialization      "shared_bram_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "pixels"
      MaskValueString	      "Unsigned|11|32|off|off|Minimum_Area|0|[0:2^10-1]|1"
      System {
	Name			"ddc_real_bram"
	Location		[-5, 29, 1529, 1315]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"48"
	SIDPrevWatermark	"48"
	Block {
	  BlockType		  Inport
	  Name			  "addr"
	  SID			  "261:1"
	  Position		  [25, 193, 55, 207]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  SID			  "261:2"
	  Position		  [25, 238, 55, 252]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  SID			  "261:3"
	  Position		  [25, 283, 55, 297]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "calc_add"
	  SID			  "261:4"
	  Ports			  [1, 1]
	  Position		  [130, 190, 170, 210]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "data width|address width|sample rate"
	  MaskStyleString	  "edit,edit,edit"
	  MaskVariables		  "data_width=@1;addr_width=@2;sample_rate=@3;"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "32|11|sample_rate"
	  System {
	    Name		    "calc_add"
	    Location		    [536, 45, 1668, 1733]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "261:5"
	      Position		      [15, 253, 45, 267]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_sub"
	      SID		      "261:6"
	      Ports		      [2, 1]
	      Position		      [250, 201, 285, 279]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "max(1, log2(32/data_width))"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,420,360"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,78,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 78 78 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 78 78 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[44.55"
	      " 44.55 49.55 44.55 49.55 49.55 49.55 44.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[39.55 39.55 44"
	      ".55 44.55 39.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[34.55 34.55 39.55 39.55 34.55 "
	      "],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[29.55 29.55 34.55 29.55 34.55 34.55 29.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat"
	      SID		      "261:7"
	      Ports		      [2, 1]
	      Position		      [340, 150, 360, 270]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,120,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 120 120 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 120 120 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[6"
	      "2.22 62.22 64.22 62.22 64.22 64.22 64.22 62.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[60.22 60.22 62"
	      ".22 62.22 60.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[58.22 58.22 60.22 60.22 58.22 ],["
	      "1 1 1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[56.22 56.22 58.22 56.22 58.22 58.22 56.22 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{"
	      "20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const"
	      SID		      "261:8"
	      Ports		      [0, 1]
	      Position		      [175, 211, 195, 229]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "max(0, 32/data_width-1)"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "max(1, log2(32/data_width))"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "sample_rate"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "536,513,474,439"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('out"
	      "put',1,'0');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_addr"
	      SID		      "261:9"
	      Ports		      [1, 1]
	      Position		      [80, 248, 115, 272]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,636,521"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lsw"
	      SID		      "261:10"
	      Ports		      [1, 1]
	      Position		      [170, 249, 200, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "max(1, log2(32/data_width))"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "1059,231,540,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 1"
	      "1.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33"
	      " 8.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "manipulate"
	      SID		      "261:11"
	      Ports		      [0, 1]
	      Position		      [350, 71, 370, 89]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "min(1, floor(32/data_width) - 1)"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "sample_rate"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "445,457,474,461"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('out"
	      "put',1,'0');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "msw"
	      SID		      "261:12"
	      Ports		      [1, 1]
	      Position		      [165, 169, 195, 191]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "addr_width - max(1, log2(32/data_width))"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "956,177,540,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 1"
	      "1.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33"
	      " 8.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux"
	      SID		      "261:13"
	      Ports		      [3, 1]
	      Position		      [420, 46, 445, 244]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,198,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 28.2857 169.714 198"
	      " 0 ],[0.77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66"
	      " 12.66 8.325 5.325 ],[102.33 102.33 105.33 102.33 105.33 105.33 105.33 102.33 ],[1 1 1 ]);\npatch([8.325 12.66 "
	      "9.66 5.325 8.325 ],[99.33 99.33 102.33 102.33 99.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.3"
	      "25 ],[96.33 96.33 99.33 99.33 96.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[93.33 93.3"
	      "3 96.33 93.33 96.33 96.33 93.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf(''"
	      ",'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2"
	      ",'d0');\ncolor('black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "261:14"
	      Position		      [505, 138, 535, 152]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "convert_addr"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -80]
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "mux"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "msw"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"lsw"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "const"
	      SrcPort		      1
	      DstBlock		      "add_sub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lsw"
	      SrcPort		      1
	      DstBlock		      "add_sub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mux"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "manipulate"
	      SrcPort		      1
	      DstBlock		      "mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "concat"
	      SrcPort		      1
	      DstBlock		      "mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "msw"
	      SrcPort		      1
	      DstBlock		      "concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_sub"
	      SrcPort		      1
	      DstBlock		      "concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "convert_addr"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Use behavioural HDL\nso that gets optimised \nto minimum logic"
	      Position		      [232, 322]
	    }
	    Annotation {
	      Name		      "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian"
	      " instead of\nlittle, otherwise\npass through"
	      Position		      [235, 77]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_addr"
	  SID			  "261:15"
	  Ports			  [1, 1]
	  Position		  [255, 188, 290, 212]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "addr_width"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "22,78,636,627"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_din1"
	  SID			  "261:16"
	  Ports			  [1, 1]
	  Position		  [255, 233, 290, 257]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "26,186,636,627"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_we"
	  SID			  "261:17"
	  Ports			  [1, 1]
	  Position		  [255, 278, 290, 302]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,51,636,627"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_ddc_real_bram_addr"
	  SID			  "261:44"
	  Ports			  [1, 1]
	  Position		  [425, 189, 480, 211]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{'A5','B9','A9','C1','A3','G6','E9','A6','A7','A8','B8','B1','B3','D9','B5','B4','B6','C2'}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'}},'Xilinx'=>{'jtaghwc"
	  "osim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRA"
	  "M_addr'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_ddc_real_bram_data_in"
	  SID			  "261:45"
	  Ports			  [1, 1]
	  Position		  [425, 234, 480, 256]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'}},'Xilinx'=>{'jtag"
	  "hwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shar"
	  "ed_BRAM_data_in'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,404,629"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_ddc_real_bram_data_out"
	  SID			  "261:46"
	  Ports			  [1, 1]
	  Position		  [735, 235, 790, 255]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_rate"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'}},'Xilinx'=>{'jta"
	  "ghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Sh"
	  "ared_BRAM_data_out'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "22,152,420,659"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_ddc_real_bram_we"
	  SID			  "261:47"
	  Ports			  [1, 1]
	  Position		  [425, 279, 480, 301]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{'A14'}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'}},'Xilinx'=>{'jtaghwcos"
	  "im'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we"
	  "'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,404,629"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mem"
	  SID			  "261:18"
	  Ports			  [3, 1]
	  Position		  [565, 179, 640, 311]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "mem"
	    Location		    [5, 77, 1535, 1337]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "261:19"
	      Position		      [45, 153, 75, 167]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "261:20"
	      Position		      [45, 193, 75, 207]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "261:21"
	      Position		      [45, 233, 75, 247]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      SID		      "261:22"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [44, 20, 95, 70]
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generation Block"
	      infoedit		      "Place this block into a subsystem to have System Generator ignore the subsystem during code ge"
	      "neration. This block can be used in combination with the Simulation Multiplexer block to provide an alternative"
	      " simulation model for another subsystem (e.g., to provide a simulation model for a black box)."
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "disregard"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "51,50,-1,-1,darkgray,black,0,0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.1 0.1 0."
	      "1]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37"
	      " 25 13 5 16 5 5 9 5 5 ],[0.33 0.33 0.33]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon"
	      " graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "calc_add"
	      SID		      "261:23"
	      Ports		      [1, 1]
	      Position		      [225, 150, 265, 170]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskPromptString	      "data width|address width|sample rate"
	      MaskStyleString	      "edit,edit,edit"
	      MaskVariables	      "data_width=@1;addr_width=@2;sample_rate=@3;"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "32|11|sample_rate"
	      System {
		Name			"calc_add"
		Location		[536, 45, 1668, 1733]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "261:24"
		  Position		  [15, 253, 45, 267]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_sub"
		  SID			  "261:25"
		  Ports			  [2, 1]
		  Position		  [250, 201, 285, 279]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Subtraction"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,420,360"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,78,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 78 78 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 78 78 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[44.55 44.55 49."
		  "55 44.55 49.55 49.55 49.55 44.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[39.55 39.55 44.55 44.55 39."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[34.55 34.55 39.55 39.55 34.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[29.55 29.55 34.55 29.55 34.55 34.55 29.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  SID			  "261:26"
		  Ports			  [2, 1]
		  Position		  [340, 150, 360, 270]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,120,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 120 120 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 20 20 0 0 ],[0 0 120 120 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[62.22 62.22"
		  " 64.22 62.22 64.22 64.22 64.22 62.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[60.22 60.22 62.22 62.22 60."
		  "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[58.22 58.22 60.22 60.22 58.22 ],[1 1 1 ]);\npatch"
		  "([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[56.22 56.22 58.22 56.22 58.22 58.22 56.22 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  "261:27"
		  Ports			  [0, 1]
		  Position		  [175, 211, 195, 229]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "max(0, 32/data_width-1)"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "536,513,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22 11.22 13."
		  "22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0"
		  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([7.55 14.44"
		  " 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
		  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf("
		  "'','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_addr"
		  SID			  "261:28"
		  Ports			  [1, 1]
		  Position		  [80, 248, 115, 272]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "addr_width"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,636,521"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15"
		  ".33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33"
		  " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 "
		  "1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');po"
		  "rt_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lsw"
		  SID			  "261:29"
		  Ports			  [1, 1]
		  Position		  [170, 249, 200, 271]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "1059,231,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.33 14.3"
		  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 14.33 14"
		  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]"
		  ");\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 "
		  "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
		  "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "manipulate"
		  SID			  "261:30"
		  Ports			  [0, 1]
		  Position		  [350, 71, 370, 89]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "min(1, floor(32/data_width) - 1)"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "445,457,474,461"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22 11.22 13."
		  "22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0"
		  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([7.55 14.44"
		  " 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
		  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf("
		  "'','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "msw"
		  SID			  "261:31"
		  Ports			  [1, 1]
		  Position		  [165, 169, 195, 191]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "addr_width - max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "956,177,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.33 14.3"
		  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 14.33 14"
		  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]"
		  ");\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 "
		  "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
		  "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mux"
		  SID			  "261:32"
		  Ports			  [3, 1]
		  Position		  [420, 46, 445, 244]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,198,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.3"
		  "25 5.325 ],[102.33 102.33 105.33 102.33 105.33 105.33 105.33 102.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8."
		  "325 ],[99.33 99.33 102.33 102.33 99.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[96.33 96.3"
		  "3 99.33 99.33 96.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[93.33 93.33 96.33 93.33 96.33"
		  " 96.33 93.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
		  "text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');p"
		  "ort_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "261:33"
		  Position		  [505, 138, 535, 152]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "convert_addr"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "msw"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "lsw"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lsw"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "manipulate"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "msw"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_sub"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "convert_addr"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Use behavioural HDL\nso that gets optimised \nto minimum logic"
		  Position		  [232, 322]
		}
		Annotation {
		  Name			  "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian inste"
		  "ad of\nlittle, otherwise\npass through"
		  Position		  [235, 77]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram"
	      SID		      "261:34"
	      Ports		      [3, 1]
	      Position		      [340, 143, 400, 257]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory Block"
	      depth		      "2^addr_width"
	      initVector	      "init_vals"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read After Write"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      optimize		      "Area"
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,435,384"
	      block_type	      "spram"
	      block_version	      "11.4"
	      sg_icon_stat	      "60,114,3,1,white,blue,0,afe23399,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 114 114 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 114 114 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],["
	      "65.88 65.88 73.88 65.88 73.88 73.88 73.88 65.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[57.88 57.88 "
	      "65.88 65.88 57.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[49.88 49.88 57.88 57.88 49.88 "
	      "],[1 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[41.88 41.88 49.88 41.88 49.88 49.88 41.88 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	      "black');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_label("
	      "'input',3,'we');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_addr"
	      SID		      "261:35"
	      Ports		      [1, 1]
	      Position		      [110, 150, 165, 170]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}},'Xilinx'=>{'jtaghwcosim'=>"
	      "{'non_memory_mapped_port'=>'sim_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,419,481"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_in"
	      SID		      "261:36"
	      Ports		      [1, 1]
	      Position		      [110, 190, 165, 210]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}},'Xilinx'=>{'jtaghwcosim"
	      "'=>{'non_memory_mapped_port'=>'sim_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "56,254,420,659"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_out"
	      SID		      "261:37"
	      Ports		      [1, 1]
	      Position		      [560, 189, 615, 211]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}},'Xilinx'=>{'jtaghwcosi"
	      "m'=>{'non_memory_mapped_port'=>'sim_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "23,125,404,629"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sim_munge_in"
	      SID		      "261:38"
	      Ports		      [1, 1]
	      Position		      [225, 186, 265, 214]
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "munge"
	      MaskDescription	      "Splits an input bus into the specified number of divisions and then recombines them in t"
	      "he order specified (most significant division = 0,least = number divisions-1)"
	      MaskPromptString	      "Number of divisions|Division size (bits)|Division packing order|Output arithmetic type|"
	      "Output binary point"
	      MaskStyleString	      "edit,edit,edit,popup(Unsigned|Signed  (2's comp)|Floating-point),edit"
	      MaskVariables	      "divisions=@1;div_size=@2;order=@3;arith_type_out=&4;bin_pt_out=@5;"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskInitialization      "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n "
	      "   'order', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|32|[0]|Unsigned|0"
	      System {
		Name			"sim_munge_in"
		Location		[356, 45, 1533, 1647]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"3"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "261:38:1"
		  Position		  [40, 30, 70, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret_out"
		  SID			  "261:38:2"
		  Ports			  [1, 1]
		  Position		  [655, 30, 710, 50]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "261:38:3"
		  Position		  [780, 30, 810, 50]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "reinterpret_out"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "reinterpret_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sim_munge_out"
	      SID		      "261:39"
	      Ports		      [1, 1]
	      Position		      [460, 186, 500, 214]
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "munge"
	      MaskDescription	      "Splits an input bus into the specified number of divisions and then recombines them in t"
	      "he order specified (most significant division = 0,least = number divisions-1)"
	      MaskPromptString	      "Number of divisions|Division size (bits)|Division packing order|Output arithmetic type|"
	      "Output binary point"
	      MaskStyleString	      "edit,edit,edit,popup(Unsigned|Signed  (2's comp)|Floating-point),edit"
	      MaskVariables	      "divisions=@1;div_size=@2;order=@3;arith_type_out=&4;bin_pt_out=@5;"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskInitialization      "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n "
	      "   'order', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|32|[0]|Unsigned|0"
	      System {
		Name			"sim_munge_out"
		Location		[356, 45, 1533, 1647]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"3"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "261:39:1"
		  Position		  [40, 30, 70, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret_out"
		  SID			  "261:39:2"
		  Ports			  [1, 1]
		  Position		  [655, 30, 710, 50]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "261:39:3"
		  Position		  [780, 30, 810, 50]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "reinterpret_out"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "reinterpret_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_we"
	      SID		      "261:40"
	      Ports		      [1, 1]
	      Position		      [110, 230, 165, 250]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}},'Xilinx'=>{'jtaghwcosim'=>{'"
	      "non_memory_mapped_port'=>'sim_we'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "261:41"
	      Position		      [665, 193, 695, 207]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "calc_add"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_munge_out"
	      SrcPort		      1
	      DstBlock		      "sim_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "sim_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "sim_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_data_out"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "sim_we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_addr"
	      SrcPort		      1
	      DstBlock		      "calc_add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_data_in"
	      SrcPort		      1
	      DstBlock		      "sim_munge_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_we"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ram"
	      SrcPort		      1
	      DstBlock		      "sim_munge_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_munge_in"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Undo data manipulation on way in and redo on way out for simulated data"
	      Position		      [372, 308]
	    }
	    Annotation {
	      Name		      "Undo address \nmanipulation for\nsimulated data"
	      Position		      [244, 114]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "munge_in"
	  SID			  "261:42"
	  Ports			  [1, 1]
	  Position		  [130, 231, 170, 259]
	  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
	  AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	  AncestorBlock		  "casper_library_flow_control/munge"
	  UserDataPersistent	  on
	  UserData		  "DataTag8"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "munge"
	  MaskDescription	  "Splits an input bus into the specified number of divisions and then recombines them in the order"
	  " specified (most significant division = 0,least = number divisions-1)"
	  MaskPromptString	  "Number of divisions|Division size (bits)|Division packing order|Output arithmetic type|Output b"
	  "inary point"
	  MaskStyleString	  "edit,edit,edit,popup(Unsigned|Signed  (2's comp)|Floating-point),edit"
	  MaskVariables		  "divisions=@1;div_size=@2;order=@3;arith_type_out=&4;bin_pt_out=@5;"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskInitialization	  "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'ord"
	  "er', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|32|[0]|Unsigned|0"
	  System {
	    Name		    "munge_in"
	    Location		    [351, 21, 1528, 1623]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "3"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "261:42:1"
	      Position		      [40, 30, 70, 50]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret_out"
	      SID		      "261:42:2"
	      Ports		      [1, 1]
	      Position		      [655, 30, 710, 50]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,390,381"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "261:42:3"
	      Position		      [780, 30, 810, 50]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "reinterpret_out"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "reinterpret_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "munge_out"
	  SID			  "261:43"
	  Ports			  [1, 1]
	  Position		  [890, 231, 930, 259]
	  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
	  AttributesFormatString  "split:32\njoin:0\nUnsigned [32,0]"
	  AncestorBlock		  "casper_library_flow_control/munge"
	  UserDataPersistent	  on
	  UserData		  "DataTag9"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "munge"
	  MaskDescription	  "Splits an input bus into the specified number of divisions and then recombines them in the order"
	  " specified (most significant division = 0,least = number divisions-1)"
	  MaskPromptString	  "Number of divisions|Division size (bits)|Division packing order|Output arithmetic type|Output b"
	  "inary point"
	  MaskStyleString	  "edit,edit,edit,popup(Unsigned|Signed  (2's comp)|Floating-point),edit"
	  MaskVariables		  "divisions=@1;div_size=@2;order=@3;arith_type_out=&4;bin_pt_out=@5;"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskInitialization	  "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'ord"
	  "er', order, ...\n    'arith_type_out', arith_type_out, ...\n    'bin_pt_out', bin_pt_out);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|32|[0]|Unsigned|0"
	  System {
	    Name		    "munge_out"
	    Location		    [356, 45, 1533, 1647]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "3"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "261:43:1"
	      Position		      [40, 30, 70, 50]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret_out"
	      SID		      "261:43:2"
	      Ports		      [1, 1]
	      Position		      [655, 30, 710, 50]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "261:43:3"
	      Position		      [780, 30, 810, 50]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "reinterpret_out"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "reinterpret_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  SID			  "261:48"
	  Position		  [980, 238, 1010, 252]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "convert_addr"
	  SrcPort		  1
	  DstBlock		  "dig_dwn_conv_2_ddc_real_bram_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_din1"
	  SrcPort		  1
	  DstBlock		  "dig_dwn_conv_2_ddc_real_bram_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "munge_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "calc_add"
	  SrcPort		  1
	  DstBlock		  "convert_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_ddc_real_bram_we"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_ddc_real_bram_data_in"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_ddc_real_bram_addr"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_we"
	  SrcPort		  1
	  DstBlock		  "dig_dwn_conv_2_ddc_real_bram_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_ddc_real_bram_data_out"
	  SrcPort		  1
	  DstBlock		  "munge_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mem"
	  SrcPort		  1
	  DstBlock		  "dig_dwn_conv_2_ddc_real_bram_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  DstBlock		  "calc_add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "convert_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "munge_out"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "munge_in"
	  SrcPort		  1
	  DstBlock		  "convert_din1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fir"
      SID		      "110"
      Ports		      [1, 1]
      Position		      [580, 301, 670, 349]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"fir"
	Location		[5, 79, 1019, 599]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "input"
	  SID			  "125"
	  Position		  [15, 53, 45, 67]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "141"
	  Ports			  [1, 1]
	  Position		  [150, 46, 180, 74]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  "142"
	  Ports			  [1, 1]
	  Position		  [250, 46, 280, 74]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  "143"
	  Ports			  [1, 1]
	  Position		  [340, 46, 370, 74]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  "144"
	  Ports			  [1, 1]
	  Position		  [435, 46, 465, 74]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  "145"
	  Ports			  [1, 1]
	  Position		  [525, 46, 555, 74]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  SID			  "109"
	  Ports			  [1, 1]
	  Position		  [75, 46, 105, 74]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  SID			  "146"
	  Ports			  [1, 1]
	  Position		  [615, 46, 645, 74]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  SID			  "147"
	  Ports			  [1, 1]
	  Position		  [705, 46, 735, 74]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  SID			  "161"
	  Position		  [475, 139, 505, 151]
	  ShowName		  off
	  GotoTag		  "c4"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  SID			  "162"
	  Position		  [570, 139, 600, 151]
	  ShowName		  off
	  GotoTag		  "c5"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  SID			  "163"
	  Position		  [665, 139, 695, 151]
	  ShowName		  off
	  GotoTag		  "c6"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  SID			  "164"
	  Position		  [760, 139, 790, 151]
	  ShowName		  off
	  GotoTag		  "c7"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "165"
	  Position		  [105, 138, 130, 152]
	  ShowName		  off
	  GotoTag		  "c0"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "166"
	  Position		  [205, 140, 235, 150]
	  ShowName		  off
	  GotoTag		  "c1"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "167"
	  Position		  [295, 139, 325, 151]
	  ShowName		  off
	  GotoTag		  "c2"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  SID			  "168"
	  Position		  [385, 140, 415, 150]
	  ShowName		  off
	  GotoTag		  "c3"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult"
	  SID			  "149"
	  Ports			  [2, 1]
	  Position		  [145, 114, 185, 156]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "24_21 * 18_17 ==> 26_21\nRound  (unbiased: Even Values), Wrap\nLatency=0"
	  AncestorBlock		  "casper_library_multipliers/cmult"
	  LibraryVersion	  "*1.16"
	  UserDataPersistent	  on
	  UserData		  "DataTag10"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "cmult"
	  MaskDescription	  "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
	  MaskPromptString	  "Number of Bits 'a'|Binary Point 'a'|Number of Bits 'b'|Binary Point 'b'|Number of Bits 'ab'|Bin"
	  "ary Point 'ab'|Quantization|Overflow|Input latency|Multiplier Latency|Adder Latency|Convert latency|Conjugate|async"
	  "hronous operation|enable pipeline|Multiplier implementation"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even V"
	  "alues)),popup(Wrap|Saturate|Flag as error),edit,edit,edit,edit,checkbox,checkbox,checkbox,popup(behavioral HDL|stan"
	  "dard core|embedded multiplier core)"
	  MaskVariables		  "n_bits_a=@1;bin_pt_a=@2;n_bits_b=@3;bin_pt_b=@4;n_bits_ab=@5;bin_pt_ab=@6;quantization=&7;overflo"
	  "w=&8;in_latency=@9;mult_latency=@10;add_latency=@11;conv_latency=@12;conjugated=&13;async=&14;pipelined_enable=&15;"
	  "multiplier_implementation=&16;"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskInitialization	  "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits_"
	  "b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n   "
	  " 'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mult_late"
	  "ncy', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    'conjugate"
	  "d', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', async, ...\n    "
	  "'pipelined_enable', pipelined_enable);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "24|21|18|17|26|21|Round  (unbiased: Even Values)|Wrap|0|3|1|1|off|off|on|behavioral HDL"
	  MaskTabNameString	  "basic,basic,basic,basic,basic,basic,basic,basic,latency,latency,latency,latency,basic,basic,ba"
	  "sic,implementation"
	  System {
	    Name		    "cmult"
	    Location		    [5, 77, 1503, 1131]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "16"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      SID		      "149:1"
	      Position		      [15, 148, 45, 162]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "149:2"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_expand"
	      SID		      "149:5"
	      Ports		      [1, 4]
	      Position		      [180, 106, 230, 199]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[24 24 24 24]|[21 21 21 21]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"a_expand"
		Location		[7, 21, 2023, 1666]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		SIDPrevWatermark	"57"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "149:5:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "149:5:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "149:5:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "149:5:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "149:5:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "149:5:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-72"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "149:5:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "149:5:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-24"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "149:5:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "149:5:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "149:5:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "149:5:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "149:5:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_replicate"
	      SID		      "149:3"
	      Ports		      [1, 1]
	      Position		      [90, 143, 125, 167]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag12"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"a_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		SIDPrevWatermark	"5"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "149:3:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "149:3:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag13"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "57"
		    SIDPrevWatermark	    "57"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "149:3:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "149:3:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "149:3:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "149:3:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "149:3:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "149:3:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "149:3:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_im"
	      SID		      "149:12"
	      Ports		      [2, 1]
	      Position		      [445, 259, 495, 401]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_re"
	      SID		      "149:11"
	      Ports		      [2, 1]
	      Position		      [445, 94, 495, 236]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_expand"
	      SID		      "149:6"
	      Ports		      [1, 4]
	      Position		      [180, 291, 230, 384]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[18 18 18 18]|[17 17 17 17]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"b_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		SIDPrevWatermark	"57"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "149:6:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "149:6:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "149:6:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "149:6:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "149:6:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "149:6:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-54"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "149:6:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-36"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "149:6:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-18"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "149:6:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "149:6:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "149:6:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "149:6:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "149:6:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_replicate"
	      SID		      "149:4"
	      Ports		      [1, 1]
	      Position		      [90, 328, 125, 352]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag15"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"b_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		SIDPrevWatermark	"5"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "149:4:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "149:4:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag16"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "57"
		    SIDPrevWatermark	    "57"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "149:4:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "149:4:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "149:4:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "149:4:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "149:4:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "149:4:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "149:4:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      SID		      "149:14"
	      Ports		      [1, 1]
	      Position		      [595, 319, 640, 351]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      SID		      "149:13"
	      Ports		      [1, 1]
	      Position		      [595, 154, 640, 186]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      SID		      "149:8"
	      Ports		      [2, 1]
	      Position		      [290, 172, 340, 223]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imre"
	      SID		      "149:9"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reim"
	      SID		      "149:10"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      SID		      "149:7"
	      Ports		      [2, 1]
	      Position		      [290, 102, 340, 153]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      "149:15"
	      Ports		      [2, 1]
	      Position		      [660, 229, 700, 271]
	      LibraryVersion	      "1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag17"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ab"
	      SID		      "149:16"
	      Position		      [745, 243, 775, 257]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "a_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "b_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_replicate"
	      SrcPort		      1
	      DstBlock		      "a_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_replicate"
	      SrcPort		      1
	      DstBlock		      "b_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      4
	      DstBlock		      "imre"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      3
	      DstBlock		      "imre"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      3
	      DstBlock		      "reim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      4
	      DstBlock		      "reim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imre"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reim"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addsub_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addsub_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "ab"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult1"
	  SID			  "173"
	  Ports			  [2, 1]
	  Position		  [245, 114, 285, 156]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "24_21 * 18_17 ==> 26_21\nRound  (unbiased: Even Values), Wrap\nLatency=0"
	  AncestorBlock		  "casper_library_multipliers/cmult"
	  LibraryVersion	  "*1.16"
	  UserDataPersistent	  on
	  UserData		  "DataTag18"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "cmult"
	  MaskDescription	  "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
	  MaskPromptString	  "Number of Bits 'a'|Binary Point 'a'|Number of Bits 'b'|Binary Point 'b'|Number of Bits 'ab'|Bin"
	  "ary Point 'ab'|Quantization|Overflow|Input latency|Multiplier Latency|Adder Latency|Convert latency|Conjugate|async"
	  "hronous operation|enable pipeline|Multiplier implementation"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even V"
	  "alues)),popup(Wrap|Saturate|Flag as error),edit,edit,edit,edit,checkbox,checkbox,checkbox,popup(behavioral HDL|stan"
	  "dard core|embedded multiplier core)"
	  MaskVariables		  "n_bits_a=@1;bin_pt_a=@2;n_bits_b=@3;bin_pt_b=@4;n_bits_ab=@5;bin_pt_ab=@6;quantization=&7;overflo"
	  "w=&8;in_latency=@9;mult_latency=@10;add_latency=@11;conv_latency=@12;conjugated=&13;async=&14;pipelined_enable=&15;"
	  "multiplier_implementation=&16;"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskInitialization	  "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits_"
	  "b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n   "
	  " 'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mult_late"
	  "ncy', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    'conjugate"
	  "d', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', async, ...\n    "
	  "'pipelined_enable', pipelined_enable);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "24|21|18|17|26|21|Round  (unbiased: Even Values)|Wrap|0|3|1|1|off|off|on|behavioral HDL"
	  MaskTabNameString	  "basic,basic,basic,basic,basic,basic,basic,basic,latency,latency,latency,latency,basic,basic,ba"
	  "sic,implementation"
	  System {
	    Name		    "cmult1"
	    Location		    [0, 53, 1498, 1107]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "16"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      SID		      "173:1"
	      Position		      [15, 148, 45, 162]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "173:2"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_expand"
	      SID		      "173:5"
	      Ports		      [1, 4]
	      Position		      [180, 106, 230, 199]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag19"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[24 24 24 24]|[21 21 21 21]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"a_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "173:5:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "173:5:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "173:5:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "173:5:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "173:5:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "173:5:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-72"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "173:5:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "173:5:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-24"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "173:5:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "173:5:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "173:5:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "173:5:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "173:5:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_replicate"
	      SID		      "173:3"
	      Ports		      [1, 1]
	      Position		      [90, 143, 125, 167]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag20"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"a_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "173:3:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "173:3:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag21"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "173:3:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "173:3:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "173:3:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "173:3:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "173:3:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "173:3:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "173:3:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_im"
	      SID		      "173:12"
	      Ports		      [2, 1]
	      Position		      [445, 259, 495, 401]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_re"
	      SID		      "173:11"
	      Ports		      [2, 1]
	      Position		      [445, 94, 495, 236]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_expand"
	      SID		      "173:6"
	      Ports		      [1, 4]
	      Position		      [180, 291, 230, 384]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[18 18 18 18]|[17 17 17 17]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"b_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "173:6:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "173:6:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "173:6:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "173:6:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "173:6:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "173:6:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-54"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "173:6:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-36"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "173:6:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-18"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "173:6:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "173:6:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "173:6:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "173:6:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "173:6:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_replicate"
	      SID		      "173:4"
	      Ports		      [1, 1]
	      Position		      [90, 328, 125, 352]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag23"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"b_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "173:4:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "173:4:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag24"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "173:4:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "173:4:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "173:4:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "173:4:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "173:4:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "173:4:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "173:4:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      SID		      "173:14"
	      Ports		      [1, 1]
	      Position		      [595, 319, 640, 351]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      SID		      "173:13"
	      Ports		      [1, 1]
	      Position		      [595, 154, 640, 186]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      SID		      "173:8"
	      Ports		      [2, 1]
	      Position		      [290, 172, 340, 223]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imre"
	      SID		      "173:9"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reim"
	      SID		      "173:10"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      SID		      "173:7"
	      Ports		      [2, 1]
	      Position		      [290, 102, 340, 153]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      "173:15"
	      Ports		      [2, 1]
	      Position		      [660, 229, 700, 271]
	      LibraryVersion	      "1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag25"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ab"
	      SID		      "173:16"
	      Position		      [745, 243, 775, 257]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "a_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "b_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_replicate"
	      SrcPort		      1
	      DstBlock		      "a_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_replicate"
	      SrcPort		      1
	      DstBlock		      "b_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      4
	      DstBlock		      "imre"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      3
	      DstBlock		      "imre"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      3
	      DstBlock		      "reim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      4
	      DstBlock		      "reim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imre"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reim"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addsub_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addsub_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "ab"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult2"
	  SID			  "174"
	  Ports			  [2, 1]
	  Position		  [335, 114, 375, 156]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "24_21 * 18_17 ==> 26_21\nRound  (unbiased: Even Values), Wrap\nLatency=0"
	  AncestorBlock		  "casper_library_multipliers/cmult"
	  LibraryVersion	  "*1.16"
	  UserDataPersistent	  on
	  UserData		  "DataTag26"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "cmult"
	  MaskDescription	  "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
	  MaskPromptString	  "Number of Bits 'a'|Binary Point 'a'|Number of Bits 'b'|Binary Point 'b'|Number of Bits 'ab'|Bin"
	  "ary Point 'ab'|Quantization|Overflow|Input latency|Multiplier Latency|Adder Latency|Convert latency|Conjugate|async"
	  "hronous operation|enable pipeline|Multiplier implementation"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even V"
	  "alues)),popup(Wrap|Saturate|Flag as error),edit,edit,edit,edit,checkbox,checkbox,checkbox,popup(behavioral HDL|stan"
	  "dard core|embedded multiplier core)"
	  MaskVariables		  "n_bits_a=@1;bin_pt_a=@2;n_bits_b=@3;bin_pt_b=@4;n_bits_ab=@5;bin_pt_ab=@6;quantization=&7;overflo"
	  "w=&8;in_latency=@9;mult_latency=@10;add_latency=@11;conv_latency=@12;conjugated=&13;async=&14;pipelined_enable=&15;"
	  "multiplier_implementation=&16;"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskInitialization	  "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits_"
	  "b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n   "
	  " 'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mult_late"
	  "ncy', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    'conjugate"
	  "d', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', async, ...\n    "
	  "'pipelined_enable', pipelined_enable);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "24|21|18|17|26|21|Round  (unbiased: Even Values)|Wrap|0|3|1|1|off|off|on|behavioral HDL"
	  MaskTabNameString	  "basic,basic,basic,basic,basic,basic,basic,basic,latency,latency,latency,latency,basic,basic,ba"
	  "sic,implementation"
	  System {
	    Name		    "cmult2"
	    Location		    [5, 77, 1503, 1131]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "16"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      SID		      "174:1"
	      Position		      [15, 148, 45, 162]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "174:2"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_expand"
	      SID		      "174:5"
	      Ports		      [1, 4]
	      Position		      [180, 106, 230, 199]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag27"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[24 24 24 24]|[21 21 21 21]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"a_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "174:5:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "174:5:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "174:5:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "174:5:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "174:5:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "174:5:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-72"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "174:5:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "174:5:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-24"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "174:5:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "174:5:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "174:5:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "174:5:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "174:5:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_replicate"
	      SID		      "174:3"
	      Ports		      [1, 1]
	      Position		      [90, 143, 125, 167]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag28"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"a_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "174:3:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "174:3:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag29"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "174:3:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "174:3:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "174:3:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "174:3:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "174:3:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "174:3:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "174:3:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_im"
	      SID		      "174:12"
	      Ports		      [2, 1]
	      Position		      [445, 259, 495, 401]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_re"
	      SID		      "174:11"
	      Ports		      [2, 1]
	      Position		      [445, 94, 495, 236]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_expand"
	      SID		      "174:6"
	      Ports		      [1, 4]
	      Position		      [180, 291, 230, 384]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag30"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[18 18 18 18]|[17 17 17 17]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"b_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "174:6:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "174:6:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "174:6:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "174:6:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "174:6:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "174:6:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-54"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "174:6:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-36"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "174:6:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-18"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "174:6:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "174:6:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "174:6:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "174:6:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "174:6:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_replicate"
	      SID		      "174:4"
	      Ports		      [1, 1]
	      Position		      [90, 328, 125, 352]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag31"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"b_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "174:4:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "174:4:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag32"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "174:4:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "174:4:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "174:4:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "174:4:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "174:4:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "174:4:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "174:4:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      SID		      "174:14"
	      Ports		      [1, 1]
	      Position		      [595, 319, 640, 351]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      SID		      "174:13"
	      Ports		      [1, 1]
	      Position		      [595, 154, 640, 186]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      SID		      "174:8"
	      Ports		      [2, 1]
	      Position		      [290, 172, 340, 223]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imre"
	      SID		      "174:9"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reim"
	      SID		      "174:10"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      SID		      "174:7"
	      Ports		      [2, 1]
	      Position		      [290, 102, 340, 153]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      "174:15"
	      Ports		      [2, 1]
	      Position		      [660, 229, 700, 271]
	      LibraryVersion	      "1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag33"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ab"
	      SID		      "174:16"
	      Position		      [745, 243, 775, 257]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "a_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "b_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_replicate"
	      SrcPort		      1
	      DstBlock		      "a_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_replicate"
	      SrcPort		      1
	      DstBlock		      "b_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      4
	      DstBlock		      "imre"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      3
	      DstBlock		      "imre"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      3
	      DstBlock		      "reim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      4
	      DstBlock		      "reim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imre"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reim"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addsub_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addsub_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "ab"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult3"
	  SID			  "175"
	  Ports			  [2, 1]
	  Position		  [425, 114, 465, 156]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "24_21 * 18_17 ==> 26_21\nRound  (unbiased: Even Values), Wrap\nLatency=0"
	  AncestorBlock		  "casper_library_multipliers/cmult"
	  LibraryVersion	  "*1.16"
	  UserDataPersistent	  on
	  UserData		  "DataTag34"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "cmult"
	  MaskDescription	  "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
	  MaskPromptString	  "Number of Bits 'a'|Binary Point 'a'|Number of Bits 'b'|Binary Point 'b'|Number of Bits 'ab'|Bin"
	  "ary Point 'ab'|Quantization|Overflow|Input latency|Multiplier Latency|Adder Latency|Convert latency|Conjugate|async"
	  "hronous operation|enable pipeline|Multiplier implementation"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even V"
	  "alues)),popup(Wrap|Saturate|Flag as error),edit,edit,edit,edit,checkbox,checkbox,checkbox,popup(behavioral HDL|stan"
	  "dard core|embedded multiplier core)"
	  MaskVariables		  "n_bits_a=@1;bin_pt_a=@2;n_bits_b=@3;bin_pt_b=@4;n_bits_ab=@5;bin_pt_ab=@6;quantization=&7;overflo"
	  "w=&8;in_latency=@9;mult_latency=@10;add_latency=@11;conv_latency=@12;conjugated=&13;async=&14;pipelined_enable=&15;"
	  "multiplier_implementation=&16;"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskInitialization	  "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits_"
	  "b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n   "
	  " 'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mult_late"
	  "ncy', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    'conjugate"
	  "d', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', async, ...\n    "
	  "'pipelined_enable', pipelined_enable);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "24|21|18|17|26|21|Round  (unbiased: Even Values)|Wrap|0|3|1|1|off|off|on|behavioral HDL"
	  MaskTabNameString	  "basic,basic,basic,basic,basic,basic,basic,basic,latency,latency,latency,latency,basic,basic,ba"
	  "sic,implementation"
	  System {
	    Name		    "cmult3"
	    Location		    [5, 77, 1503, 1131]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "16"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      SID		      "175:1"
	      Position		      [15, 148, 45, 162]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "175:2"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_expand"
	      SID		      "175:5"
	      Ports		      [1, 4]
	      Position		      [180, 106, 230, 199]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag35"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[24 24 24 24]|[21 21 21 21]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"a_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "175:5:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "175:5:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "175:5:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "175:5:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "175:5:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "175:5:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-72"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "175:5:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "175:5:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-24"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "175:5:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "175:5:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "175:5:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "175:5:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "175:5:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_replicate"
	      SID		      "175:3"
	      Ports		      [1, 1]
	      Position		      [90, 143, 125, 167]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag36"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"a_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "175:3:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "175:3:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag37"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "175:3:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "175:3:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "175:3:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "175:3:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "175:3:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "175:3:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "175:3:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_im"
	      SID		      "175:12"
	      Ports		      [2, 1]
	      Position		      [445, 259, 495, 401]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_re"
	      SID		      "175:11"
	      Ports		      [2, 1]
	      Position		      [445, 94, 495, 236]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_expand"
	      SID		      "175:6"
	      Ports		      [1, 4]
	      Position		      [180, 291, 230, 384]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag38"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[18 18 18 18]|[17 17 17 17]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"b_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "175:6:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "175:6:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "175:6:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "175:6:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "175:6:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "175:6:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-54"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "175:6:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-36"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "175:6:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-18"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "175:6:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "175:6:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "175:6:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "175:6:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "175:6:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_replicate"
	      SID		      "175:4"
	      Ports		      [1, 1]
	      Position		      [90, 328, 125, 352]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag39"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"b_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "175:4:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "175:4:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag40"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "175:4:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "175:4:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "175:4:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "175:4:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "175:4:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "175:4:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "175:4:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      SID		      "175:14"
	      Ports		      [1, 1]
	      Position		      [595, 319, 640, 351]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      SID		      "175:13"
	      Ports		      [1, 1]
	      Position		      [595, 154, 640, 186]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      SID		      "175:8"
	      Ports		      [2, 1]
	      Position		      [290, 172, 340, 223]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imre"
	      SID		      "175:9"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reim"
	      SID		      "175:10"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      SID		      "175:7"
	      Ports		      [2, 1]
	      Position		      [290, 102, 340, 153]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      "175:15"
	      Ports		      [2, 1]
	      Position		      [660, 229, 700, 271]
	      LibraryVersion	      "1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag41"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ab"
	      SID		      "175:16"
	      Position		      [745, 243, 775, 257]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "a_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "b_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_replicate"
	      SrcPort		      1
	      DstBlock		      "a_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_replicate"
	      SrcPort		      1
	      DstBlock		      "b_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      4
	      DstBlock		      "imre"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      3
	      DstBlock		      "imre"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      3
	      DstBlock		      "reim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      4
	      DstBlock		      "reim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imre"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reim"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addsub_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addsub_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "ab"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult4"
	  SID			  "176"
	  Ports			  [2, 1]
	  Position		  [515, 114, 555, 156]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "24_21 * 18_17 ==> 26_21\nRound  (unbiased: Even Values), Wrap\nLatency=0"
	  AncestorBlock		  "casper_library_multipliers/cmult"
	  LibraryVersion	  "*1.16"
	  UserDataPersistent	  on
	  UserData		  "DataTag42"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "cmult"
	  MaskDescription	  "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
	  MaskPromptString	  "Number of Bits 'a'|Binary Point 'a'|Number of Bits 'b'|Binary Point 'b'|Number of Bits 'ab'|Bin"
	  "ary Point 'ab'|Quantization|Overflow|Input latency|Multiplier Latency|Adder Latency|Convert latency|Conjugate|async"
	  "hronous operation|enable pipeline|Multiplier implementation"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even V"
	  "alues)),popup(Wrap|Saturate|Flag as error),edit,edit,edit,edit,checkbox,checkbox,checkbox,popup(behavioral HDL|stan"
	  "dard core|embedded multiplier core)"
	  MaskVariables		  "n_bits_a=@1;bin_pt_a=@2;n_bits_b=@3;bin_pt_b=@4;n_bits_ab=@5;bin_pt_ab=@6;quantization=&7;overflo"
	  "w=&8;in_latency=@9;mult_latency=@10;add_latency=@11;conv_latency=@12;conjugated=&13;async=&14;pipelined_enable=&15;"
	  "multiplier_implementation=&16;"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskInitialization	  "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits_"
	  "b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n   "
	  " 'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mult_late"
	  "ncy', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    'conjugate"
	  "d', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', async, ...\n    "
	  "'pipelined_enable', pipelined_enable);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "24|21|18|17|26|21|Round  (unbiased: Even Values)|Wrap|0|3|1|1|off|off|on|behavioral HDL"
	  MaskTabNameString	  "basic,basic,basic,basic,basic,basic,basic,basic,latency,latency,latency,latency,basic,basic,ba"
	  "sic,implementation"
	  System {
	    Name		    "cmult4"
	    Location		    [5, 77, 1503, 1131]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "16"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      SID		      "176:1"
	      Position		      [15, 148, 45, 162]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "176:2"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_expand"
	      SID		      "176:5"
	      Ports		      [1, 4]
	      Position		      [180, 106, 230, 199]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag43"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[24 24 24 24]|[21 21 21 21]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"a_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "176:5:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "176:5:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "176:5:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "176:5:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "176:5:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "176:5:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-72"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "176:5:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "176:5:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-24"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "176:5:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "176:5:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "176:5:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "176:5:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "176:5:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_replicate"
	      SID		      "176:3"
	      Ports		      [1, 1]
	      Position		      [90, 143, 125, 167]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag44"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"a_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "176:3:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "176:3:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag45"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "176:3:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "176:3:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "176:3:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "176:3:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "176:3:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "176:3:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "176:3:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_im"
	      SID		      "176:12"
	      Ports		      [2, 1]
	      Position		      [445, 259, 495, 401]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_re"
	      SID		      "176:11"
	      Ports		      [2, 1]
	      Position		      [445, 94, 495, 236]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_expand"
	      SID		      "176:6"
	      Ports		      [1, 4]
	      Position		      [180, 291, 230, 384]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag46"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[18 18 18 18]|[17 17 17 17]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"b_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "176:6:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "176:6:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "176:6:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "176:6:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "176:6:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "176:6:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-54"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "176:6:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-36"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "176:6:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-18"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "176:6:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "176:6:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "176:6:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "176:6:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "176:6:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_replicate"
	      SID		      "176:4"
	      Ports		      [1, 1]
	      Position		      [90, 328, 125, 352]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag47"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"b_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "176:4:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "176:4:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag48"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "176:4:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "176:4:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "176:4:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "176:4:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "176:4:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "176:4:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "176:4:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      SID		      "176:14"
	      Ports		      [1, 1]
	      Position		      [595, 319, 640, 351]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      SID		      "176:13"
	      Ports		      [1, 1]
	      Position		      [595, 154, 640, 186]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      SID		      "176:8"
	      Ports		      [2, 1]
	      Position		      [290, 172, 340, 223]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imre"
	      SID		      "176:9"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reim"
	      SID		      "176:10"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      SID		      "176:7"
	      Ports		      [2, 1]
	      Position		      [290, 102, 340, 153]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      "176:15"
	      Ports		      [2, 1]
	      Position		      [660, 229, 700, 271]
	      LibraryVersion	      "1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag49"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ab"
	      SID		      "176:16"
	      Position		      [745, 243, 775, 257]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "a_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "b_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_replicate"
	      SrcPort		      1
	      DstBlock		      "a_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_replicate"
	      SrcPort		      1
	      DstBlock		      "b_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      4
	      DstBlock		      "imre"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      3
	      DstBlock		      "imre"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      3
	      DstBlock		      "reim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      4
	      DstBlock		      "reim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imre"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reim"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addsub_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addsub_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "ab"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult5"
	  SID			  "177"
	  Ports			  [2, 1]
	  Position		  [610, 114, 650, 156]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "24_21 * 18_17 ==> 26_21\nRound  (unbiased: Even Values), Wrap\nLatency=0"
	  AncestorBlock		  "casper_library_multipliers/cmult"
	  LibraryVersion	  "*1.16"
	  UserDataPersistent	  on
	  UserData		  "DataTag50"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "cmult"
	  MaskDescription	  "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
	  MaskPromptString	  "Number of Bits 'a'|Binary Point 'a'|Number of Bits 'b'|Binary Point 'b'|Number of Bits 'ab'|Bin"
	  "ary Point 'ab'|Quantization|Overflow|Input latency|Multiplier Latency|Adder Latency|Convert latency|Conjugate|async"
	  "hronous operation|enable pipeline|Multiplier implementation"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even V"
	  "alues)),popup(Wrap|Saturate|Flag as error),edit,edit,edit,edit,checkbox,checkbox,checkbox,popup(behavioral HDL|stan"
	  "dard core|embedded multiplier core)"
	  MaskVariables		  "n_bits_a=@1;bin_pt_a=@2;n_bits_b=@3;bin_pt_b=@4;n_bits_ab=@5;bin_pt_ab=@6;quantization=&7;overflo"
	  "w=&8;in_latency=@9;mult_latency=@10;add_latency=@11;conv_latency=@12;conjugated=&13;async=&14;pipelined_enable=&15;"
	  "multiplier_implementation=&16;"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskInitialization	  "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits_"
	  "b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n   "
	  " 'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mult_late"
	  "ncy', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    'conjugate"
	  "d', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', async, ...\n    "
	  "'pipelined_enable', pipelined_enable);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "24|21|18|17|26|21|Round  (unbiased: Even Values)|Wrap|0|3|1|1|off|off|on|behavioral HDL"
	  MaskTabNameString	  "basic,basic,basic,basic,basic,basic,basic,basic,latency,latency,latency,latency,basic,basic,ba"
	  "sic,implementation"
	  System {
	    Name		    "cmult5"
	    Location		    [5, 77, 1503, 1131]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "16"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      SID		      "177:1"
	      Position		      [15, 148, 45, 162]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "177:2"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_expand"
	      SID		      "177:5"
	      Ports		      [1, 4]
	      Position		      [180, 106, 230, 199]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag51"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[24 24 24 24]|[21 21 21 21]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"a_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "177:5:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "177:5:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "177:5:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "177:5:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "177:5:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "177:5:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-72"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "177:5:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "177:5:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-24"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "177:5:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "177:5:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "177:5:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "177:5:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "177:5:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_replicate"
	      SID		      "177:3"
	      Ports		      [1, 1]
	      Position		      [90, 143, 125, 167]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag52"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"a_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "177:3:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "177:3:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag53"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "177:3:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "177:3:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "177:3:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "177:3:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "177:3:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "177:3:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "177:3:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_im"
	      SID		      "177:12"
	      Ports		      [2, 1]
	      Position		      [445, 259, 495, 401]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_re"
	      SID		      "177:11"
	      Ports		      [2, 1]
	      Position		      [445, 94, 495, 236]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_expand"
	      SID		      "177:6"
	      Ports		      [1, 4]
	      Position		      [180, 291, 230, 384]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag54"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[18 18 18 18]|[17 17 17 17]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"b_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "177:6:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "177:6:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "177:6:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "177:6:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "177:6:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "177:6:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-54"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "177:6:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-36"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "177:6:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-18"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "177:6:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "177:6:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "177:6:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "177:6:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "177:6:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_replicate"
	      SID		      "177:4"
	      Ports		      [1, 1]
	      Position		      [90, 328, 125, 352]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag55"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"b_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "177:4:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "177:4:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag56"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "177:4:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "177:4:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "177:4:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "177:4:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "177:4:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "177:4:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "177:4:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      SID		      "177:14"
	      Ports		      [1, 1]
	      Position		      [595, 319, 640, 351]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      SID		      "177:13"
	      Ports		      [1, 1]
	      Position		      [595, 154, 640, 186]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      SID		      "177:8"
	      Ports		      [2, 1]
	      Position		      [290, 172, 340, 223]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imre"
	      SID		      "177:9"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reim"
	      SID		      "177:10"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      SID		      "177:7"
	      Ports		      [2, 1]
	      Position		      [290, 102, 340, 153]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      "177:15"
	      Ports		      [2, 1]
	      Position		      [660, 229, 700, 271]
	      LibraryVersion	      "1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag57"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ab"
	      SID		      "177:16"
	      Position		      [745, 243, 775, 257]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "a_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "b_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_replicate"
	      SrcPort		      1
	      DstBlock		      "a_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_replicate"
	      SrcPort		      1
	      DstBlock		      "b_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      4
	      DstBlock		      "imre"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      3
	      DstBlock		      "imre"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      3
	      DstBlock		      "reim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      4
	      DstBlock		      "reim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imre"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reim"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addsub_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addsub_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "ab"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult6"
	  SID			  "178"
	  Ports			  [2, 1]
	  Position		  [705, 114, 745, 156]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "24_21 * 18_17 ==> 26_21\nRound  (unbiased: Even Values), Wrap\nLatency=0"
	  AncestorBlock		  "casper_library_multipliers/cmult"
	  LibraryVersion	  "*1.16"
	  UserDataPersistent	  on
	  UserData		  "DataTag58"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "cmult"
	  MaskDescription	  "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
	  MaskPromptString	  "Number of Bits 'a'|Binary Point 'a'|Number of Bits 'b'|Binary Point 'b'|Number of Bits 'ab'|Bin"
	  "ary Point 'ab'|Quantization|Overflow|Input latency|Multiplier Latency|Adder Latency|Convert latency|Conjugate|async"
	  "hronous operation|enable pipeline|Multiplier implementation"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even V"
	  "alues)),popup(Wrap|Saturate|Flag as error),edit,edit,edit,edit,checkbox,checkbox,checkbox,popup(behavioral HDL|stan"
	  "dard core|embedded multiplier core)"
	  MaskVariables		  "n_bits_a=@1;bin_pt_a=@2;n_bits_b=@3;bin_pt_b=@4;n_bits_ab=@5;bin_pt_ab=@6;quantization=&7;overflo"
	  "w=&8;in_latency=@9;mult_latency=@10;add_latency=@11;conv_latency=@12;conjugated=&13;async=&14;pipelined_enable=&15;"
	  "multiplier_implementation=&16;"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskInitialization	  "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits_"
	  "b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n   "
	  " 'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mult_late"
	  "ncy', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    'conjugate"
	  "d', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', async, ...\n    "
	  "'pipelined_enable', pipelined_enable);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "24|21|18|17|26|21|Round  (unbiased: Even Values)|Wrap|0|3|1|1|off|off|on|behavioral HDL"
	  MaskTabNameString	  "basic,basic,basic,basic,basic,basic,basic,basic,latency,latency,latency,latency,basic,basic,ba"
	  "sic,implementation"
	  System {
	    Name		    "cmult6"
	    Location		    [5, 77, 1503, 1131]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "16"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      SID		      "178:1"
	      Position		      [15, 148, 45, 162]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "178:2"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_expand"
	      SID		      "178:5"
	      Ports		      [1, 4]
	      Position		      [180, 106, 230, 199]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag59"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[24 24 24 24]|[21 21 21 21]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"a_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "178:5:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "178:5:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "178:5:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "178:5:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "178:5:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "178:5:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-72"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "178:5:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "178:5:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-24"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "178:5:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "178:5:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "178:5:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "178:5:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "178:5:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_replicate"
	      SID		      "178:3"
	      Ports		      [1, 1]
	      Position		      [90, 143, 125, 167]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag60"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"a_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "178:3:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "178:3:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag61"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "178:3:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "178:3:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "178:3:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "178:3:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "178:3:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "178:3:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "178:3:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_im"
	      SID		      "178:12"
	      Ports		      [2, 1]
	      Position		      [445, 259, 495, 401]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_re"
	      SID		      "178:11"
	      Ports		      [2, 1]
	      Position		      [445, 94, 495, 236]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_expand"
	      SID		      "178:6"
	      Ports		      [1, 4]
	      Position		      [180, 291, 230, 384]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag62"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[18 18 18 18]|[17 17 17 17]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"b_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "178:6:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "178:6:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "178:6:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "178:6:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "178:6:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "178:6:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-54"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "178:6:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-36"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "178:6:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-18"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "178:6:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "178:6:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "178:6:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "178:6:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "178:6:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_replicate"
	      SID		      "178:4"
	      Ports		      [1, 1]
	      Position		      [90, 328, 125, 352]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag63"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"b_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "178:4:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "178:4:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag64"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "178:4:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "178:4:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "178:4:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "178:4:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "178:4:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "178:4:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "178:4:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      SID		      "178:14"
	      Ports		      [1, 1]
	      Position		      [595, 319, 640, 351]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      SID		      "178:13"
	      Ports		      [1, 1]
	      Position		      [595, 154, 640, 186]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      SID		      "178:8"
	      Ports		      [2, 1]
	      Position		      [290, 172, 340, 223]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imre"
	      SID		      "178:9"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reim"
	      SID		      "178:10"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      SID		      "178:7"
	      Ports		      [2, 1]
	      Position		      [290, 102, 340, 153]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      "178:15"
	      Ports		      [2, 1]
	      Position		      [660, 229, 700, 271]
	      LibraryVersion	      "1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag65"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ab"
	      SID		      "178:16"
	      Position		      [745, 243, 775, 257]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "a_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "b_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_replicate"
	      SrcPort		      1
	      DstBlock		      "a_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_replicate"
	      SrcPort		      1
	      DstBlock		      "b_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      4
	      DstBlock		      "imre"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      3
	      DstBlock		      "imre"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      3
	      DstBlock		      "reim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      4
	      DstBlock		      "reim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imre"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reim"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addsub_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addsub_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "ab"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult7"
	  SID			  "179"
	  Ports			  [2, 1]
	  Position		  [800, 114, 840, 156]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "24_21 * 18_17 ==> 26_21\nRound  (unbiased: Even Values), Wrap\nLatency=0"
	  AncestorBlock		  "casper_library_multipliers/cmult"
	  LibraryVersion	  "*1.16"
	  UserDataPersistent	  on
	  UserData		  "DataTag66"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "cmult"
	  MaskDescription	  "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
	  MaskPromptString	  "Number of Bits 'a'|Binary Point 'a'|Number of Bits 'b'|Binary Point 'b'|Number of Bits 'ab'|Bin"
	  "ary Point 'ab'|Quantization|Overflow|Input latency|Multiplier Latency|Adder Latency|Convert latency|Conjugate|async"
	  "hronous operation|enable pipeline|Multiplier implementation"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even V"
	  "alues)),popup(Wrap|Saturate|Flag as error),edit,edit,edit,edit,checkbox,checkbox,checkbox,popup(behavioral HDL|stan"
	  "dard core|embedded multiplier core)"
	  MaskVariables		  "n_bits_a=@1;bin_pt_a=@2;n_bits_b=@3;bin_pt_b=@4;n_bits_ab=@5;bin_pt_ab=@6;quantization=&7;overflo"
	  "w=&8;in_latency=@9;mult_latency=@10;add_latency=@11;conv_latency=@12;conjugated=&13;async=&14;pipelined_enable=&15;"
	  "multiplier_implementation=&16;"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskInitialization	  "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits_"
	  "b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n   "
	  " 'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mult_late"
	  "ncy', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    'conjugate"
	  "d', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', async, ...\n    "
	  "'pipelined_enable', pipelined_enable);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "24|21|18|17|26|21|Round  (unbiased: Even Values)|Wrap|0|3|1|1|off|off|on|behavioral HDL"
	  MaskTabNameString	  "basic,basic,basic,basic,basic,basic,basic,basic,latency,latency,latency,latency,basic,basic,ba"
	  "sic,implementation"
	  System {
	    Name		    "cmult7"
	    Location		    [5, 77, 1503, 1131]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "16"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      SID		      "179:1"
	      Position		      [15, 148, 45, 162]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "179:2"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_expand"
	      SID		      "179:5"
	      Ports		      [1, 4]
	      Position		      [180, 106, 230, 199]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag67"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[24 24 24 24]|[21 21 21 21]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"a_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "179:5:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "179:5:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "179:5:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "179:5:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "179:5:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "21"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "179:5:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-72"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "179:5:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "179:5:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-24"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "179:5:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "24"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "179:5:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "179:5:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "179:5:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "179:5:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "a_replicate"
	      SID		      "179:3"
	      Ports		      [1, 1]
	      Position		      [90, 143, 125, 167]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag68"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"a_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "179:3:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "179:3:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag69"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "179:3:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "179:3:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "179:3:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "179:3:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "179:3:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "179:3:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "179:3:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_im"
	      SID		      "179:12"
	      Ports		      [2, 1]
	      Position		      [445, 259, 495, 401]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addsub_re"
	      SID		      "179:11"
	      Ports		      [2, 1]
	      Position		      [445, 94, 495, 236]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425"
	      " ],[78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71."
	      "77 71.77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77"
	      " 71.77 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 "
	      "64.77 57.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
	      "n text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black')"
	      ";port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_expand"
	      SID		      "179:6"
	      Ports		      [1, 4]
	      Position		      [180, 291, 230, 384]
	      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
	      AttributesFormatString  "4 outputs"
	      AncestorBlock	      "casper_library_flow_control/bus_expand"
	      LibraryVersion	      "*1.17"
	      UserDataPersistent      on
	      UserData		      "DataTag70"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_expand"
	      MaskDescription	      "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divi"
	      "ded into the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most si"
	      "gnificant bit."
	      MaskPromptString	      "Mode:|Number of outputs:|Output width:|Output binary point position:|Output arithmetic "
	      "type (ufix=0, fix=1, bool=2):|Print format string?|Output to workspace?|Variable name prefix:|Output to model a"
	      "s well?"
	      MaskStyleString	      "popup(divisions of equal size|divisions of arbitrary size),edit,edit,edit,edit,checkbox,"
	      "checkbox,edit,checkbox"
	      MaskVariables	      "mode=&1;outputNum=@2;outputWidth=@3;outputBinaryPt=@4;outputArithmeticType=@5;show_format="
	      "&6;outputToWorkspace=&7;variablePrefix=&8;outputToModelAsWell=&9;"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "bus_expand_callback();||bus_expand_callback();||||bus_expand_callback();||"
	      MaskEnableString	      "on,on,on,on,on,on,on,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskInitialization      "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    '"
	      "outputWidth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputAr"
	      "ithmeticType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'v"
	      "ariablePrefix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "divisions of equal size|4|[18 18 18 18]|[17 17 17 17]|[1 1 1 1]|off|off|out|on"
	      System {
		Name			"b_expand"
		Location		[12, 45, 2028, 1690]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"64"
		Block {
		  BlockType		  Inport
		  Name			  "bus_in"
		  SID			  "179:6:9"
		  Position		  [100, 100, 150, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret1"
		  SID			  "179:6:10"
		  Ports			  [1, 1]
		  Position		  [500, 220, 550, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret2"
		  SID			  "179:6:11"
		  Ports			  [1, 1]
		  Position		  [500, 180, 550, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret3"
		  SID			  "179:6:62"
		  Ports			  [1, 1]
		  Position		  [500, 140, 550, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reinterpret4"
		  SID			  "179:6:59"
		  Ports			  [1, 1]
		  Position		  [500, 100, 550, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between s"
		  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br"
		  "><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsig"
		  "ned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111"
		  "000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "17"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "179:6:12"
		  Ports			  [1, 1]
		  Position		  [300, 220, 350, 240]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-54"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "179:6:13"
		  Ports			  [1, 1]
		  Position		  [300, 180, 350, 200]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-36"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,45,543,459"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "179:6:61"
		  Ports			  [1, 1]
		  Position		  [300, 140, 350, 160]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-18"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "179:6:58"
		  Ports			  [1, 1]
		  Position		  [300, 100, 350, 120]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "18"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "msb_out4"
		  SID			  "179:6:60"
		  Position		  [700, 100, 750, 120]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "179:6:63"
		  Position		  [700, 140, 750, 160]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "179:6:64"
		  Position		  [700, 180, 750, 200]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "lsb_out1"
		  SID			  "179:6:15"
		  Position		  [700, 220, 750, 240]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "bus_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret4"
		  SrcPort		  1
		  DstBlock		  "msb_out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret2"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reinterpret1"
		  SrcPort		  1
		  DstBlock		  "lsb_out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "b_replicate"
	      SID		      "179:4"
	      Ports		      [1, 1]
	      Position		      [90, 328, 125, 352]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AncestorBlock	      "casper_library_bus/bus_replicate"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag71"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "bus_replicate"
	      MaskDescription	      "Output bus formed by replicating input bus a number of times"
	      MaskPromptString	      "replication factor|latency|misc support|delay implementation"
	      MaskStyleString	      "edit,edit,checkbox,popup(core|behavioral)"
	      MaskVariables	      "replication=@1;latency=@2;misc=&3;implementation=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', laten"
	      "cy, ...\n    'implementation', implementation, ...\n    'misc', misc);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|0|off|core"
	      System {
		Name			"b_replicate"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "179:4:6"
		  Position		  [35, 93, 65, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bussify"
		  SID			  "179:4:7"
		  Ports			  [2, 1]
		  Position		  [125, 50, 175, 150]
		  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
		  AncestorBlock		  "casper_library_flow_control/bus_create"
		  LibraryVersion	  "*1.17"
		  UserDataPersistent	  on
		  UserData		  "DataTag72"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "bus_create"
		  MaskPromptString	  "Number of inputs:"
		  MaskStyleString	  "edit"
		  MaskVariables		  "inputNum=@1;"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskInitialization	  "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "bussify"
		    Location		    [12, 45, 2074, 1842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "7"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "179:4:7:2"
		    Position		    [100, 100, 150, 120]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "179:4:7:3"
		    Position		    [100, 140, 150, 160]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "179:4:7:4"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "179:4:7:5"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "179:4:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "179:4:7:7"
		    Position		    [700, 130, 750, 150]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "179:4:8"
		  Position		  [260, 93, 290, 107]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "bussify"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      SID		      "179:14"
	      Ports		      [1, 1]
	      Position		      [595, 319, 640, 351]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      SID		      "179:13"
	      Ports		      [1, 1]
	      Position		      [595, 154, 640, 186]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "26"
	      bin_pt		      "21"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp("
	      "' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      SID		      "179:8"
	      Ports		      [2, 1]
	      Position		      [290, 172, 340, 223]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imre"
	      SID		      "179:9"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reim"
	      SID		      "179:10"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      SID		      "179:7"
	      Ports		      [2, 1]
	      Position		      [290, 102, 340, 153]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      SID		      "179:15"
	      Ports		      [2, 1]
	      Position		      [660, 229, 700, 271]
	      LibraryVersion	      "1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag73"
	      SourceBlock	      "casper_library_misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ab"
	      SID		      "179:16"
	      Position		      [745, 243, 775, 257]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "a_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "b_replicate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_replicate"
	      SrcPort		      1
	      DstBlock		      "a_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_replicate"
	      SrcPort		      1
	      DstBlock		      "b_expand"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      1
	      DstBlock		      "rere"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      2
	      DstBlock		      "imim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      4
	      DstBlock		      "imre"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      3
	      DstBlock		      "imre"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_expand"
	      SrcPort		      3
	      DstBlock		      "reim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_expand"
	      SrcPort		      4
	      DstBlock		      "reim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      DstBlock		      "addsub_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imre"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reim"
	      SrcPort		      1
	      DstBlock		      "addsub_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addsub_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addsub_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "ab"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "complex_adder_tree"
	  SID			  "363"
	  Ports			  [8, 2]
	  Position		  [860, 263, 925, 392]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "complex_adder_tree"
	    Location		    [138, 66, 983, 646]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "368"
	      Position		      [25, 83, 55, 97]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "370"
	      Position		      [25, 138, 55, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "371"
	      Position		      [25, 188, 55, 202]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      SID		      "372"
	      Position		      [25, 243, 55, 257]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In5"
	      SID		      "373"
	      Position		      [25, 298, 55, 312]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In6"
	      SID		      "374"
	      Position		      [25, 348, 55, 362]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In7"
	      SID		      "376"
	      Position		      [25, 403, 55, 417]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In9"
	      SID		      "377"
	      Position		      [25, 463, 55, 477]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "389"
	      Ports		      [0, 1]
	      Position		      [335, 32, 360, 58]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Boolean"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "25,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 26 26 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[16"
	      ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[13.33 13.33 "
	      "16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[10.33 10.33 13.33 13.33 10.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	      "black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "392"
	      Ports		      [0, 1]
	      Position		      [355, 262, 380, 288]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Boolean"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "25,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 26 26 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[16"
	      ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[13.33 13.33 "
	      "16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[10.33 10.33 13.33 13.33 10.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	      "black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "390"
	      Position		      [600, 85, 620, 105]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "391"
	      Position		      [600, 340, 620, 360]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree"
	      SID		      "350"
	      Ports		      [9, 2]
	      Position		      [450, 51, 555, 239]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      NamePlacement	      "alternate"
	      AttributesFormatString  "latency 9"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "*1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag74"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      ".\nAdder implementation: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stag"
	      "e of adders: Causes the first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virte"
	      "x 5). Overrides Adder implementation\n"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Adder implementation|Use behavioural HDL for first stage o"
	      "f adders"
	      MaskStyleString	      "edit,edit,popup(Behavioral|Fabric|DSP48),checkbox"
	      MaskVariables	      "n_inputs=@1;latency=@2;adder_imp=&3;first_stage_hdl=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'adder_imp', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|3|Fabric|on"
	      System {
		Name			"adder_tree"
		Location		[5, 77, 1106, 1687]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"19"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "350:1"
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "350:2"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "350:3"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "350:8"
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "350:9"
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  "350:10"
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  "350:11"
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  "350:12"
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  "350:13"
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "350:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "350:14"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "350:15"
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  "350:16"
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  "350:17"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  "350:18"
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  "350:19"
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "350:5"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "9"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,c2fef566,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-9}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "350:6"
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "350:7"
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "386"
	      Ports		      [9, 2]
	      Position		      [450, 301, 555, 489]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      NamePlacement	      "alternate"
	      AttributesFormatString  "latency 9"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "*1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag75"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inpu"
	      "ts to the block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)."
	      ".\nAdder implementation: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stag"
	      "e of adders: Causes the first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virte"
	      "x 5). Overrides Adder implementation\n"
	      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	      MaskPromptString	      "Number of Inputs|Add Latency|Adder implementation|Use behavioural HDL for first stage o"
	      "f adders"
	      MaskStyleString	      "edit,edit,popup(Behavioral|Fabric|DSP48),checkbox"
	      MaskVariables	      "n_inputs=@1;latency=@2;adder_imp=&3;first_stage_hdl=&4;"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n"
	      "    'adder_imp', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|3|Fabric|on"
	      System {
		Name			"adder_tree1"
		Location		[5, 77, 1106, 1687]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"19"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "386:1"
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "386:2"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "386:3"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "386:8"
		  Position		  [30, 142, 60, 158]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "386:9"
		  Position		  [30, 182, 60, 198]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din5"
		  SID			  "386:10"
		  Position		  [30, 222, 60, 238]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din6"
		  SID			  "386:11"
		  Position		  [30, 262, 60, 278]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din7"
		  SID			  "386:12"
		  Position		  [30, 302, 60, 318]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din8"
		  SID			  "386:13"
		  Position		  [30, 342, 60, 358]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "386:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "386:14"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "386:15"
		  Ports			  [2, 1]
		  Position		  [130, 200, 170, 260]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr4"
		  SID			  "386:16"
		  Ports			  [2, 1]
		  Position		  [130, 280, 170, 340]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr5"
		  SID			  "386:17"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr6"
		  SID			  "386:18"
		  Ports			  [2, 1]
		  Position		  [230, 120, 270, 180]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr7"
		  SID			  "386:19"
		  Ports			  [2, 1]
		  Position		  [330, 40, 370, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "Fabric"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,6cdeed65,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "386:5"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "9"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,c2fef566,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-9}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "386:6"
		  Position		  [430, 17, 460, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "386:7"
		  Position		  [430, 42, 460, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din5"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din6"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din7"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din8"
		  SrcPort		  1
		  DstBlock		  "addr4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr4"
		  SrcPort		  1
		  DstBlock		  "addr6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr5"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr6"
		  SrcPort		  1
		  DstBlock		  "addr7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr7"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      SID		      "378"
	      Ports		      [1, 2]
	      Position		      [95, 80, 120, 100]
	      AttributesFormatString  "26_21 r/i"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"force_im"
		DialogParameters {
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20.44 24"
		  ".44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20.44 16.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch("
		  "[15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag76"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      n_bits		      "26"
	      bin_pt		      "21"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri2"
	      SID		      "379"
	      Ports		      [1, 2]
	      Position		      [95, 135, 120, 155]
	      AttributesFormatString  "26_21 r/i"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"force_im"
		DialogParameters {
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20.44 24"
		  ".44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20.44 16.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch("
		  "[15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag77"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      n_bits		      "26"
	      bin_pt		      "21"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri3"
	      SID		      "380"
	      Ports		      [1, 2]
	      Position		      [95, 185, 120, 205]
	      AttributesFormatString  "26_21 r/i"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"force_im"
		DialogParameters {
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20.44 24"
		  ".44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20.44 16.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch("
		  "[15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag78"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      n_bits		      "26"
	      bin_pt		      "21"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri4"
	      SID		      "381"
	      Ports		      [1, 2]
	      Position		      [95, 240, 120, 260]
	      AttributesFormatString  "26_21 r/i"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"force_im"
		DialogParameters {
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20.44 24"
		  ".44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20.44 16.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch("
		  "[15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag79"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      n_bits		      "26"
	      bin_pt		      "21"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri5"
	      SID		      "382"
	      Ports		      [1, 2]
	      Position		      [95, 295, 120, 315]
	      AttributesFormatString  "26_21 r/i"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"force_im"
		DialogParameters {
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20.44 24"
		  ".44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20.44 16.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch("
		  "[15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag80"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      n_bits		      "26"
	      bin_pt		      "21"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri6"
	      SID		      "383"
	      Ports		      [1, 2]
	      Position		      [95, 345, 120, 365]
	      AttributesFormatString  "26_21 r/i"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"force_im"
		DialogParameters {
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20.44 24"
		  ".44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20.44 16.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch("
		  "[15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag81"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      n_bits		      "26"
	      bin_pt		      "21"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri7"
	      SID		      "384"
	      Ports		      [1, 2]
	      Position		      [95, 400, 120, 420]
	      AttributesFormatString  "26_21 r/i"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"force_im"
		DialogParameters {
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20.44 24"
		  ".44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20.44 16.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch("
		  "[15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag82"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      n_bits		      "26"
	      bin_pt		      "21"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri8"
	      SID		      "385"
	      Ports		      [1, 2]
	      Position		      [95, 460, 120, 480]
	      AttributesFormatString  "26_21 r/i"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"force_im"
		DialogParameters {
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20.44 24"
		  ".44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20.44 16.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch("
		  "[15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag83"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      n_bits		      "26"
	      bin_pt		      "21"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out_real"
	      SID		      "369"
	      Position		      [595, 183, 625, 197]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out_imag"
	      SID		      "375"
	      Position		      [595, 438, 625, 452]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "c_to_ri2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "c_to_ri3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "c_to_ri4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In5"
	      SrcPort		      1
	      DstBlock		      "c_to_ri5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In6"
	      SrcPort		      1
	      DstBlock		      "c_to_ri6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In7"
	      SrcPort		      1
	      DstBlock		      "c_to_ri7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In9"
	      SrcPort		      1
	      DstBlock		      "c_to_ri8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      DstBlock		      "adder_tree"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri3"
	      SrcPort		      1
	      Points		      [50, 0; 0, -65]
	      DstBlock		      "adder_tree"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c_to_ri2"
	      SrcPort		      1
	      Points		      [30, 0; 0, -35]
	      DstBlock		      "adder_tree"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri4"
	      SrcPort		      1
	      Points		      [75, 0; 0, -100]
	      DstBlock		      "adder_tree"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "c_to_ri5"
	      SrcPort		      1
	      Points		      [105, 0; 0, -135]
	      DstBlock		      "adder_tree"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "c_to_ri6"
	      SrcPort		      1
	      Points		      [130, 0; 0, -165]
	      DstBlock		      "adder_tree"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "c_to_ri7"
	      SrcPort		      1
	      Points		      [155, 0; 0, -200]
	      DstBlock		      "adder_tree"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "c_to_ri8"
	      SrcPort		      1
	      Points		      [185, 0; 0, -240]
	      DstBlock		      "adder_tree"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [55, 0; 0, 240]
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri2"
	      SrcPort		      2
	      Points		      [45, 0; 0, 205]
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri3"
	      SrcPort		      2
	      Points		      [40, 0; 0, 175]
	      DstBlock		      "adder_tree1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c_to_ri4"
	      SrcPort		      2
	      Points		      [30, 0; 0, 140]
	      DstBlock		      "adder_tree1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "c_to_ri5"
	      SrcPort		      2
	      Points		      [15, 0; 0, 105]
	      DstBlock		      "adder_tree1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "c_to_ri6"
	      SrcPort		      2
	      Points		      [5, 0; 0, 75]
	      DstBlock		      "adder_tree1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "c_to_ri7"
	      SrcPort		      2
	      Points		      [0, 40]
	      DstBlock		      "adder_tree1"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "c_to_ri8"
	      SrcPort		      2
	      DstBlock		      "adder_tree1"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "out_imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree"
	      SrcPort		      2
	      DstBlock		      "out_real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [25, 0; 0, 40]
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [35, 0; 0, 20]
	      DstBlock		      "adder_tree"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c7"
	  SID			  "388"
	  Ports			  [2, 1]
	  Position		  [945, 268, 975, 397]
	  ShowName		  off
	  LibraryVersion	  "1.42"
	  UserDataPersistent	  on
	  UserData		  "DataTag84"
	  SourceBlock		  "casper_library_misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	}
	Block {
	  BlockType		  Outport
	  Name			  "output"
	  SID			  "188"
	  Position		  [990, 328, 1020, 342]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "cmult"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "cmult1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Delay3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "cmult2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Delay4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "cmult3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "cmult4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Delay7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "cmult5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Delay8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "cmult6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "input"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "cmult"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "cmult1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "cmult2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "cmult3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "cmult4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "cmult5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "cmult6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  Points		  [15, 0; 0, 65]
	  DstBlock		  "cmult7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "cmult7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "cmult"
	  SrcPort		  1
	  Points		  [10, 0; 0, 245]
	  DstBlock		  "complex_adder_tree"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "cmult1"
	  SrcPort		  1
	  Points		  [0, 230]
	  DstBlock		  "complex_adder_tree"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "cmult2"
	  SrcPort		  1
	  Points		  [0, 215]
	  DstBlock		  "complex_adder_tree"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "cmult3"
	  SrcPort		  1
	  Points		  [0, 200]
	  DstBlock		  "complex_adder_tree"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "cmult4"
	  SrcPort		  1
	  Points		  [0, 185]
	  DstBlock		  "complex_adder_tree"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "cmult5"
	  SrcPort		  1
	  Points		  [5, 0; 0, 170]
	  DstBlock		  "complex_adder_tree"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "cmult6"
	  SrcPort		  1
	  Points		  [5, 0; 0, 155]
	  DstBlock		  "complex_adder_tree"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "cmult7"
	  SrcPort		  1
	  DstBlock		  "complex_adder_tree"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "complex_adder_tree"
	  SrcPort		  1
	  DstBlock		  "ri_to_c7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "complex_adder_tree"
	  SrcPort		  2
	  DstBlock		  "ri_to_c7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ri_to_c7"
	  SrcPort		  1
	  DstBlock		  "output"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "lo_freq"
      SID		      "42"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [175, 310, 245, 330]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|lo_freq|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"lo_freq"
	Location		[12, 45, 1980, 1455]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"268"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "42:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_lo_freq_user_data_out"
	  SID			  "42:262"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "42:263"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "42:268"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_lo_freq"
	  SID			  "42:267"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_lo_freq"
	  SID			  "42:23"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_lo_freq_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_lo_freq_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_lo_freq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_lo_freq"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_lo_freq"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "quadc"
      SID		      "44"
      Tag		      "xps:quadc"
      Ports		      [6, 6]
      Position		      [80, 233, 145, 547]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.502"
      SourceBlock	      "xps_library/quadc"
      SourceType	      "CASPER QuADC Interface Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      adc_brd		      "0"
      adc_clk_rate	      "200"
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c"
      SID		      "81"
      Ports		      [2, 1]
      Position		      [295, 466, 320, 524]
      ShowName		      off
      LibraryVersion	      "1.42"
      UserDataPersistent      on
      UserData		      "DataTag85"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c1"
      SID		      "83"
      Ports		      [2, 1]
      Position		      [295, 531, 320, 589]
      ShowName		      off
      LibraryVersion	      "1.42"
      UserDataPersistent      on
      UserData		      "DataTag86"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c2"
      SID		      "84"
      Ports		      [2, 1]
      Position		      [295, 596, 320, 654]
      ShowName		      off
      LibraryVersion	      "1.42"
      UserDataPersistent      on
      UserData		      "DataTag87"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c3"
      SID		      "85"
      Ports		      [2, 1]
      Position		      [295, 661, 320, 719]
      ShowName		      off
      LibraryVersion	      "1.42"
      UserDataPersistent      on
      UserData		      "DataTag88"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c4"
      SID		      "86"
      Ports		      [2, 1]
      Position		      [550, 466, 575, 524]
      ShowName		      off
      LibraryVersion	      "1.42"
      UserDataPersistent      on
      UserData		      "DataTag89"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c5"
      SID		      "87"
      Ports		      [2, 1]
      Position		      [550, 531, 575, 589]
      ShowName		      off
      LibraryVersion	      "1.42"
      UserDataPersistent      on
      UserData		      "DataTag90"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c6"
      SID		      "88"
      Ports		      [2, 1]
      Position		      [550, 596, 575, 654]
      ShowName		      off
      LibraryVersion	      "1.42"
      UserDataPersistent      on
      UserData		      "DataTag91"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c7"
      SID		      "89"
      Ports		      [2, 1]
      Position		      [550, 661, 575, 719]
      ShowName		      off
      LibraryVersion	      "1.42"
      UserDataPersistent      on
      UserData		      "DataTag92"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c8"
      SID		      "151"
      Ports		      [2, 1]
      Position		      [530, 296, 555, 354]
      ShowName		      off
      LibraryVersion	      "1.42"
      UserDataPersistent      on
      UserData		      "DataTag93"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      SubSystem
      Name		      "sincos"
      SID		      "46"
      Ports		      [1, 2]
      Position		      [380, 301, 415, 339]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AncestorBlock	      "casper_library_downconverter/sincos"
      LibraryVersion	      "*1.1"
      UserDataPersistent      on
      UserData		      "DataTag94"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "sincos"
      MaskPromptString	      "Function|Negative sine|Negative cosine|Symmetric output|Handle sync|Lookup table depth ("
      "2^?)|Output bit width|BRAM latency"
      MaskStyleString	      "popup(cosine|sine|sine and cosine),checkbox,checkbox,checkbox,checkbox,edit,edit,edit"
      MaskVariables	      "func=&1;neg_sin=&2;neg_cos=&3;symmetric=&4;handle_sync=&5;depth_bits=@6;bit_width=@7;bram_l"
      "atency=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "sincos_init(gcb, ...\n    'func', func, ...\n    'neg_sin', neg_sin, ...\n    'neg_cos'"
      ", neg_cos, ...\n    'symmetric', symmetric, ...\n    'handle_sync', handle_sync, ...\n    'depth_bits', depth_bi"
      "ts, ...\n    'bit_width', bit_width, ...\n    'bram_latency', bram_latency);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "sine and cosine|off|off|on|off|8|16|4"
      System {
	Name			"sincos"
	Location		[70, 200, 650, 460]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"7"
	SIDPrevWatermark	"2"
	Block {
	  BlockType		  Inport
	  Name			  "theta"
	  SID			  "46:3"
	  Position		  [80, 130, 110, 150]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rom0"
	  SID			  "46:6"
	  Ports			  [1, 1]
	  Position		  [180, 120, 240, 160]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/ROM"
	  SourceType		  "Xilinx Single Port Read-Only Memory Block"
	  depth			  "2^depth_bits"
	  initVector		  "sin(2*pi*(0:(2^depth_bits-1))/(2^depth_bits))"
	  distributed_mem	  "Block RAM"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  latency		  "bram_latency"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "bit_width"
	  bin_pt		  "bit_width-2"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  dbl_ovrd		  off
	  optimize		  "Area"
	  use_rpm		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "sprom"
	  sg_icon_stat		  "60,40,1,1,white,blue,0,779844a6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 40 40 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'addr');\n\ncolor('black');disp('z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rom1"
	  SID			  "46:7"
	  Ports			  [1, 1]
	  Position		  [180, 180, 240, 220]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/ROM"
	  SourceType		  "Xilinx Single Port Read-Only Memory Block"
	  depth			  "2^depth_bits"
	  initVector		  "cos(2*pi*(0:(2^depth_bits-1))/(2^depth_bits))"
	  distributed_mem	  "Block RAM"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  latency		  "bram_latency"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "bit_width"
	  bin_pt		  "bit_width-2"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  dbl_ovrd		  off
	  optimize		  "Area"
	  use_rpm		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "sprom"
	  sg_icon_stat		  "60,40,1,1,white,blue,0,779844a6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 40 40 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'addr');\n\ncolor('black');disp('z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sine"
	  SID			  "46:4"
	  Position		  [500, 130, 530, 150]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cos"
	  SID			  "46:5"
	  Position		  [500, 190, 530, 210]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "theta"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "rom0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "rom1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rom0"
	  SrcPort		  1
	  DstBlock		  "sine"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rom1"
	  SrcPort		  1
	  DstBlock		  "cos"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "trig"
      SID		      "47"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [30, 149, 120, 181]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.502"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Num I/Os|I/O direction|I/O delay|Sample period|Name|Bitwidth|Type|Binary pt"
      MaskStyleString	      "edit,popup(To Processor|From Processor),edit,edit,edit,edit,popup(Unsigned|Signed  (2's c"
      "omp)|Boolean),edit"
      MaskVariables	      "numios=@1;io_dir=@2;io_delay=@3;sample_period=@4;name1=&5;bitwidth1=@6;arith_type1=@7;bin_p"
      "t1=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);|a = get_param(gc"
      "b, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {'off'};\nelse\na(4) = {'on'};\n"
      "end\nset_param(gcb, 'MaskEnables', a);\n|||||a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith"
      "_type1'), 'Boolean'),\nset_param(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8)"
      " = {'off'};\nelse\na(6) = {'on'};\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n|"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "swreg_init(gcb);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|From Processor|0|1|trig|32|Unsigned|0"
      MaskTabNameString	      "Setup,Setup,Setup,Setup,IO1,IO1,IO1,IO1"
      System {
	Name			"trig"
	Location		[12, 45, 1980, 1455]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"260"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "47:9"
	  Position		  [100, 100, 150, 120]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dig_dwn_conv_2_trig_user_data_out"
	  SID			  "47:254"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "47:255"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "47:260"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_trig"
	  SID			  "47:259"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_trig"
	  SID			  "47:15"
	  Position		  [1500, 100, 1550, 120]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dig_dwn_conv_2_trig_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "dig_dwn_conv_2_trig_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_trig"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_trig"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_trig"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "trig"
      SrcPort		      1
      DstBlock		      "Slice"
      DstPort		      1
    }
    Line {
      SrcBlock		      "lo_freq"
      SrcPort		      1
      DstBlock		      "Slice1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      DstBlock		      "Accumulator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Accumulator"
      SrcPort		      1
      DstBlock		      "sincos"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sincos"
      SrcPort		      1
      DstBlock		      "Mult1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sincos"
      SrcPort		      2
      DstBlock		      "Mult2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      DstBlock		      "Counter1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Counter1"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, -40]
	DstBlock		"Slice2"
	DstPort			1
      }
      Branch {
	DstBlock		"Slice3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      DstBlock		      "Inverter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter"
      SrcPort		      1
      DstBlock		      "Goto"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "Counter1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      DstBlock		      "quadc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "quadc"
      DstPort		      5
    }
    Line {
      SrcBlock		      "quadc"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"Mult1"
	DstPort			1
      }
      Branch {
	Points			[0, 110]
	DstBlock		"Mult2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "coeff_real0"
      SrcPort		      1
      DstBlock		      "Slice4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_imag0"
      SrcPort		      1
      DstBlock		      "Slice5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_real1"
      SrcPort		      1
      DstBlock		      "Slice6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_imag1"
      SrcPort		      1
      DstBlock		      "Slice7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_real2"
      SrcPort		      1
      DstBlock		      "Slice8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_imag2"
      SrcPort		      1
      DstBlock		      "Slice9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_real3"
      SrcPort		      1
      DstBlock		      "Slice10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_imag3"
      SrcPort		      1
      DstBlock		      "Slice11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_real4"
      SrcPort		      1
      DstBlock		      "Slice12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_imag4"
      SrcPort		      1
      DstBlock		      "Slice13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_real5"
      SrcPort		      1
      DstBlock		      "Slice14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_imag5"
      SrcPort		      1
      DstBlock		      "Slice15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_real6"
      SrcPort		      1
      DstBlock		      "Slice16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_imag6"
      SrcPort		      1
      DstBlock		      "Slice17"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_real7"
      SrcPort		      1
      DstBlock		      "Slice18"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_imag7"
      SrcPort		      1
      DstBlock		      "Slice19"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c"
      SrcPort		      1
      DstBlock		      "Goto2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c1"
      SrcPort		      1
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c3"
      SrcPort		      1
      DstBlock		      "Goto5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c2"
      SrcPort		      1
      DstBlock		      "Goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c4"
      SrcPort		      1
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c5"
      SrcPort		      1
      DstBlock		      "Goto7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c6"
      SrcPort		      1
      DstBlock		      "Goto9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c7"
      SrcPort		      1
      DstBlock		      "Goto8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mult1"
      SrcPort		      1
      Points		      [15, 0; 0, 65]
      DstBlock		      "ri_to_c8"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Mult2"
      SrcPort		      1
      Points		      [25, 0; 0, -60]
      DstBlock		      "ri_to_c8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c8"
      SrcPort		      1
      DstBlock		      "fir"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "ddc_real_bram"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "ddc_real_bram"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Convert"
      SrcPort		      1
      DstBlock		      "Reinterpret"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret"
      SrcPort		      1
      DstBlock		      "ddc_real_bram"
      DstPort		      2
    }
    Line {
      Labels		      [1, 0]
      SrcBlock		      "Convert1"
      SrcPort		      1
      DstBlock		      "Reinterpret1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "ddc_imag_bram"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret1"
      SrcPort		      1
      DstBlock		      "ddc_imag_bram"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "ddc_imag_bram"
      DstPort		      3
    }
    Line {
      SrcBlock		      "fir"
      SrcPort		      1
      DstBlock		      "c_to_ri"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      1
      DstBlock		      "Convert"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      2
      Points		      [30, 0; 0, 60]
      DstBlock		      "Convert1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice4"
      SrcPort		      1
      DstBlock		      "ri_to_c"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice5"
      SrcPort		      1
      DstBlock		      "ri_to_c"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice6"
      SrcPort		      1
      DstBlock		      "ri_to_c1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice7"
      SrcPort		      1
      DstBlock		      "ri_to_c1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice8"
      SrcPort		      1
      DstBlock		      "ri_to_c2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice9"
      SrcPort		      1
      DstBlock		      "ri_to_c2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice10"
      SrcPort		      1
      DstBlock		      "ri_to_c3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice11"
      SrcPort		      1
      DstBlock		      "ri_to_c3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice12"
      SrcPort		      1
      DstBlock		      "ri_to_c4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice13"
      SrcPort		      1
      DstBlock		      "ri_to_c4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice14"
      SrcPort		      1
      DstBlock		      "ri_to_c5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice15"
      SrcPort		      1
      DstBlock		      "ri_to_c5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice16"
      SrcPort		      1
      DstBlock		      "ri_to_c6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice17"
      SrcPort		      1
      DstBlock		      "ri_to_c6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice18"
      SrcPort		      1
      DstBlock		      "ri_to_c7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice19"
      SrcPort		      1
      DstBlock		      "ri_to_c7"
      DstPort		      2
    }
    Annotation {
      Position		      [371, 264]
    }
  }
}
MatData {
  NumRecords		  95
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    6 ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .]8904.    R (   "
    "8    (     @         %    \"     $    !     0         %  0 #0    $   !U    9&5F875L=',      &9U;F,           !N96="
    "?<VEN        ;F5G7V-O<P       '-Y;6UE=')I8P    !H86YD;&5?<WEN8P  9&5P=&A?8FET<P   &)I=%]W:61T:     !B<F%M7VQA=&5N8"
    "WD     #@   \"@    &    \"     $         !0    @               $         #@   $     &    \"     0         !0    @ "
    "   !    #P    $         $     \\   !S:6YE(&%N9\"!C;W-I;F4 #@   #     &    \"     0         !0    @    !     P    $"
    "         $  # &]F9@ .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @ "
    "   $          4    (     0    (    !         !   @!O;@  #@   #     &    \"     0         !0    @    !     P    $  "
    "       $  # &]F9@ .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            P0 X    X    !@    @    &          4 "
    "   (     0    $    !          D    (            $$ "
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,>0Y@$.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \"$ .    .     8  "
    "  (    !          %    \"     $    &     0         0    !@   $9A8G)I8P  #@   #     &    \"     0         !0    @  "
    "  !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,>0Y@$.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (            \"$ .    .     8  "
    "  (    !          %    \"     $    &     0         0    !@   $9A8G)I8P  #@   #     &    \"     0         !0    @  "
    "  !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !;55  .    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #)         ,D         R0        #) #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             Q0        #%         ,4         Q0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )9[J@4.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #A         .$         X0        #A #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             U0        #5         -4         U0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .      \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /:1:P8.    < X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   !P\" "
    "  !@    @    !          4    (     0   \"     !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #@    &    \"     8         !0    @   "
    " !     0    $         \"0    @            X0 X    X    !@    @    &          4    (     0    $    !          D    "
    "(            -4 .    .     8    (    !@         %    \"     $    !     0         )    \"            #) #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            Q0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            .D .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            #5 #@   %     &    \"     0         !0    @    !    '@    $         $    !X   !2;W5N9\" @*'5N8FE"
    "A<V5D.B!%=F5N(%9A;'5E<RD   X    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   #@    & "
    "   \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    ( "
    "    0    $    !          D    (            \"$ .    .     8    (    !@         %    \"     $    !     0         ) "
    "   \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P"
    "    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !;55  .    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #)         ,D         R0        #) #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             Q0        #%         ,4         Q0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )9[J@4.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #A         .$         X0        #A #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             U0        #5         -4         U0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .      \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /:1:P8.    < X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   !P\" "
    "  !@    @    !          4    (     0   \"     !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #@    &    \"     8         !0    @   "
    " !     0    $         \"0    @            X0 X    X    !@    @    &          4    (     0    $    !          D    "
    "(            -4 .    .     8    (    !@         %    \"     $    !     0         )    \"            #) #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            Q0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            .D .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            #5 #@   %     &    \"     0         !0    @    !    '@    $         $    !X   !2;W5N9\" @*'5N8FE"
    "A<V5D.B!%=F5N(%9A;'5E<RD   X    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   #@    & "
    "   \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    ( "
    "    0    $    !          D    (            \"$ .    .     8    (    !@         %    \"     $    !     0         ) "
    "   \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P"
    "    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !;55  .    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #)         ,D         R0        #) #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             Q0        #%         ,4         Q0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )9[J@4.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #A         .$         X0        #A #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             U0        #5         -4         U0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .      \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /:1:P8.    < X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   !P\" "
    "  !@    @    !          4    (     0   \"     !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #@    &    \"     8         !0    @   "
    " !     0    $         \"0    @            X0 X    X    !@    @    &          4    (     0    $    !          D    "
    "(            -4 .    .     8    (    !@         %    \"     $    !     0         )    \"            #) #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            Q0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            .D .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            #5 #@   %     &    \"     0         !0    @    !    '@    $         $    !X   !2;W5N9\" @*'5N8FE"
    "A<V5D.B!%=F5N(%9A;'5E<RD   X    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   #@    & "
    "   \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    ( "
    "    0    $    !          D    (            \"$ .    .     8    (    !@         %    \"     $    !     0         ) "
    "   \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P"
    "    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !;55  .    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #)         ,D         R0        #) #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             Q0        #%         ,4         Q0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )9[J@4.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #A         .$         X0        #A #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             U0        #5         -4         U0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .      \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /:1:P8.    < X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   !P\" "
    "  !@    @    !          4    (     0   \"     !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #@    &    \"     8         !0    @   "
    " !     0    $         \"0    @            X0 X    X    !@    @    &          4    (     0    $    !          D    "
    "(            -4 .    .     8    (    !@         %    \"     $    !     0         )    \"            #) #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            Q0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            .D .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            #5 #@   %     &    \"     0         !0    @    !    '@    $         $    !X   !2;W5N9\" @*'5N8FE"
    "A<V5D.B!%=F5N(%9A;'5E<RD   X    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   #@    & "
    "   \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    ( "
    "    0    $    !          D    (            \"$ .    .     8    (    !@         %    \"     $    !     0         ) "
    "   \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P"
    "    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !;55  .    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #)         ,D         R0        #) #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             Q0        #%         ,4         Q0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )9[J@4.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #A         .$         X0        #A #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             U0        #5         -4         U0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .      \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /:1:P8.    < X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   !P\" "
    "  !@    @    !          4    (     0   \"     !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #@    &    \"     8         !0    @   "
    " !     0    $         \"0    @            X0 X    X    !@    @    &          4    (     0    $    !          D    "
    "(            -4 .    .     8    (    !@         %    \"     $    !     0         )    \"            #) #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            Q0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            .D .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            #5 #@   %     &    \"     0         !0    @    !    '@    $         $    !X   !2;W5N9\" @*'5N8FE"
    "A<V5D.B!%=F5N(%9A;'5E<RD   X    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   #@    & "
    "   \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    ( "
    "    0    $    !          D    (            \"$ .    .     8    (    !@         %    \"     $    !     0         ) "
    "   \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P"
    "    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !;55  .    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #)         ,D         R0        #) #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             Q0        #%         ,4         Q0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )9[J@4.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #A         .$         X0        #A #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             U0        #5         -4         U0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .      \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /:1:P8.    < X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   !P\" "
    "  !@    @    !          4    (     0   \"     !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #@    &    \"     8         !0    @   "
    " !     0    $         \"0    @            X0 X    X    !@    @    &          4    (     0    $    !          D    "
    "(            -4 .    .     8    (    !@         %    \"     $    !     0         )    \"            #) #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            Q0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            .D .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            #5 #@   %     &    \"     0         !0    @    !    '@    $         $    !X   !2;W5N9\" @*'5N8FE"
    "A<V5D.B!%=F5N(%9A;'5E<RD   X    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   #@    & "
    "   \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    ( "
    "    0    $    !          D    (            \"$ .    .     8    (    !@         %    \"     $    !     0         ) "
    "   \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P"
    "    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !;55  .    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #)         ,D         R0        #) #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             Q0        #%         ,4         Q0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )9[J@4.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #A         .$         X0        #A #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             U0        #5         -4         U0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .      \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /:1:P8.    < X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   !P\" "
    "  !@    @    !          4    (     0   \"     !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #@    &    \"     8         !0    @   "
    " !     0    $         \"0    @            X0 X    X    !@    @    &          4    (     0    $    !          D    "
    "(            -4 .    .     8    (    !@         %    \"     $    !     0         )    \"            #) #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            Q0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            .D .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            #5 #@   %     &    \"     0         !0    @    !    '@    $         $    !X   !2;W5N9\" @*'5N8FE"
    "A<V5D.B!%=F5N(%9A;'5E<RD   X    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   #@    & "
    "   \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    ( "
    "    0    $    !          D    (            \"$ .    .     8    (    !@         %    \"     $    !     0         ) "
    "   \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P"
    "    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !;55  .    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #)         ,D         R0        #) #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             Q0        #%         ,4         Q0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )9[J@4.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        #A         .$         X0        #A #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             U0        #5         -4         U0 X   !0    !@    @    &          4    (     0    0    !          "
    "D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .      \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /:1:P8.    < X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   !P\" "
    "  !@    @    !          4    (     0   \"     !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #@    &    \"     8         !0    @   "
    " !     0    $         \"0    @            X0 X    X    !@    @    &          4    (     0    $    !          D    "
    "(            -4 .    .     8    (    !@         %    \"     $    !     0         )    \"            #) #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            Q0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            .D .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            #5 #@   %     &    \"     0         !0    @    !    '@    $         $    !X   !2;W5N9\" @*'5N8FE"
    "A<V5D.B!%=F5N(%9A;'5E<RD   X    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   #@    & "
    "   \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    ( "
    "    0    $    !          D    (            \"$ .    .     8    (    !@         %    \"     $    !     0         ) "
    "   \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P"
    "    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    . 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BJ%P,.    J 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   ,@\"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            $! #@   #@    &    \"     0         !0    @    !    !0    $"
    "         $     4   !O<F1E<@    X   !     !@    @    &          4    (     0    (    !          D    0            \\"
    "#\\           X   !     !@    @    $          4    (     0    X    !         !     .    87)I=&A?='EP95]O=70   X   "
    " X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    0     8    (    !          %"
    "    \"     $    *     0         0    \"@   &)I;E]P=%]O=70        .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
    "        #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8    ("
    "    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    "
    "!    \"     $         $     @   !5;G-I9VYE9 X    X    !@    @    &          4    (     0    $    !          D    ("
    "               "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    . 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BJ%P,.    J 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   ,@\"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            $! #@   #@    &    \"     0         !0    @    !    !0    $"
    "         $     4   !O<F1E<@    X   !     !@    @    &          4    (     0    (    !          D    0            \\"
    "#\\           X   !     !@    @    $          4    (     0    X    !         !     .    87)I=&A?='EP95]O=70   X   "
    " X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    0     8    (    !          %"
    "    \"     $    *     0         0    \"@   &)I;E]P=%]O=70        .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
    "        #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8    ("
    "    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    "
    "!    \"     $         $     @   !5;G-I9VYE9 X    X    !@    @    &          4    (     0    $    !          D    ("
    "               "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    . 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BJ%P,.    J 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   ,@\"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            $! #@   #@    &    \"     0         !0    @    !    !0    $"
    "         $     4   !O<F1E<@    X   !     !@    @    &          4    (     0    (    !          D    0            \\"
    "#\\           X   !     !@    @    $          4    (     0    X    !         !     .    87)I=&A?='EP95]O=70   X   "
    " X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    0     8    (    !          %"
    "    \"     $    *     0         0    \"@   &)I;E]P=%]O=70        .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
    "        #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8    ("
    "    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    "
    "!    \"     $         $     @   !5;G-I9VYE9 X    X    !@    @    &          4    (     0    $    !          D    ("
    "               "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    . 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BJ%P,.    J 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   ,@\"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            $! #@   #@    &    \"     0         !0    @    !    !0    $"
    "         $     4   !O<F1E<@    X   !     !@    @    &          4    (     0    (    !          D    0            \\"
    "#\\           X   !     !@    @    $          4    (     0    X    !         !     .    87)I=&A?='EP95]O=70   X   "
    " X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    0     8    (    !          %"
    "    \"     $    *     0         0    \"@   &)I;E]P=%]O=70        .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
    "        #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8    ("
    "    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    "
    "!    \"     $         $     @   !5;G-I9VYE9 X    X    !@    @    &          4    (     0    $    !          D    ("
    "               "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    . 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BJ%P,.    J 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   ,@\"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            $! #@   #@    &    \"     0         !0    @    !    !0    $"
    "         $     4   !O<F1E<@    X   !     !@    @    &          4    (     0    (    !          D    0            \\"
    "#\\           X   !     !@    @    $          4    (     0    X    !         !     .    87)I=&A?='EP95]O=70   X   "
    " X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    0     8    (    !          %"
    "    \"     $    *     0         0    \"@   &)I;E]P=%]O=70        .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
    "        #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8    ("
    "    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    "
    "!    \"     $         $     @   !5;G-I9VYE9 X    X    !@    @    &          4    (     0    $    !          D    ("
    "               "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    . 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BJ%P,.    J 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   ,@\"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            $! #@   #@    &    \"     0         !0    @    !    !0    $"
    "         $     4   !O<F1E<@    X   !     !@    @    &          4    (     0    (    !          D    0            \\"
    "#\\           X   !     !@    @    $          4    (     0    X    !         !     .    87)I=&A?='EP95]O=70   X   "
    " X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    0     8    (    !          %"
    "    \"     $    *     0         0    \"@   &)I;E]P=%]O=70        .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
    "        #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8    ("
    "    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    "
    "!    \"     $         $     @   !5;G-I9VYE9 X    X    !@    @    &          4    (     0    $    !          D    ("
    "               "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    . 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BJ%P,.    J 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   ,@\"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            $! #@   #@    &    \"     0         !0    @    !    !0    $"
    "         $     4   !O<F1E<@    X   !     !@    @    &          4    (     0    (    !          D    0            \\"
    "#\\           X   !     !@    @    $          4    (     0    X    !         !     .    87)I=&A?='EP95]O=70   X   "
    " X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    0     8    (    !          %"
    "    \"     $    *     0         0    \"@   &)I;E]P=%]O=70        .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
    "        #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8    ("
    "    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    "
    "!    \"     $         $     @   !5;G-I9VYE9 X    X    !@    @    &          4    (     0    $    !          D    ("
    "               "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    . 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &BJ%P,.    J 0   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !:    9&5F875L=',         9&EV:7-I;VYS       "
    " 9&EV7W-I>F4         ;W)D97(             87)I=&A?='EP95]O=70 8FEN7W!T7V]U=               #@   ,@\"   &    \"     $"
    "         !0    @    !    \"@    $         #@   $     &    \"     0         !0    @    !    \"0    $         $     "
    "D   !D:79I<VEO;G,         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 "
    "X    X    !@    @    $          4    (     0    @    !         !     (    9&EV7W-I>F4.    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            $! #@   #@    &    \"     0         !0    @    !    !0    $"
    "         $     4   !O<F1E<@    X   !     !@    @    &          4    (     0    (    !          D    0            \\"
    "#\\           X   !     !@    @    $          4    (     0    X    !         !     .    87)I=&A?='EP95]O=70   X   "
    " X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    0     8    (    !          %"
    "    \"     $    *     0         0    \"@   &)I;E]P=%]O=70        .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
    "        #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8    ("
    "    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    "
    "!    \"     $         $     @   !5;G-I9VYE9 X    X    !@    @    &          4    (     0    $    !          D    ("
    "               "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    6#L   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   \" '0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&"
    "EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',     "
    "      !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !         "
    " %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $   "
    "      !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0        "
    " .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8  "
    "  (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0       "
    "  %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A"
    "<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @  "
    "  $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $   "
    "      $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5"
    "B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<"
    "VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %  "
    "  \"     $    '     0         0    !P   $1E9F%U;'0 #@   ,@8   &    \"     (         !0    @    !     0    $       "
    "  !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    T!    8    (     @         %    \"     $    !     0         %  0"
    " '@    $   !T!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=            "
    "                       <W!E960                                 <&%C:V%G90                              <WEN=&AE<VE"
    "S7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8"
    "VM?=W)A<'!E<@                      9&ER96-T;W)Y                            <')O:E]T>7!E7W-G861V86YC960            "
    " <')O:E]T>7!E                            4WEN=&A?9FEL95]S9V%D=F%N8V5D            4WEN=&A?9FEL90                   "
    "       26UP;%]F:6QE7W-G861V86YC960             26UP;%]F:6QE                            =&5S=&)E;F-H7W-G861V86YC960"
    "             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7"
    "W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V="
    "A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<"
    "F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979"
    "A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                         "
    "   8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T               "
    "         <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL     "
    "               8VQO8VM?;&]C                                  X   !(    !@    @    $          4    (     0   !$    "
    "!         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   #@    &    \"     0         !0    @    !    !P    $     "
    "    $     <   !6:7)T97@U  X   !     !@    @    $          4    (     0    D    !         !     )    >&,U=G-X.35T  "
    "        X    P    !@    @    $          4    (     0    (    !         !   @ M,0  #@   #@    &    \"     0        "
    " !0    @    !    !@    $         $     8   !F9C$Q,S8   X    P    !@    @    $          4    (               !     "
    "    !          #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    ! "
    "         %    \"                0         0          X   !     !@    @    $          4    (     0    T    !       "
    "  !     -    0VQO8VL@16YA8FQE<P    X   !(    !@    @    $          4    (     0   !$    !         !     1    +B]U;"
    "G1I=&QE9\"]S>7-G96X         #@   #     &    \"     0         !0    @               $         $          .    2    "
    " 8    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X    P    !@    "
    "@    $          4    (               !         !          #@   $     &    \"     0         !0    @    !    #     $"
    "         $     P   !84U0@1&5F875L=',     #@   #     &    \"     0         !0    @               $         $       "
    "   .    0     8    (    !          %    \"     $    ,     0         0    #    $E312!$969A=6QT<P     .    ,     8  "
    "  (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    ,   "
    " !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8   "
    " (    !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $          4    (              "
    " !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    "
    "(    !          %    \"                0         0          X    P    !@    @    $          4    (               !"
    "         !          #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@"
    "0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0          X    P    !@    @    $ "
    "         4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @               $       "
    "  $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $   "
    "       4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    @    !    \"P    $        "
    " $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !S>7-G"
    "96X   X    P    !@    @    $          4    (               !         !          #@   &     &    \"     0         !"
    "0    @    !    +@    $         $    \"X    U,\"PU,\"PM,2PM,2QT;VME;BQW:&ET92PP+# W-S,T+')I9VAT+\"Q;(%TL6R!=   .   "
    " \" ,   8    (    !          %    \"     $   #7 @   0         0    UP(  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX"
    "@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3 @-3 @,\" P(%TL6S @,\" U,\" U,\" P(%TL6S$@,2 Q(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W"
    "+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S,V+C8U-2 S-BXV-34@-#<N,34U(#,V+C8U-2 T-RXQ-34@-#<N,34U(#0W+C"
    "$U-2 S-BXV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ"
    ",S<U(%TL6S(V+C$U-2 R-BXQ-34@,S8N-C4U(#,V+C8U-2 R-BXQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIP871C:\"A"
    ";,2XV,S<U(#$V+C@Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S$U+C8U-2 Q-2XV-34@,C8N,34U(#(V+C$U-2 Q-2XV-34@72Q;,\"XY,S,S,S,@"
    ",\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#0X+C,Q(#,W+C@Q(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S4N,34"
    "U(#4N,34U(#$U+C8U-2 U+C$U-2 Q-2XV-34@,34N-C4U(#4N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*9G!R:6YT9B@G"
    ")RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)"
    "T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L #@   #     &    \"     0         !0    @               $         $          . "
    "   ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (  "
    "             !         !          #@   * '   &    \"     (         !0    @    !     0    $         !0 $ !H    !   "
    " [@$  &YG8U]C;VYF:6<                     <WEN=&AE<VES7VQA;F=U86=E          !S>6YT:&5S:7-?=&]O;                &-L;"
    "V-K7VQO8P                      >&EL:6YX9F%M:6QY                  !P87)T                             '-P965D       "
    "                     =&5S=&)E;F-H                      !P86-K86=E                         &1I<F5C=&]R>0           "
    "           <WES8VQK7W!E<FEO9                 !C;&]C:U]W<F%P<&5R                 &1C;5]I;G!U=%]C;&]C:U]P97)I;V0    "
    " 8W)E871E7VEN=&5R9F%C95]D;V-U;65N= !P<F]J7W1Y<&4                      '-Y;G1H7V9I;&4                     :6UP;%]F:"
    "6QE                      !C95]C;'(                          '!R97-E<G9E7VAI97)A<F-H>0             .    Z     8    "
    "(     @         %    \"     $    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D95]C9@  "
    "                    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    X"
    "    !@    @    &          4    (     0    $    !          D    (               .    ,     8    (    !          %  "
    "  \"     $    $     0         0  0 5DA$3 X    P    !@    @    $          4    (     0    ,    !         !   P!84U0"
    " #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !D-VAA8VL   X    X    !@    @    $    "
    "      4    (     0    <    !         !     '    5FER=&5X-0 .    0     8    (    !          %    \"     $    *     "
    "0         0    \"@   'AC-79L>#$Q,'0        .    ,     8    (    !          %    \"     $    \"     0         0  ( "
    "+3$   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !"
    "0    @    !    !@    $         $     8   !F9C$Q,S8   X   !(    !@    @    $          4    (     0   !<    !       "
    "  !     7    +B]D:6=?9'=N7V-O;G9?,B]S>7-G96X #@   #     &    \"     0         !0    @    !     0    $         $  !"
    " #4    .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    ,    "
    " 8    (    !          %    \"     $    #     0         0  , ,3 P  X    P    !@    @    $          4    (     0    "
    ",    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    $0    $         $    !$   !0<F]J96-T($Y"
    "A=FEG871O<@         .    0     8    (    !          %    \"     $    -     0         0    #0   %A35\"!$969A=6QT<RH"
    "    .    0     8    (    !          %    \"     $    -     0         0    #0   $E312!$969A=6QT<RH    .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @               X   \" '0  !@    @    \"          4    (     0    $    !          "
    "4 !  ,     0   !@   !S:&%R960       !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0     "
    "    %  0 $P    $   \"8    8V]M<&EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L"
    ":7-T         '1R:6U?=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0"
    " .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (   "
    "      !0    @    !     0    $         !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %"
    "    \"     $    \"     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\""
    "!.971L:7-T       .    0     8    (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T      "
    " .    J     8    (     0         %    \"     $    \"     0         .    .     8    (    !          %    \"     $  "
    "  '     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   "
    "!T87)G970R  X    P    !@    @    $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0    "
    "     !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0"
    "    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8  "
    "  06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .   "
    " .     8    (    !          %    \"     $    '     0         0    !P   $1E9F%U;'0 #@   ,@8   &    \"     (        "
    " !0    @    !     0    $         !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    T!    8    (     @         %    \""
    "     $    !     0         %  0 '@    $   !T!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY           "
    "             <&%R=                                   <W!E960                                 <&%C:V%G90           "
    "                   <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!"
    "E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96-T;W)Y                            <')O:E]T>"
    "7!E7W-G861V86YC960             <')O:E]T>7!E                            4WEN=&A?9FEL95]S9V%D=F%N8V5D            4WE"
    "N=&A?9FEL90                          26UP;%]F:6QE7W-G861V86YC960             26UP;%]F:6QE                         "
    "   =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9              "
    "         9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8"
    "V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]"
    "N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9"
    "%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E"
    "?<&]S                            8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <"
    "V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P             "
    "     <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C                                  X   !(    !@    @    $ "
    "         4    (     0   !$    !         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   #@    &    \"     0       "
    "  !0    @    !    !P    $         $     <   !6:7)T97@U  X   !     !@    @    $          4    (     0    D    !    "
    "     !     )    >&,U=G-X.35T          X    P    !@    @    $          4    (     0    (    !         !   @ M,0  #@"
    "   #@    &    \"     0         !0    @    !    !@    $         $     8   !F9C$Q,S8   X    P    !@    @    $       "
    "   4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  #"
    " %A35  .    ,     8    (    !          %    \"                0         0          X   !     !@    @    $         "
    " 4    (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X   !(    !@    @    $          4    (     0   !$"
    "    !         !     1    +B]U;G1I=&QE9\"]S>7-G96X         #@   #     &    \"     0         !0    @               $"
    "         $          .    2     8    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A"
    "=&]R          X    P    !@    @    $          4    (               !         !          #@   $     &    \"     0  "
    "       !0    @    !    #     $         $     P   !84U0@1&5F875L=',     #@   #     &    \"     0         !0    @   "
    "            $         $          .    0     8    (    !          %    \"     $    ,     0         0    #    $E312!"
    "$969A=6QT<P     .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $"
    "          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $      "
    "   $  \" #$P   .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $"
    "          4    (               !         !          #@   #     &    \"     0         !0    @               $      "
    "   $          .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $  "
    "        4    (               !         !          #@   $@    &    \"     0         !0    @    !    &     $        "
    " $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0   "
    "       X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         "
    "!0    @               $         $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,"
    "     X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0"
    "    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@"
    "    $         $     8   !S>7-G96X   X    P    !@    @    $          4    (               !         !          #@  "
    " &     &    \"     0         !0    @    !    +@    $         $    \"X    U,\"PU,\"PM,2PM,2QT;VME;BQW:&ET92PP+# W-S"
    ",T+')I9VAT+\"Q;(%TL6R!=   .    \" ,   8    (    !          %    \"     $   #7 @   0         0    UP(  &9P<FEN=&8H)"
    "R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3 @-3 @,\" P(%TL6S @,\" U,\" U,\" P(%TL6S$@,2 Q(%TI.PI"
    "P871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S,V+C8U-2 S-BXV-34@-#<N,34U(#,V"
    "+C8U-2 T-RXQ-34@-#<N,34U(#0W+C$U-2 S-BXV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#"
    "(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S(V+C$U-2 R-BXQ-34@,S8N-C4U(#,V+C8U-2 R-BXQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S"
    "(U(# N,C$Y-C X(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S$U+C8U-2 Q-2XV-34@,C8N,34U(#(V+C$"
    "U-2 Q-2XV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#0X+C,Q(#,W+C@Q(#(W+C,Q(#$V+C@Q("
    "#$N-C,W-2 Q,BXQ,S<U(%TL6S4N,34U(#4N,34U(#$U+C8U-2 U+C$U-2 Q-2XV-34@,34N-C4U(#4N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 "
    "P+C(Q.38P.\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O"
    ";B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L #@   #     &    \"     0         !0    @        "
    "       $         $          .    ,     8    (    !          %    \"                0         0          X    P    "
    "!@    @    $          4    (               !         !          #@   * '   &    \"     (         !0    @    !     "
    "0    $         !0 $ !H    !    [@$  &YG8U]C;VYF:6<                     <WEN=&AE<VES7VQA;F=U86=E          !S>6YT:&5"
    "S:7-?=&]O;                &-L;V-K7VQO8P                      >&EL:6YX9F%M:6QY                  !P87)T             "
    "                '-P965D                            =&5S=&)E;F-H                      !P86-K86=E                   "
    "      &1I<F5C=&]R>0                      <WES8VQK7W!E<FEO9                 !C;&]C:U]W<F%P<&5R                 &1C;"
    "5]I;G!U=%]C;&]C:U]P97)I;V0     8W)E871E7VEN=&5R9F%C95]D;V-U;65N= !P<F]J7W1Y<&4                      '-Y;G1H7V9I;&4"
    "                     :6UP;%]F:6QE                      !C95]C;'(                          '!R97-E<G9E7VAI97)A<F-H>"
    "0             .    Z     8    (     @         %    \"     $    !     0         %  0 %0    $    J    :6YC;'5D95]C;&"
    "]C:W=R87!P97( :6YC;'5D95]C9@                      #@   #@    &    \"     8         !0    @    !     0    $        "
    " \"0    @           #P/PX    X    !@    @    &          4    (     0    $    !          D    (               .    "
    ",     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $          4    (     "
    "0    ,    !         !   P!84U0 #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !D-VAA8V"
    "L   X    X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-0 .    0     8    (    !   "
    "       %    \"     $    *     0         0    \"@   'AC-79L>#$Q,'0        .    ,     8    (    !          %    \"  "
    "   $    \"     0         0  ( +3$   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@  "
    " #@    &    \"     0         !0    @    !    !@    $         $     8   !F9C$Q,S8   X   !(    !@    @    $         "
    " 4    (     0   !<    !         !     7    +B]D:6=?9'=N7V-O;G9?,B]S>7-G96X #@   #     &    \"     0         !0    "
    "@    !     0    $         $  ! #4    .    0     8    (    !          %    \"     $    -     0         0    #0   $-"
    "L;V-K($5N86)L97,    .    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X    P    !@    @ "
    "   $          4    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    $0    $  "
    "       $    !$   !0<F]J96-T($YA=FEG871O<@         .    0     8    (    !          %    \"     $    -     0        "
    " 0    #0   %A35\"!$969A=6QT<RH    .    0     8    (    !          %    \"     $    -     0         0    #0   $E312"
    "!$969A=6QT<RH    .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               "
  }
}
