SpyGlass run started at 02:13:40 AM on Feb 22 2021 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vP-2019.06
Synopsys TestMAX(TM)
Last compiled on Jun  2 2019

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vP-2019.06) from path: /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Version of Policy 'clock-reset': SpyGlass_vP-2019.06
Loading Shared library libclock-reset-Linux4.spyso from /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/policies/clock/libclock-reset-Linux4.spyso 
Loading Shared library libPwrRules-Linux4.spyso from /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/policies/lowpower/libPwrRules-Linux4.spyso 
##build_id : P-2019.06
##system   : Linux dics03.ee.yuntech.edu.tw 3.10.0-1160.15.2.el7.x86_64 #1 SMP Wed Feb 3 15:06:38 UTC 2021 x86_64
##cwd      : /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -lib WORK ./spyglass-1/WORK \
             -rules='Setup_port01,Setup_blackbox01,Ac_abstract01,Info_Case_Analysis,FalsePathSetup' \
             -policy='clock-reset' \
             -batch \
             -dbdir './spyglass-1/.SG_SaveRestoreDB' \
             -wdir './spyglass-1/cdc/cdc_abstract' \
             -mixed \
             -projectwdir './spyglass-1' \
             -templatedir '/usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             --goal_info 'cdc/cdc_abstract@' \
             -block_abstract \
             --template_info 'cdc/cdc_abstract' \
             -sdc_generate_cfp 'yes' \
             -report_incr_messages \
             -enable_save_restore \
             -use_block_interface \
             -use_advcdc_features \
             -enable_const_prop_thru_seq \
             -include_block_interface 'abstract' \
             -decompile_block_constraints \
             -enable_save_restore_builtin 'true' \
             -cdc_qualifier_depth=3 \
             -cdc_reduce_pessimism=mbit_macro,no_convergence_at_syncreset,no_convergence_at_enable,use_multi_arc,clock_crossing,no_unate_reconv,clock_on_ports,ignore_multi_domain \
             -check_multiclock_bbox=yes \
             -clock_reduce_pessimism=latch_en,mux_sel_derived,check_enable_for_glitch,ignore_same_domain \
             -distributed_fifo=yes \
             -enable_and_sync=yes \
             -enable_debug_data=yes \
             -enable_mux_sync=all \
             -fa_disable_sync_fifo=yes \
             -handle_combo_arc=yes \
             -hier_wild_card=no \
             -reset_reduce_pessimism=same_data_reset_flop,remove_overlap \
             -strict_sync_check=yes \
             -use_inferred_abstract_port=yes \
             -64bit  \
             ../src/NFC.v

##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal cdc/cdc_abstract -64bit
##spyglass_run.csh begins :
;	cd /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim
;	setenv SPYGLASS_LD_PRELOAD /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/lib/libreplacemalloc.so
;	setenv SPYGLASS_DW_PATH /usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/dw_support
;	/usr/cad/synopsys/spyglass/2019.06/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal cdc/cdc_abstract -64bit
##spyglass_run.csh ends
##files    : ../src/NFC.v 


WARNING [237]    Following rules can not run on restored design database. Hence, HDL being re-read:
                 DumpBlockInterface

INFO [76]    Using './spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule Param_clockreset07 (Rule 1 of total 436) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule Clock_setup01 (Rule 2 of total 436) .... done (Time = 0.00s, Memory = 104.0K)
Checking Rule Param_clockreset06 (Rule 3 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Param_clockreset08 (Rule 4 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_meta_monitor_attributes01 (Rule 5 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LP_POWERDATA_CHECK (Rule 6 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LP_POWERDATA_READ (Rule 7 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ar_auxi01 (Rule 8 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck01 (Rule 9 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 10 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 11 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 12 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 13 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 14 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 15 of total 436) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_clock05 (Rule 16 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 17 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 18 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 19 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 20 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 21 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_voltagedomain06 (Rule 22 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 23 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 24 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_supply01 (Rule 25 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 26 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 27 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive03 (Rule 28 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 29 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 30 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 31 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 32 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 33 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 34 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 35 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 36 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 37 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 38 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive21 (Rule 39 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 40 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 41 of total 436) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_waive32 (Rule 42 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive33 (Rule 43 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 44 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 45 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 46 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 47 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 48 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 49 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 50 of total 436) .... done (Time = 0.00s, Memory = 40.0K)
Checking Rule SGDC_ungroup01 (Rule 51 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 52 of total 436) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_abstract_port14 (Rule 53 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 54 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 55 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 56 of total 436) .... done (Time = 0.00s, Memory = 40.0K)
Checking Rule CMD_ignorelibs01 (Rule 57 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 58 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_generated_clock03 (Rule 59 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_generated_clock04 (Rule 60 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_generated_clock05 (Rule 61 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_quasi_static_style02 (Rule 62 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_syncresetstyle01 (Rule 63 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_network_allowed_cells01 (Rule 64 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops01 (Rule 65 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops07 (Rule 66 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_numflops08 (Rule 67 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_numflops09 (Rule 68 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clocksense04 (Rule 69 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_sense04 (Rule 70 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_sgclkgroup04 (Rule 71 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation05a (Rule 72 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation05b (Rule 73 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sync_cell08a (Rule 74 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_sync_cell09a (Rule 75 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_glitch_free_mux_cell01 (Rule 76 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier06 (Rule 77 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_cdc_waive03 (Rule 78 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier15 (Rule 79 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier29 (Rule 80 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_allow_combo_logic01 (Rule 81 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path01 (Rule 82 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_false_path05 (Rule 83 of total 436) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule Param_clockreset05 (Rule 84 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_sanity01 (Rule 85 of total 436) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule Ac_sanity06 (Rule 86 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_license01 (Rule 87 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset_synchronizer07 (Rule 88 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_module02 (Rule 89 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 90 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 91 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 2 sec, 2.22 sec, 1185208 KB, 3359324 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 2 sec, 2.22 sec, 1185208 KB, 3359324 KB
 Analyzing source file "../src/NFC.v" ....
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 2 sec, 2.22 sec, 1250776 KB, 3359324 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 0.00 sec, 65568 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 2 sec, 2.22 sec, 1250776 KB, 3359324 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 0.00 sec, 0 KB, 0 KB
 Elaborating Top Verilog Design Unit 'NFC' .....
 done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 2 sec, 2.23 sec, 1345136 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 0.01 sec, 94360 KB, 94232 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 2 sec, 2.23 sec, 1345144 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0.00 sec, 8 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 2 sec, 2.23 sec, 1346264 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0.00 sec, 1120 KB, 0 KB
Checking Rule ElabSummary (Rule 92 of total 436) .... done (Time = 0.01s, Memory = -1128.0K)
Checking Rule ReportCheckDataSummary (Rule 93 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./spyglass-1/cdc/cdc_abstract/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating SGDC file "./spyglass-1/cdc/cdc_abstract/spyglass_spysch/constraint/pragma2Constraint.sgdc" from pragmas in HDL source files ....
 Generating WAIVER file "./spyglass-1/cdc/cdc_abstract/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 94 of total 436) Detected 1 top level design units: 
     NFC
 .... done (Time = 0.00s, Memory = 8.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 95 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 96 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 97 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 98 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 99 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 100 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 101 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset02 (Rule 102 of total 436) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset03 (Rule 103 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup03 (Rule 104 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 105 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 106 of total 436) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule Ac_multitop01 (Rule 107 of total 436) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule RtlDesignInfo (Rule 108 of total 436)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 1
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 13 65 4
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 5
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 19 259 17
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 10 0 0

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 1
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 0
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 65
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 0
 .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_sanity05 (Rule 109 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_sanity05 (Rule 110 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa (Rule 111 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupb (Rule 112 of total 436) .... done (Time = 0.00s, Memory = -1128.0K)
Checking Rule CheckCelldefine (Rule 113 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DumpBlockInterface (Rule 114 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 115 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 116 of total 436) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_waive27 (Rule 117 of total 436) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_waive29 (Rule 118 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_input03 (Rule 119 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_output04 (Rule 120 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops03a (Rule 121 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops03b (Rule 122 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops12 (Rule 123 of total 436) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_sync_cell11 (Rule 124 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _deltaDelay (Rule 125 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _deltaDelay (Rule 126 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit NFC
    Checking Rule AcOvlRtl (Rule 127 of total 436) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule AcOvlRtl (Rule 128 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit NFC
    Checking Rule Ac_setOvlDataInSynthesis (Rule 129 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_meta_design_hier01 (Rule 130 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM started: 2 sec, 2.75 sec, 1346160 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM started: 0 sec, 0.51 sec, -104 KB, 0 KB

INFO [235]    Restoring design database from directory './spyglass-1/.SG_SaveRestoreDB/autogenerated__default_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM completed: 2 sec, 2.75 sec, 1383208 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM completed: 0 sec, 0.00 sec, 37048 KB, 0 KB
     (Memory Used = 37048.0K(incr), 1383208.0K(tot), Cpu Time = 0.01s(incr))
Checking Rule InferBlackBox (Rule 131 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 0
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 0
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 0
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 0, 0
 SYNTH_5273          -            -            SynthesisError                Checking Rule checkCMD_mthresh (Rule 132 of total 436) .... done (Time = 0.00s, Memory = 48.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data started: 2 sec, 2.75 sec, 1384032 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data started: 0 sec, 0.00 sec, 824 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data completed: 2 sec, 2.75 sec, 1384064 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data completed: 0 sec, 0.00 sec, 32 KB, 0 KB
     (Memory Used = 48.0K(incr), 1384064.0K(tot), Cpu Time = 0.00s(incr))
Checking Rule SGDC_waive37 (Rule 133 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 95 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 134 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 2 sec, 2.80 sec, 1384064 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 0.05 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 2 sec, 2.80 sec, 1318392 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, 0.00 sec, -65672 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 2 sec, 2.80 sec, 1251096 KB, 3453556 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, 0.00 sec, -67296 KB, 0 KB
Checking Rule AnalyzeBBox (Rule 135 of total 436) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 93 of total 436) .... done (Time = 0.00s, Memory = 0.0K)

Applying user specified and internally generated waivers on violation database .... done (Time = 0.01s)

Generating data for Console...
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 3453556 KB for entire run at 'Elaboration finished' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 3587308 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 937892 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 3 sec, 2.90 sec, 1250472 KB, 3453552 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 1 sec, 0.10 sec, -624 KB, -4 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
	-allow_abstracted_clock_as_derived                 no                   no
	-allow_cascaded_cgc                                no                   no
	-allow_clock_on_output_port                        no                   no
	-allow_combo_logic                                 no                   no
	-allow_hier_virtual_qualifier                      no                   no
	-auto_model_seq_lib_pins                           no                   no
	-cdc_disable_sva                                   none                 none
	-cdc_dump_assertions                               none                 none
	-cdc_express                                       no                   no
	-check_clock_group_violations                      no                   no
	-check_clock_period_at_soc                         no                   no
	-check_effective_direction_of_inout_ports          no                   no
	-check_port_setup                                  input                input
	-clock_group_show_domain                           no                   no
	-clock_reduce_pessimism                            latch_en,mux_sel_derived,check_enable_for_glitch,ignore_same_domain latch_en,mux_sel_derived,check_enable_for_glitch
	-debug_proc                                        no                   no
	-disable_constr_gen_in_abstract_view               none                 none
	-disable_seq_clock_prop                            no                   no
	-enable_block_cfp                                  no                   no
	-enable_conv_check_at_soc                          no                   no
	-enable_depth_based_soc_check                      no                   no
	-enable_derived_reset                              yes                  yes
	-enable_virtual_diff_in_auto                       no                   no
	-fa_enable_quasi_static_sync                       no                   no
	-fa_hybrid_report_hier                             no                   no
	-filter_named_clocks                               rst,reset,scan,set   rst,reset,scan,set
	-filter_named_resets                               clk,clock,scan       clk,clock,scan
	-force_genclk_for_txv                              no                   no
	-formal_setup_rules_check                          no                   no
	-format_report                                     no                   no
	-generate_at_output                                no                   no
	-handle_combo_arc                                  yes                  no
	-ignore_bus_resets                                 yes                  yes
	-ignore_genclk_src_depth                           no                   no
	-ignore_latches                                    yes                  yes
	-ignore_qualifier_mismatch_rdc                     no                   no
	-infer_same_domain_on_bus                          no                   no
	-library_gen_clock_naming                          yes                  yes
	-master_clock_limit                                1000                 1000
	-netlist_clock_polarity                            yes                  yes
	-populate_comboelements_for_minmax_in_fromto       no                   no
	-post_clock_group_population                       no                   no
	-preserve_path                                     no                   no
	-prop_clock_thru_quasi_static                      no                   no
	-pt                                                yes                  yes
	-qualifier34_report_type                           src_qual             src_qual
	-report_abstract_module_coverage                   no                   no
	-report_clock_names_sgdc_qualifier10               yes                  yes
	-report_propagated_coverage                        yes                  yes
	-reset_info01_synchronized_derived_reset           no                   no
	-reset_reduce_pessimism                            same_data_reset_flop,remove_overlap filter_unused_synchronizer,same_data_reset_flop
	-rfp_reduced_sanity_violation                      no                   no
	-run_cells_in_cktree_rules                         no                   no
	-same_domain_at_gate                               no                   no
	-setup_port_reduce_pessimism                       none                 none
	-show_all_sdc_violations                           no                   no
	-show_sdc_progress                                 no                   no
	-side_logic_as_pass_through                        no                   no
	-sta_based_clock_relationship                      no                   no
	-suppress_sdc_violation_in_abstract                no                   no
	-tc_cache_empty_collections                        no                   no
	-tc_disable_caching                                no                   no
	-tc_ignored_commands                               unspecified          unspecified
	-tc_stop_parsing_ignored_commands                  no                   no
	-truncate_through                                  yes                  yes
	-unknown_lib_with_atleast_one_arc_defined_as_seq   no                   no
	-use_inferred_abstract_port                        yes                  no
	-use_inferred_clocks                               no                   no
	-use_inferred_resets                               no                   no
	-write_sdc                                         no                   no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 Setup_CGC                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Gen_clock01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_req01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_check03                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_resetcross_matrix01         clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_resetcross01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_rdc01                    clock-reset     No             - SETUP          -               
 Ar_glitch02          (Verilog) clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_pa_glitch05              clock-reset     No             - SETUP          -               
 Clock_glitch05                 clock-reset     No             - SETUP          -               
 Ac_punsync01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_psync01                     clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 checkUPF_existence             clock-reset     No             - VSTOPDU        -               
 UPF_lowpower14                 clock-reset     No             - FLATDU2_PRD_WL   -               
 UPF_lowpower14PR               clock-reset     No             - FLATDU2_PRD_WL   -               
 UPF_lowpower10                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower06                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower05                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower05PR               clock-reset     No             - VSTOPDU        -               
 UPF_lowpower04                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower03                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower02                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower01                 clock-reset     No             - VSTOPDU        -               
 Ac_blksgdc01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_quasi_static_validation03 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_quasi_static_validation02 clock-reset     No             - SETUP          -               
 SGDC_quasi_static_validation01 clock-reset     No             - SETUP          -               
 SGDC_define_reset_order_validation02 clock-reset     No             - SETUP          -               
 SGDC_define_reset_order_validation01 clock-reset     No             - SETUP          -               
 SGDC_reset_filter_path_validation02 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_reset_filter_path_validation01 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_cdc_false_path_validation01 clock-reset     No             - SETUP          -               
 SGDC_qualifier_validation02    clock-reset     No             - SETUP          -               
 SGDC_qualifier_validation01    clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation04 clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation03 clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation02 clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation01 clock-reset     No             - SETUP          -               
 SGDC_output_validation02       clock-reset     No             - SETUP          -               
 SGDC_output_validation01       clock-reset     No             - SETUP          -               
 SGDC_num_flops_validation02    clock-reset     No             - SETUP          -               
 SGDC_num_flops_validation01    clock-reset     No             - SETUP          -               
 SGDC_input_validation02        clock-reset     No             - SETUP          -               
 SGDC_input_validation01        clock-reset     No             - SETUP          -               
 SGDC_reset_validation04        clock-reset     No             - SETUP          -               
 SGDC_reset_validation03        clock-reset     No             - SETUP          -               
 SGDC_reset_validation02        clock-reset     No             - SETUP          -               
 SGDC_reset_validation01        clock-reset     No             - SETUP          -               
 SGDC_set_case_analysis_validation03 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_set_case_analysis_validation02 clock-reset     No             - SETUP          -               
 SGDC_set_case_analysis_validation01 clock-reset     No             - SETUP          -               
 SGDC_clock_domain_tag          clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_clock_domain_validation02 clock-reset     No             - SETUP          -               
 SGDC_clock_domain_validation01 clock-reset     No             - SETUP          -               
 SGDC_clock_validation02        clock-reset     No             - SETUP          -               
 SGDC_clock_validation01        clock-reset     No             - SETUP          -               
 SGDC_abstract_mapping01        clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_conn08_top                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_abstract_validation02       clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_port_combo_validation01     clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_port_data_validation01      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_abstract_validation01       clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 top_vs_block_val_prereq        clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_resetvalue01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_xclock01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch02                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clockperiod03               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clockperiod02               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clockperiod01               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch03                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_dynamic_conv01    (Verilog) clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_meta01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_datahold01a                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_fifo01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_handshake02                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_handshake01                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clock_relation01  (Verilog) clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc08                       clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01d                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01c                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01b                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01a                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv05                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv04                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv03                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv02                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync03b                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync03a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sanity04                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sanity03                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 PortTimeDelay        (VHDL   ) clock-reset     No             - RTLDULIST      -               
 NoClockCell                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_converge01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_converge01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_converge01               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 DeltaDelay03                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 DeltaDelay02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 DeltaDelay01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_delay02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_delay01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_repeater01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check10                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check06b                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check06a                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_overlap01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_check01            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_sync03                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_sync02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_sync01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncrstrtl01                clock-reset     No             - SETUP          -               
 Ar_syncrstpragma01             clock-reset     No             - SETUP          -               
 Ar_syncrstactive01             clock-reset     No             - SETUP          -               
 Ar_syncrstcombo01              clock-reset     No             - SETUP          -               
 Ar_syncrstload02               clock-reset     No             - SETUP          -               
 Ar_syncrstload01               clock-reset     No             - SETUP          -               
 Reset_check04                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check07                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check10                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info15                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncdeassert01              clock-reset     No             - SETUP          -               
 Ar_asyncdeassert01             clock-reset     No             - SETUP          -               
 Ar_sync01_nonconst             clock-reset     No             - SETUP          -               
 Ar_sync01                      clock-reset     No             - SETUP          -               
 Ar_unsync01                    clock-reset     No             - SETUP          -               
 Reset_sync04                   clock-reset     No             - SETUP          -               
 Reset_check12                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_glitch01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check06                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check05                  clock-reset     No             - VSDU           -               
 Clock_check02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_hier03                   clock-reset     No             - SETUP          -               
 Clock_hier02                   clock-reset     No             - SETUP          -               
 Clock_hier01                   clock-reset     No             - SETUP          -               
 Clock_check04                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check03                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_check03            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_check02            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check01        (Verilog) clock-reset     No             - VSDU           -               
 Reset_check03                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_info01             clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check05                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_glitch06                 clock-reset     No             - SETUP          -               
 Clock_glitch04                 clock-reset     No             - SETUP          -               
 Clock_glitch03                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_glitch02                 clock-reset     No             - SETUP          -               
 Clock_glitch01                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info17                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info07                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info06                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05d                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05c                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05b                  clock-reset     No             - SETUP          -               
 Clock_info05a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info16                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info05                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05                   clock-reset     No             - SETUP          -               
 Ar_syncrstTree                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync09                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync08a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync08                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync06a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync05a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync06                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync05                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info14                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info09d                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info09b                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info09a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check11                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check09                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_library02                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_library01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info18                   clock-reset     No             - SETUP          -               
 Ar_converge02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_crossing01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_cross_analysis01            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_domain_override01           clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sync02                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cross_analysis              clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sync01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch04                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_unsync02                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_unsync01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_coherency06                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Gen_diff01                     clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info03c                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info03b                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info03a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_cdc01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync02p                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_cdc_false_path04          clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clockmatrix01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncrst_assertion01         clock-reset     No             - SETUP          -               
 Ar_syncrst_setupcheck01        clock-reset     No             - SETUP          -               
 Reset_info09c                  clock-reset     No             - SETUP          -               
 Setup_clock02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_clock01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_topology01                  clock-reset     No             - VSTOPDU        -               
 SGDC_abstract_port27           clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_qualifier03b              clock-reset     No             - RTLDULIST      -               
 SGDC_qualifier02b              clock-reset     No             - RTLDULIST      -               
 Setup_quasi_static01           clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_inputoutput01             clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_exit01                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_report01                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_setOvlDataInSynthesis       clock-reset     Yes            0 ELABDU         -               
 Ac_svasetup01                  clock-reset     Yes            0 VSDULIST       -               
 SGDC_abstract_module07         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_module06         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_module05         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_module04         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_module02         clock-reset     Yes            0 SETUP          -               
 SGDC_abstract_module01         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer10      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer08      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer07      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_synchronizer06      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer05      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_synchronizer04      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer03      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_synchronizer02      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer01      clock-reset     Yes            0 SETUP          -               
 Setup_check02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_check01                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_license01                   clock-reset     Yes            0 SETUP          -               
 Ar_auxi01                      clock-reset     Yes            0 SETUP          -               
 Clock_glitch05_init            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_psetup01                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_psync_init                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_upfsetup01                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_upfsetup02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 LPwrRulesSetup                 clock-reset     Yes            0 VSTOPDU        -               
 UPF_lowpower08                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 UPF_lowpower08PR               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 LP_POWERDATA_INFO              clock-reset     Yes            0 VSTOPDU        -               
 LP_POWERDATA_READ              clock-reset     Yes            0 SETUP          -               
 LP_POWERDATA_CHECK             clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path_validation_Init clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Param_SCAValidation            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_multiple_virtual_clock01  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 AllowComboLogicSetup           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_abs01                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 AcOvlRtl             (VHDL   ) clock-reset     Yes            0 ELABDU         -               
 AcOvlRtl             (Verilog) clock-reset     Yes            0 ELABDU         -               
 _meta_delay01                  clock-reset     Yes            0 VSDULIST       -               
 _vhMeta01            (VHDL   ) clock-reset     Yes            0 VSDULIST       -               
 SGDC_meta_monitor_attributes01 clock-reset     Yes            0 SETUP          -               
 SGDC_meta_design_hier01        clock-reset     Yes            0 RTLTOPDU       -               
 Ac_conv03a                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_conv02a                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_conv01a                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_conv02setup01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_initstate01                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _glitch_init                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_define_transition01   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_sanity07                    clock-reset     Yes            0 SETUP          -               
 Ac_sanity06                    clock-reset     Yes            0 SETUP          -               
 Ac_sanity05          (VHDL   ) clock-reset     Yes            0 RTLDU          -               
 Ac_sanity05          (Verilog) clock-reset     Yes            0 RTLDU          -               
 Ac_sanity02                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_sanity01                    clock-reset     Yes            0 SETUP          -               
 _ac_Auxi01                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_init01                      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_multitop01                  clock-reset     Yes            0 RTLALLDULIST   -               
 Ac_initseq01                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_noclockcell_start01       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _deltaDelayNom                 clock-reset     Yes            0 VSDULIST       -               
 _deltaDelay          (Verilog) clock-reset     Yes            0 RTLDULIST      -               
 _deltaDelay          (VHDL   ) clock-reset     Yes            0 RTLDULIST      -               
 Reset_check08                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_repeater01                clock-reset     Yes            0 SETUP          -               
 Clock_check07                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_clockreset01             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Param_clockreset08             clock-reset     Yes            0 SETUP          -               
 Param_clockreset06             clock-reset     Yes            0 SETUP          -               
 Param_clockreset05             clock-reset     Yes            0 SETUP          -               
 Param_clockreset04             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Param_clockreset02             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clockreset02              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clockreset03              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncResetStyleRTL             clock-reset     Yes            0 VSDULIST       -               
 _constrCoverage                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ar_sync_init                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _clock_hier_rules              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_path_wrapper_module01 clock-reset     Yes            0 SETUP          -               
 _clkWrapModules                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_glitch_init              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_abstract01                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_blackbox01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_port01                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _reset_sync                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Propagate_Resets               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ar_Cross_Init                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _propagate_cdcAttrib           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clockmatrix01_Init             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_Sync_Init                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _auto_dom_abstraction          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _debugData                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 CDCSet_License01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo14                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo13                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo12                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo11                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_qualifier                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _synci                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_and                      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_gp                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_clock                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncg                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncd                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncdw                        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncUDfifo                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncfifo                      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _fifo01                        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 FalsePathSetup                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _resetPathCross                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncb                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncc                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path09          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path08          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path07          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path06          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path05          clock-reset     Yes            0 SETUP          -               
 SGDC_virtualclock03            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualclock_validation01 clock-reset     Yes            0 SETUP          -               
 Propagate_Clocks               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncreset_prop                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_sanity                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_sanity01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_generated_clock06         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Reset_prop                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_prop                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Pragma_setupb                  clock-reset     Yes            0 RTLDULIST      -               
 Pragma_setupa                  clock-reset     Yes            0 RTLDULIST      -               
 Clock_setup02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _abstract_port                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_setup01                  clock-reset     Yes            0 SETUP          -               
 Param_clockreset07             clock-reset     Yes            0 SETUP          -               
 SGDC_define_reset_order06      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order05      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order04      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order03      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order02      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path08b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path08a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path07c      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path07b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path07a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path06a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path05a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path04b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path04a      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path03c      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path03b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path03a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path02c      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path02b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path02a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path01       clock-reset     Yes            0 SETUP          -               
 SGDC_quasi_static_rdc05        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc04        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc03        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc02        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 QuasiStaticRdcSetup            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc01c       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc01b       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc01a       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 RFPSetup                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _repeaterCellInst              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncCellDelayedQualifier      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _rstSyncCellInst               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _ipblock                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _allowInst                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _portReten                     clock-reset     Yes            0 VSTOPDU        -               
 _portRetenClocknReset          clock-reset     Yes            0 VSTOPDU        -               
 Ac_qualifier_depth             clock-reset     Yes            0 VSTOPDU        -               
 SGDC_abstract_port28           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port25b          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port25a          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port24           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port23           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port25           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port20           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port19           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualreset01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualclock02            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualclock01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_allow_combo_logic02       clock-reset     Yes            0 VSTOPDU        -               
 SGDC_allow_combo_logic01       clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier31               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier30               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier29               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier28               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier27               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier26               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier25               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier24               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier34               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier23               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier22               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier21               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier20b              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier20a              clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier19c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier19b              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier19a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier18               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier17               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier16               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier15               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier14               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier13               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier12               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier11               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier10               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier09               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_validation_filter_path03  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_validation_filter_path02  clock-reset     Yes            0 SETUP          -               
 SGDC_validation_filter_path01  clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_waive07               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_waive06               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_waive05               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_waive04               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_waive03               clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_waive02               clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_waive01               clock-reset     Yes            0 SETUP          -               
 SignalTypeSetup                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 ResetSynchronizerSetup         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_same_domain_signals01     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 QualifierSetup                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier33d              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier33c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier33a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier32d              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier32c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier32a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier08               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier07               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier06               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier05               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier04               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier03d              clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier03c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier03a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier02c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier02a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier01               clock-reset     Yes            0 SETUP          -               
 SGDC_glitch_free_mux_cell01    clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell12               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell11               clock-reset     Yes            0 RTLDULIST      -               
 SyncCellSetup                  clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell11a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell10               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell09b              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell09a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell08b              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell08a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell07               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell06               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell05               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell04               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell03b              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell03a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell02d              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell02c              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell02b              clock-reset     Yes            0 VSTOPDU        -               
 SGDC_sync_cell02a              clock-reset     Yes            0 SETUP          -               
 SGDC_gray_signals03            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_gray_signals02            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_gray_signals01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 CheckClockRelationSetup        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation06c         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation06b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation06a         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation05b         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation05a         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation04b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation04a         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation03b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation03a         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation02c         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation02b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation02a         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation01c         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation01b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation01a         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_sgclkgroup04              clock-reset     Yes            0 SETUP          -               
 SGDC_sgclkgroup03              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_sgclkgroup02              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_sgclkgroup01              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_sense04             clock-reset     Yes            0 SETUP          -               
 SGDC_reset_sense01             clock-reset     Yes            0 SETUP          -               
 SGDC_clocksense04              clock-reset     Yes            0 SETUP          -               
 SGDC_clocksense03              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clocksense02              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clocksense01              clock-reset     Yes            0 SETUP          -               
 SGDC_numflops16                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops15                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops14                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops13                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops12                clock-reset     Yes            0 RTLDULIST      -               
 SGDC_numflops11                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops10                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops09                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops08                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops07                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops06                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops05                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops04                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops03d               clock-reset     Yes            0 SETUP          -               
 SGDC_numflops03c               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops03b               clock-reset     Yes            0 RTLDULIST      -               
 SGDC_numflops03a               clock-reset     Yes            0 RTLDULIST      -               
 SGDC_numflops01                clock-reset     Yes            0 SETUP          -               
 SGDC_porttimedelay01           clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_ignore_instance01 clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_ignore_module01 clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_stop_instance01 clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_stop_module01  clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_stop_signal01  clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_start02        clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_start01        clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell04             clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell03             clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell02             clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell01             clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_false_path03          clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_false_path02          clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_false_path01          clock-reset     Yes            0 SETUP          -               
 SGDC_output_not_used01         clock-reset     Yes            0 SETUP          -               
 SGDC_network_allowed_cells02   clock-reset     Yes            0 SETUP          -               
 SGDC_network_allowed_cells01   clock-reset     Yes            0 SETUP          -               
 SGDC_syncresetstyle01          clock-reset     Yes            0 SETUP          -               
 SGDC_signal_in_domain04        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_signal_in_domain03        clock-reset     Yes            0 SETUP          -               
 SGDC_signal_in_domain02        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_signal_in_domain01        clock-reset     Yes            0 SETUP          -               
 SGDC_quasi_static_style02      clock-reset     Yes            0 SETUP          -               
 SGDC_quasi_static_style01      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static01            clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock05         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock04         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock03         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock02         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock01         clock-reset     Yes            0 SETUP          -               
 SGDC_output03                  clock-reset     Yes            0 SETUP          -               
 SGDC_output04                  clock-reset     Yes            0 RTLDULIST      -               
 SGDC_output02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_output01                  clock-reset     Yes            0 SETUP          -               
 SGDC_input04                   clock-reset     Yes            0 SETUP          -               
 SGDC_input03                   clock-reset     Yes            0 RTLDULIST      -               
 SGDC_input02                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_input01                   clock-reset     Yes            0 SETUP          -               
 _cdc_save_license01            clock-reset     Yes            0 VSDULIST       -               
 checkCMD_mthresh               SpyGlass        Yes            1 SETUP          -               
 SYNTH_5273                     SpyGlass        Yes            1 SETUP          -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 ErrorAnalyzeBBox               SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            1 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      cdc/cdc_abstract
   Command-line read  :      0 error,      0 warning,      0 information message 
** Design Read        :      1 error,      0 warning,      3 information messages
      Found 1 top module:
         NFC   (file: ../src/NFC.v)

   Blackbox Resolution:      1 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   -------------------------------------------------------------------------------------
   Total              :      2 errors,     0 warning,      3 information messages

  Total Number of Generated Messages     :         5 (2 errors, 0 warning, 3 Infos)
  Number of Reported Messages            :         5 (2 errors, 0 warning, 3 Infos)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

Generating moresimple report from './spyglass-1/cdc/cdc_abstract/spyglass.vdb' to './spyglass-1/cdc/cdc_abstract/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/cdc/cdc_abstract/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/cdc/cdc_abstract/spyglass.vdb' to './spyglass-1/cdc/cdc_abstract/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating CDC-report report from './spyglass-1/cdc/cdc_abstract/spyglass.vdb' to './spyglass-1/cdc/cdc_abstract/spyglass_reports/CDC-report.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/cdc/cdc_abstract/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/cdc_cdc_abstract/'.


---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      cdc/cdc_abstract
   Top Module         :      NFC
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim/spyglass-1/consolidated_reports/cdc_cdc_abstract/ 

   SpyGlass LogFile: 
    /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim/spyglass-1/cdc/cdc_abstract/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:    CDC( Advance CDC - Block Abstraction )
     CDC-report.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         0 Fatals,    2 Errors,      0 Warnings,      3 Infos
---------------------------------------------------------------------------------------------------
   
   Technology Summary: CDC( Advance CDC - Block Abstraction )   
---------------------------------------------------------------------------------------------------
 
SpyGlass Exit Code 0 (Rule-checking completed with errors)
SpyGlass total run-time is 0:0:3 (3 secs)
SpyGlass total cpu-time is 3 secs
SpyGlass run completed at 02:22:09 AM on Feb 22 2021
