#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 16 19:09:51 2018
# Process ID: 7812
# Current directory: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1
# Command line: vivado.exe -log example_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_top.tcl
# Log file: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/example_top.vds
# Journal file: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source example_top.tcl -notrace
Command: synth_design -top example_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10064 
WARNING: [Synth 8-2507] parameter declaration becomes local in mig_7series_v4_0_init_mem_pattern_ctr with formal parameter declaration list [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:357]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 481.160 ; gain = 116.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'example_top' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/example_top.vhd:220]
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter DATA_MODE bound to: 4'b0010 
	Parameter TST_MEM_INSTR_MODE bound to: R_W_INSTR_MODE - type: string 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter BEGIN_ADDRESS bound to: 32'b00000000000000000000000000000000 
	Parameter END_ADDRESS bound to: 32'b00000000111111111111111111111111 
	Parameter PRBS_EADDR_MASK_POS bound to: 32'b11111111000000000000000000000000 
	Parameter CMD_WDT bound to: 32'b00000000000000000000001111111111 
	Parameter WR_WDT bound to: 32'b00000000000000000001111111111111 
	Parameter RD_WDT bound to: 32'b00000000000000000000001111111111 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ila_0' declared at 'D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/realtime/ila_0_stub.vhdl:5' bound to instance 'U_ila_0' of component 'ila_0' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/example_top.vhd:523]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/realtime/ila_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'M_DdrCtrl' declared at 'D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/realtime/M_DdrCtrl_stub.vhdl:5' bound to instance 'u_M_DdrCtrl' of component 'M_DdrCtrl' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/example_top.vhd:543]
INFO: [Synth 8-638] synthesizing module 'M_DdrCtrl' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/realtime/M_DdrCtrl_stub.vhdl:51]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter FAMILY bound to: VIRTEX7 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter TST_MEM_INSTR_MODE bound to: R_W_INSTR_MODE - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASK_SIZE bound to: 8 - type: integer 
	Parameter DATA_MODE bound to: 4'b0010 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 16777215 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter CMDS_GAP_DELAY bound to: 6'b000000 
	Parameter SEL_VICTIM_LINE bound to: 8 - type: integer 
	Parameter CMD_WDT bound to: 1023 - type: integer 
	Parameter WR_WDT bound to: 8191 - type: integer 
	Parameter RD_WDT bound to: 1023 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_0_traffic_gen_top' declared at 'D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v:78' bound to instance 'u_traffic_gen_top' of component 'mig_7series_v4_0_traffic_gen_top' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/example_top.vhd:599]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_traffic_gen_top' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter FAMILY bound to: VIRTEX7 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter TST_MEM_INSTR_MODE bound to: R_W_INSTR_MODE - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASK_SIZE bound to: 16 - type: integer 
	Parameter DATA_MODE bound to: 4'b0010 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 16777215 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter CMDS_GAP_DELAY bound to: 6'b000000 
	Parameter SEL_VICTIM_LINE bound to: 16 - type: integer 
	Parameter CMD_WDT bound to: 1023 - type: integer 
	Parameter WR_WDT bound to: 8191 - type: integer 
	Parameter RD_WDT bound to: 1023 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter ADDR_WIDTH_MASK bound to: 30'b000111111111111111111111111111 
	Parameter ADDR_WIDTH_MASK_1 bound to: 30'b001111111111111111111111111111 
	Parameter BEGIN_ADDRESS_MASK bound to: 0 - type: integer 
	Parameter END_ADDRESS_MASK bound to: 16777215 - type: integer 
	Parameter SHIFT_COUNT bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS_INT bound to: 0 - type: integer 
	Parameter END_ADDRESS_INT bound to: 16777215 - type: integer 
	Parameter TG_INIT_DATA_MODE bound to: 4'b0010 
	Parameter CMD_WDT_WIDTH bound to: 10 - type: integer 
	Parameter RD_WDT_WIDTH bound to: 10 - type: integer 
	Parameter WR_WDT_WIDTH bound to: 13 - type: integer 
	Parameter TG_FAMILY bound to: VIRTEX6 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_init_mem_pattern_ctr' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:87]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter TST_MEM_INSTR_MODE bound to: R_W_INSTR_MODE - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 16777215 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter CMD_SEED_VALUE bound to: 1447389059 - type: integer 
	Parameter DATA_SEED_VALUE bound to: 305419896 - type: integer 
	Parameter DATA_MODE bound to: 4'b0010 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter IDLE bound to: 8'b00000001 
	Parameter INIT_MEM_WRITE bound to: 8'b00000010 
	Parameter INIT_MEM_READ bound to: 8'b00000100 
	Parameter TEST_MEM bound to: 8'b00001000 
	Parameter SINGLE_STEP_WRITE bound to: 8'b00010000 
	Parameter SINGLE_STEP_READ bound to: 8'b00100000 
	Parameter CMP_ERROR bound to: 8'b01000000 
	Parameter SINGLE_CMD_WAIT bound to: 8'b10000000 
	Parameter BRAM_ADDR bound to: 3'b000 
	Parameter FIXED_ADDR bound to: 3'b001 
	Parameter PRBS_ADDR bound to: 3'b010 
	Parameter SEQUENTIAL_ADDR bound to: 3'b011 
	Parameter BRAM_INSTR_MODE bound to: 4'b0000 
	Parameter FIXED_INSTR_MODE bound to: 4'b0001 
	Parameter R_W_INSTR_MODE bound to: 4'b0010 
	Parameter RP_WP_INSTR_MODE bound to: 4'b0011 
	Parameter R_RP_W_WP_INSTR_MODE bound to: 4'b0100 
	Parameter R_RP_W_WP_REF_INSTR_MODE bound to: 4'b0101 
	Parameter BRAM_BL_MODE bound to: 2'b00 
	Parameter FIXED_BL_MODE bound to: 2'b01 
	Parameter PRBS_BL_MODE bound to: 2'b10 
	Parameter BRAM_DATAL_MODE bound to: 4'b0000 
	Parameter FIXED_DATA_MODE bound to: 4'b0001 
	Parameter ADDR_DATA_MODE bound to: 4'b0010 
	Parameter HAMMER_DATA_MODE bound to: 4'b0011 
	Parameter NEIGHBOR_DATA_MODE bound to: 4'b0100 
	Parameter WALKING1_DATA_MODE bound to: 4'b0101 
	Parameter WALKING0_DATA_MODE bound to: 4'b0110 
	Parameter PRBS_DATA_MODE bound to: 4'b0111 
	Parameter RD_INSTR bound to: 3'b001 
	Parameter RDP_INSTR bound to: 3'b011 
	Parameter WR_INSTR bound to: 3'b000 
	Parameter WRP_INSTR bound to: 3'b010 
	Parameter REFRESH_INSTR bound to: 3'b100 
	Parameter NOP_WR_INSTR bound to: 3'b101 
WARNING: [Synth 8-6014] Unused sequential element mode_load_d1_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:483]
WARNING: [Synth 8-6014] Unused sequential element mode_load_d2_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:485]
WARNING: [Synth 8-6014] Unused sequential element mode_load_d3_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:487]
WARNING: [Synth 8-6014] Unused sequential element mode_load_d4_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:489]
WARNING: [Synth 8-6014] Unused sequential element mode_load_d5_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:491]
WARNING: [Synth 8-6014] Unused sequential element mode_load_pulse_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:501]
WARNING: [Synth 8-6014] Unused sequential element Cout_b_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:844]
WARNING: [Synth 8-6014] Unused sequential element COuta_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:998]
WARNING: [Synth 8-6014] Unused sequential element pre_instr_switch_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:1046]
WARNING: [Synth 8-6014] Unused sequential element switch_instr_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:1100]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_init_mem_pattern_ctr' (1#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:87]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_traffic_gen' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CMP_DATA_PIPE_STAGES bound to: 0 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 0 - type: integer 
	Parameter PRBS_EADDR bound to: 16777215 - type: integer 
	Parameter PRBS_SADDR bound to: 0 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_read_data_path' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CMP_DATA_PIPE_STAGES bound to: 0 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 16 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter ER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_read_posted_fifo' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_posted_fifo.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_afifo' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DSIZE bound to: 42 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
	Parameter SYNC bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element COuta_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:158]
WARNING: [Synth 8-6014] Unused sequential element COutc_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:197]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_afifo' (2#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:69]
WARNING: [Synth 8-6014] Unused sequential element dfifo_has_enough_room_d1_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_posted_fifo.v:163]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_read_posted_fifo' (3#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_posted_fifo.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rd_data_gen' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_rd_data_gen.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 16 - type: integer 
	Parameter COLUMN_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_s7ven_data_gen' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:85]
	Parameter DMODE bound to: READ - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter COLUMN_WIDTH bound to: 10 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 16 - type: integer 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter TAPS_VALUE bound to: 8'b10001110 
	Parameter NUM_WIDTH bound to: 128 - type: integer 
	Parameter USER_BUS_DWIDTH bound to: 128 - type: integer 
	Parameter BRAM_DATAL_MODE bound to: 4'b0000 
	Parameter FIXED_DATA_MODE bound to: 4'b0001 
	Parameter ADDR_DATA_MODE bound to: 4'b0010 
	Parameter HAMMER_DATA_MODE bound to: 4'b0011 
	Parameter NEIGHBOR_DATA_MODE bound to: 4'b0100 
	Parameter WALKING1_DATA_MODE bound to: 4'b0101 
	Parameter WALKING0_DATA_MODE bound to: 4'b0110 
	Parameter PRBS_DATA_MODE bound to: 4'b0111 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_data_prbs_gen' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_data_prbs_gen.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter SEED_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_data_prbs_gen' (4#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_data_prbs_gen.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tg_prbs_gen' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 32 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tg_prbs_gen' (5#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_vio_init_pattern_bram' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_vio_init_pattern_bram.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_vio_init_pattern_bram.v:284]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_vio_init_pattern_bram' (6#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_vio_init_pattern_bram.v:70]
WARNING: [Synth 8-6014] Unused sequential element ADDRESS_PATTERN.COut_a_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:806]
WARNING: [Synth 8-6014] Unused sequential element PSUEDO_PRBS_PATTERN.m_addr_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:917]
INFO: [Synth 8-4471] merging register 'data_mode_rr_c_reg[3:0]' into 'data_mode_rr_a_reg[3:0]' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:308]
WARNING: [Synth 8-6014] Unused sequential element data_mode_rr_c_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:308]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_s7ven_data_gen' (7#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:85]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rd_data_gen' (8#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_rd_data_gen.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_afifo__parameterized0' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DSIZE bound to: 128 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
	Parameter SYNC bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element COuta_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:158]
WARNING: [Synth 8-6014] Unused sequential element COutc_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:197]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_afifo__parameterized0' (8#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:69]
WARNING: [Synth 8-6014] Unused sequential element gen_error_v7.dq_bit_error_r1_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:695]
WARNING: [Synth 8-6014] Unused sequential element gen_error_v7.dq_lane_error_r2_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:697]
WARNING: [Synth 8-6014] Unused sequential element gen_error_v7.COuta_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:737]
WARNING: [Synth 8-6014] Unused sequential element wait_bl_end_r1_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:245]
WARNING: [Synth 8-6014] Unused sequential element force_wrcmd_gen_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:254]
WARNING: [Synth 8-6014] Unused sequential element force_wrcmd_timeout_cnts_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:265]
WARNING: [Synth 8-6014] Unused sequential element wait_bl_end_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:275]
WARNING: [Synth 8-6014] Unused sequential element v6_data_cmp_valid_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:421]
WARNING: [Synth 8-6014] Unused sequential element cmp_data_en_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:425]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_read_data_path' (9#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_write_data_path' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_write_data_path.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 16 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_wr_data_gen' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_wr_data_gen.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter MODE bound to: WR - type: string 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 16 - type: integer 
	Parameter COLUMN_WIDTH bound to: 10 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_s7ven_data_gen__parameterized0' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:85]
	Parameter DMODE bound to: WRITE - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter COLUMN_WIDTH bound to: 10 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 16 - type: integer 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter TAPS_VALUE bound to: 8'b10001110 
	Parameter NUM_WIDTH bound to: 128 - type: integer 
	Parameter USER_BUS_DWIDTH bound to: 128 - type: integer 
	Parameter BRAM_DATAL_MODE bound to: 4'b0000 
	Parameter FIXED_DATA_MODE bound to: 4'b0001 
	Parameter ADDR_DATA_MODE bound to: 4'b0010 
	Parameter HAMMER_DATA_MODE bound to: 4'b0011 
	Parameter NEIGHBOR_DATA_MODE bound to: 4'b0100 
	Parameter WALKING1_DATA_MODE bound to: 4'b0101 
	Parameter WALKING0_DATA_MODE bound to: 4'b0110 
	Parameter PRBS_DATA_MODE bound to: 4'b0111 
WARNING: [Synth 8-6014] Unused sequential element ADDRESS_PATTERN.COut_a_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:806]
WARNING: [Synth 8-6014] Unused sequential element PSUEDO_PRBS_PATTERN.m_addr_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:917]
INFO: [Synth 8-4471] merging register 'data_mode_rr_c_reg[3:0]' into 'data_mode_rr_a_reg[3:0]' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:308]
WARNING: [Synth 8-6014] Unused sequential element data_mode_rr_c_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:308]
INFO: [Synth 8-4471] merging register 'user_burst_cnt_larger_bram_reg' into 'wr_ubr.user_burst_cnt_larger_1_r_reg' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:469]
WARNING: [Synth 8-6014] Unused sequential element user_burst_cnt_larger_bram_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:469]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_s7ven_data_gen__parameterized0' (9#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:85]
WARNING: [Synth 8-6014] Unused sequential element data_wr_end_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_wr_data_gen.v:184]
WARNING: [Synth 8-6014] Unused sequential element cmd_startF_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_wr_data_gen.v:205]
WARNING: [Synth 8-6014] Unused sequential element cmd_rdyF_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_wr_data_gen.v:354]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_wr_data_gen' (10#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_wr_data_gen.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_write_data_path' (11#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_write_data_path.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_cmd_gen' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:101]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter PIPE_STAGES bound to: 0 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 0 - type: integer 
	Parameter PRBS_EADDR bound to: 16777215 - type: integer 
	Parameter PRBS_SADDR bound to: 0 - type: integer 
	Parameter PRBS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_PRBS_WIDTH bound to: 16 - type: integer 
	Parameter BL_PRBS_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DATAL_MODE bound to: 4'b0000 
	Parameter FIXED_DATA_MODE bound to: 4'b0001 
	Parameter ADDR_DATA_MODE bound to: 4'b0010 
	Parameter HAMMER_DATA_MODE bound to: 4'b0011 
	Parameter NEIGHBOR_DATA_MODE bound to: 4'b0100 
	Parameter WALKING1_DATA_MODE bound to: 4'b0101 
	Parameter WALKING0_DATA_MODE bound to: 4'b0110 
	Parameter PRBS_DATA_MODE bound to: 4'b0111 
	Parameter DWIDTH_BY_8 bound to: 16 - type: integer 
	Parameter LOGB2_MEM_BURST_INT bound to: 3 - type: integer 
	Parameter BRAM_ADDR bound to: 2'b00 
	Parameter FIXED_ADDR bound to: 2'b01 
	Parameter PRBS_ADDR bound to: 2'b10 
	Parameter SEQUENTIAL_ADDR bound to: 2'b11 
	Parameter MEM_BURST_INT bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_cmd_prbs_gen' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter PRBS_CMD bound to: ADDRESS - type: string 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter SEED_WIDTH bound to: 32 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 0 - type: integer 
	Parameter PRBS_EADDR bound to: 16777215 - type: integer 
	Parameter PRBS_SADDR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_cmd_prbs_gen' (12#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_cmd_prbs_gen__parameterized0' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: SPARTAN6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter PRBS_CMD bound to: INSTR - type: string 
	Parameter PRBS_WIDTH bound to: 20 - type: integer 
	Parameter SEED_WIDTH bound to: 15 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 8192 - type: integer 
	Parameter PRBS_SADDR bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_cmd_prbs_gen__parameterized0' (12#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_cmd_prbs_gen__parameterized1' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: SPARTAN6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter PRBS_CMD bound to: INSTR - type: string 
	Parameter PRBS_WIDTH bound to: 20 - type: integer 
	Parameter SEED_WIDTH bound to: 15 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 8192 - type: integer 
	Parameter PRBS_SADDR bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_cmd_prbs_gen__parameterized1' (12#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_cmd_prbs_gen__parameterized2' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter PRBS_CMD bound to: BLEN - type: string 
	Parameter PRBS_WIDTH bound to: 20 - type: integer 
	Parameter SEED_WIDTH bound to: 15 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 8192 - type: integer 
	Parameter PRBS_SADDR bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_cmd_prbs_gen__parameterized2' (12#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v:71]
WARNING: [Synth 8-6014] Unused sequential element seq_addr_gen.COut_c_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1239]
WARNING: [Synth 8-6014] Unused sequential element bl_out_clk_en_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:486]
WARNING: [Synth 8-6014] Unused sequential element bl_out_vld_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:488]
WARNING: [Synth 8-6014] Unused sequential element force_wrcmd_gen_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:670]
WARNING: [Synth 8-6014] Unused sequential element instr_vld_dly1_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:816]
WARNING: [Synth 8-6014] Unused sequential element rd_data_counts_asked_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:828]
WARNING: [Synth 8-6014] Unused sequential element COutA_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:834]
WARNING: [Synth 8-6014] Unused sequential element rd_data_received_counts_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:852]
WARNING: [Synth 8-6014] Unused sequential element buf_avail_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:876]
WARNING: [Synth 8-6014] Unused sequential element n_gen_write_only_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1258]
WARNING: [Synth 8-6014] Unused sequential element refresh_timer_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1384]
WARNING: [Synth 8-6014] Unused sequential element refresh_cmd_en_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1397]
WARNING: [Synth 8-6014] Unused sequential element bl_out_reg_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1634]
INFO: [Synth 8-4471] merging register 'cmd_vld_reg' into 'instr_vld_reg' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:522]
WARNING: [Synth 8-6014] Unused sequential element cmd_vld_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:522]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_cmd_gen' (13#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:101]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_flow_vcontrol' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter NUM_DQ_PINS bound to: 16 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter READY bound to: 4'b0001 
	Parameter READ bound to: 4'b0010 
	Parameter WRITE bound to: 4'b0100 
	Parameter CMD_WAIT bound to: 4'b1000 
	Parameter RD bound to: 3'b001 
	Parameter RDP bound to: 3'b011 
	Parameter WR bound to: 3'b000 
	Parameter WRP bound to: 3'b010 
	Parameter REFRESH bound to: 3'b100 
	Parameter NOP bound to: 3'b101 
WARNING: [Synth 8-6014] Unused sequential element cmd_en_r2_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:208]
WARNING: [Synth 8-6014] Unused sequential element COuta_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:267]
INFO: [Synth 8-4471] merging register 'cmd_rdy_o_reg' into 'push_cmd_r_reg' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:190]
INFO: [Synth 8-4471] merging register 'wdp_validB_o_reg' into 'wdp_valid_o_reg' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:280]
INFO: [Synth 8-4471] merging register 'wdp_validC_o_reg' into 'wdp_valid_o_reg' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_rdy_o_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:190]
WARNING: [Synth 8-6014] Unused sequential element wdp_validB_o_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:280]
WARNING: [Synth 8-6014] Unused sequential element wdp_validC_o_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:281]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_flow_vcontrol' (14#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tg_status' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_status.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tg_status' (15#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_status.v:70]
WARNING: [Synth 8-6014] Unused sequential element COutc_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:429]
WARNING: [Synth 8-6014] Unused sequential element COutd_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:438]
INFO: [Synth 8-4471] merging register 'data_mode_r_b_reg[3:0]' into 'data_mode_r_a_reg[3:0]' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:395]
INFO: [Synth 8-4471] merging register 'data_mode_r_c_reg[3:0]' into 'data_mode_r_a_reg[3:0]' [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:396]
WARNING: [Synth 8-6014] Unused sequential element data_mode_r_b_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:395]
WARNING: [Synth 8-6014] Unused sequential element data_mode_r_c_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_traffic_gen' (16#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:81]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_traffic_gen_top' (17#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v:78]
WARNING: [Synth 8-3848] Net manual_clear_error in module/entity example_top does not have driver. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/example_top.vhd:467]
INFO: [Synth 8-256] done synthesizing module 'example_top' (18#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/example_top.vhd:220]
WARNING: [Synth 8-3331] design mig_7series_v4_0_memc_flow_vcontrol has unconnected port mcb_wr_full_i
WARNING: [Synth 8-3331] design mig_7series_v4_0_memc_flow_vcontrol has unconnected port mcb_wr_en_i
WARNING: [Synth 8-3331] design mig_7series_v4_0_cmd_gen has unconnected port rst_i[9]
WARNING: [Synth 8-3331] design mig_7series_v4_0_cmd_gen has unconnected port rst_i[8]
WARNING: [Synth 8-3331] design mig_7series_v4_0_cmd_gen has unconnected port rst_i[7]
WARNING: [Synth 8-3331] design mig_7series_v4_0_cmd_gen has unconnected port rst_i[5]
WARNING: [Synth 8-3331] design mig_7series_v4_0_cmd_gen has unconnected port reading_rd_data_i
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[31]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[30]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[29]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[28]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[27]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[26]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[25]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[24]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[23]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[22]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[21]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[20]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[19]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[18]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[17]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[16]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[15]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[14]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[13]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[12]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[11]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[10]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[8]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[7]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[6]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[5]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[4]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[3]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_vio_init_pattern_bram has unconnected port cmd_addr[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[31]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[30]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[29]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[28]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[27]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[26]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[25]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[24]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[23]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[22]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[21]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[20]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[19]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[18]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[17]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[16]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[15]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[14]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[13]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[12]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[11]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[10]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[9]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[8]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[7]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[6]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[5]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[4]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[3]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen__parameterized0 has unconnected port prbs_fseed_i[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_wr_data_gen has unconnected port rst_i[4]
WARNING: [Synth 8-3331] design mig_7series_v4_0_wr_data_gen has unconnected port rst_i[3]
WARNING: [Synth 8-3331] design mig_7series_v4_0_wr_data_gen has unconnected port rst_i[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_wr_data_gen has unconnected port memc_cmd_full_i
WARNING: [Synth 8-3331] design mig_7series_v4_0_write_data_path has unconnected port rst_i[4]
WARNING: [Synth 8-3331] design mig_7series_v4_0_write_data_path has unconnected port rst_i[3]
WARNING: [Synth 8-3331] design mig_7series_v4_0_write_data_path has unconnected port rst_i[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_write_data_path has unconnected port rst_i[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_write_data_path has unconnected port rst_i[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[31]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[30]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[29]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[28]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[27]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[26]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[25]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[24]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[23]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[22]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[21]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[20]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[19]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[18]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[17]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[16]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[15]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[14]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[13]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[12]
WARNING: [Synth 8-3331] design mig_7series_v4_0_s7ven_data_gen has unconnected port prbs_fseed_i[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 542.770 ; gain = 177.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_traffic_gen_top:manual_clear_error to constant 0 [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/example_top.vhd:599]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 542.770 ; gain = 177.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc] for cell 'u_M_DdrCtrl'
Finished Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc] for cell 'u_M_DdrCtrl'
Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp3/ila_0_in_context.xdc] for cell 'U_ila_0'
Finished Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp3/ila_0_in_context.xdc] for cell 'U_ila_0'
Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}'. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:384]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}'. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:384]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:388]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}'. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:392]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]'. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:392]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}'. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:394]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:394]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:395]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}'. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc:399]
Finished Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/example_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 958.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/.Xil/Vivado-7812-DESKTOP-RG1BP8Q/dcp2/M_DdrCtrl_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc, line 27).
Applied set_property DONT_TOUCH = true for U_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_M_DdrCtrl. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'mig_7series_v4_0_init_mem_pattern_ctr'
INFO: [Synth 8-5546] ROM "run_traffic" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element current_address_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:837]
WARNING: [Synth 8-6014] Unused sequential element write_read_counter_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:1327]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:152]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_cp_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:141]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:128]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_cp_reg_rep was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:141]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_cp_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:141]
INFO: [Synth 8-5544] ROM "wait_done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rd_data_counts_asked_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_posted_fifo.v:175]
WARNING: [Synth 8-6014] Unused sequential element rd_data_received_counts_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_posted_fifo.v:199]
INFO: [Synth 8-5546] ROM "reseed_prbs_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
INFO: [Synth 8-5544] ROM "w1data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "user_burst_cnt_larger_1_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "user_bl_cnt_is_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_burst_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prefetch" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:152]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_cp_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:141]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:128]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_cp_reg_rep was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:141]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_cp_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v:141]
WARNING: [Synth 8-6014] Unused sequential element gen_error_v7.error_addr_r1_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v:710]
INFO: [Synth 8-5544] ROM "w1data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ADDRESS_PATTERN.acounts_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v:788]
INFO: [Synth 8-5546] ROM "user_burst_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_rdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1601]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1601]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1601]
WARNING: [Synth 8-6014] Unused sequential element force_rd_counts_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1350]
WARNING: [Synth 8-3936] Found unconnected internal register 'cmd_reg_reg' and it is trimmed from '3' to '1' bits. [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:292]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'mig_7series_v4_0_memc_flow_vcontrol'
INFO: [Synth 8-5544] ROM "addr_INC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "goahead" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element commands_delay_counters_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v:169]
WARNING: [Synth 8-6014] Unused sequential element wr_data_counts_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:427]
WARNING: [Synth 8-6014] Unused sequential element rd_data_counts_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v:436]
INFO: [Synth 8-5546] ROM "rst_remem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wr_cmd_cnt_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v:515]
WARNING: [Synth 8-6014] Unused sequential element dat_cmd_cnt_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v:523]
WARNING: [Synth 8-6014] Unused sequential element cmd_wdt_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v:544]
WARNING: [Synth 8-6014] Unused sequential element rd_wdt_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v:558]
WARNING: [Synth 8-6014] Unused sequential element wr_wdt_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v:570]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 38    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 140   
	   3 Input      1 Bit         XORs := 128   
	   4 Input      1 Bit         XORs := 96    
+---Registers : 
	              320 Bit    Registers := 1     
	              128 Bit    Registers := 9     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 27    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 36    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 283   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              672 Bit         RAMs := 1     
	              128 Bit         RAMs := 8     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    127 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 1     
	   3 Input     45 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     20 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 16    
	   9 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 99    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
	   3 Input      4 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 13    
	   6 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 151   
	   9 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mig_7series_v4_0_init_mem_pattern_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   9 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_afifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              672 Bit         RAMs := 1     
Module mig_7series_v4_0_read_posted_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_data_prbs_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_vio_init_pattern_bram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---RAMs : 
	              128 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_tg_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_s7ven_data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_rd_data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_afifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module mig_7series_v4_0_read_data_path 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 25    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 147   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_s7ven_data_gen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_wr_data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module mig_7series_v4_0_cmd_prbs_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_cmd_prbs_gen__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_cmd_prbs_gen__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_cmd_prbs_gen__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_cmd_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     46 Bit        Muxes := 1     
	   3 Input     45 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_memc_flow_vcontrol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_tg_status 
Detailed RTL Component Info : 
+---Registers : 
	              320 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_memc_traffic_gen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_traffic_gen_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "run_traffic" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_read_counter_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:1327]
WARNING: [Synth 8-6014] Unused sequential element current_address_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v:837]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v:142]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "user_burst_cnt_larger_1_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v:1601]
INFO: [Synth 8-5546] ROM "RD_PATH.read_data_path/rd_datagen/user_bl_cnt_is_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WR_PATH.write_data_path/wr_data_gen/cmd_rdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[2]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[4]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[5]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[6] )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[7]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[8]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[9]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[10] )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[11]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[12]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/slow_write_read_button_r1_reg )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[6]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[7]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[4]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[5]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[2]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[3]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[0]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[1]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[14]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[15]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[12]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[13]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[10]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[11]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[8]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[9]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[22]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[23]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[20]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[21]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[18]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[19]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[16]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[17]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[30]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[31]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\vio_init_pattern_bram/wr_en_reg )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/tg_st_addr_o_reg[9]' (FDE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/cmd_addr_r9_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[28]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[29]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[26]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[27]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[24]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/hdata_reg[25]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/hdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[13]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/bl_mode_sel_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/bl_mode_sel_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[14]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/wdatamask_ripplecnt_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_data_mode_value_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_data_mode_value_reg[1]' (FDSE) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_addr_mode_value_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_data_mode_value_reg[2]' (FDRE) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_addr_mode_value_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_data_mode_value_reg[3]' (FDRE) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_addr_mode_value_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[0]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[1]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[2]' (FD) to 'u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/addr_mode_o_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[0]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[1]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[2]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[3]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/data_mode_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[4]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[5]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[6]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[7]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[8]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[9]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/INC_COUNTS_V.INC_COUNTS_reg[10]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/fix_bl_value_reg[8]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/fix_bl_value_reg[9]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/fix_bl_value_reg[7]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/fix_bl_value_reg[5]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/fix_bl_value_reg[2]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/fix_bl_value_reg[1]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/fix_bl_value_reg[0]' (FD) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/bram_mode_enable_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_addr_mode_value_reg[1]' (FDSE) to 'u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_addr_mode_value_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_addr_mode_value_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_addr_mode_value_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[54]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[48]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[55]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[49]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[48]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[49]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[51]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[50]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[52]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[51]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[53]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[52]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[53]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[62]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[63]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[56]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[57]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[58]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[59]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[60]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[38]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[61]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[38]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[39]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[32]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[33]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[34]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[35]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[36]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[37]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[46]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[47]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[41]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[40]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[41]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[42]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[43]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[45]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[44]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[127]'
INFO: [Synth 8-3886] merging instance 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[45]' (FDRE) to 'u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/calib_data64.calib_data_reg[121]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\calib_data64.calib_data_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/data_mode_sel_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\cal_blout_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/commands_delay_counters0_inferred__0 /\memc_control/commands_delay_counters_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/commands_delay_counters0_inferred__0 /\memc_control/commands_delay_counters_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/commands_delay_counters0_inferred__0 /\memc_control/commands_delay_counters_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/commands_delay_counters0_inferred__0 /\memc_control/commands_delay_counters_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/commands_delay_counters0_inferred__0 /\memc_control/commands_delay_counters_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/commands_delay_counters0_inferred__0 /\memc_control/commands_delay_counters_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/rst_remem_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\vio_init_pattern_bram/wr_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/data_mode_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/data_mode_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\end_addr_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\instr_mode_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/goahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\pipe_data_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/addr_INC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/addr_INC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/addr_INC_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\wdatamask_ripplecnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\wdatamask_ripplecnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\wdatamask_ripplecnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\wdatamask_ripplecnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\wdatamask_ripplecnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\hdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\calib_data64.calib_data_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\hdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\wdatamask_ripplecnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/single_read_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/single_instr_run_trarric_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/fix_bl_value_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\bl_mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\bl_mode_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/end_boundary_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\bl_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\pipe_data_in_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\data_mode_r_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\data_mode_r_a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\data_mode_r_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\data_mode_r_a_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\pipe_data_in_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\data_mode_rr_a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\data_mode_rr_a_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/end_boundary_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_init_mem_pattern_ctr/end_boundary_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\bl_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /u_c_gen/\pipe_data_in_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\memc_control/addr_INC_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\data_mode_rr_a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen /\data_mode_rr_a_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\vio_init_pattern_bram/rd_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_traffic_gen_top/u_memc_traffic_gen /\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /vio_init_pattern_brami_1/\vio_init_pattern_bram/rd_addr_reg_rep[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/write_read_counter_reg[8]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/write_read_counter_reg[7]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/write_read_counter_reg[6]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/write_read_counter_reg[5]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/write_read_counter_reg[4]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/write_read_counter_reg[3]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/write_read_counter_reg[2]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/write_read_counter_reg[1]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/write_read_counter_reg[0]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/toggle_start_stop_write_read_reg) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/single_read_r2_reg) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_data_mode_value_reg[0]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/data_mode_sel_reg[0]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[1]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[2]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/single_instr_run_trarric_reg) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/addr_mode_o_reg[2]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/bl_mode_sel_reg[1]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/bl_mode_sel_reg[0]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_addr_mode_value_reg[0]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/syn1_vio_addr_mode_value_reg[2]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/end_boundary_addr_reg[24]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (u_traffic_gen_top/u_init_mem_pattern_ctr/end_boundary_addr_reg[23]) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[32]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[31]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[30]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[29]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[28]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[27]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[26]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[25]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[24]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[23]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[22]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[21]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[20]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[19]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[18]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[17]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[16]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[15]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[14]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[13]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[12]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[11]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[10]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[9]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[8]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[7]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[6]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[5]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[4]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[2]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (PSUEDO_PRBS_PATTERN.data_prbs_gen/lfsr_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[2]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[1]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[0]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[2]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[1]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[0]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[2]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[1]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[0]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[2]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[1]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg_rep[0]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/wr_addr_reg[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/wr_addr_reg[2]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/wr_addr_reg[1]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/wr_addr_reg[0]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/bram_rd_valid_o_reg) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/rd_addr_reg[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/mode_load_r1_reg) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/mode_load_r2_reg) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/init_write_reg) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (vio_init_pattern_bram/wr_en_reg) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/sample_cnt_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/sample_cnt_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/sample_cnt_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/sample_cnt_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/sample_cnt_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_reg[7]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_reg[6]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_reg[5]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[0].u_data_prbs_gen/lfsr_reg_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[1].u_data_prbs_gen/sample_cnt_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[1].u_data_prbs_gen/sample_cnt_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[1].u_data_prbs_gen/sample_cnt_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[1].u_data_prbs_gen/sample_cnt_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (gen_prbs_modules[1].u_data_prbs_gen/sample_cnt_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_s7ven_data_gen.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                            | RTL Object                                             | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+
|\u_traffic_gen_top/u_memc_traffic_gen  | RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg | Implied   | 16 x 42              | RAM32M x 7   | 
+---------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_M_DdrCtrl/ui_clk' to pin 'u_M_DdrCtrl/bbstub_ui_clk/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_p'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                            | RTL Object                                             | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+
|\u_traffic_gen_top/u_memc_traffic_gen  | RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg | Implied   | 16 x 42              | RAM32M x 7   | 
+---------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
|2     |M_DdrCtrl     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |M_DdrCtrl_bbox_1 |     1|
|2     |ila_0_bbox_0     |     1|
|3     |CARRY4           |    72|
|4     |LUT1             |    21|
|5     |LUT2             |   179|
|6     |LUT3             |    72|
|7     |LUT4             |    50|
|8     |LUT5             |    80|
|9     |LUT6             |   174|
|10    |RAM32M           |     7|
|11    |FDRE             |   420|
|12    |FDSE             |    17|
|13    |IBUF             |     1|
|14    |OBUF             |     2|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------+------------------------------------------------+------+
|      |Instance                                          |Module                                          |Cells |
+------+--------------------------------------------------+------------------------------------------------+------+
|1     |top                                               |                                                |  1274|
|2     |  u_traffic_gen_top                               |mig_7series_v4_0_traffic_gen_top                |  1092|
|3     |    u_init_mem_pattern_ctr                        |mig_7series_v4_0_init_mem_pattern_ctr           |   119|
|4     |    u_memc_traffic_gen                            |mig_7series_v4_0_memc_traffic_gen               |   959|
|5     |      \RD_PATH.read_data_path                     |mig_7series_v4_0_read_data_path                 |   330|
|6     |        rd_datagen                                |mig_7series_v4_0_rd_data_gen                    |   158|
|7     |          s7ven_data_gen                          |mig_7series_v4_0_s7ven_data_gen                 |   123|
|8     |            \gen_prbs_modules[0].u_data_prbs_gen  |mig_7series_v4_0_tg_prbs_gen                    |    23|
|9     |        read_postedfifo                           |mig_7series_v4_0_read_posted_fifo               |   130|
|10    |          rd_fifo                                 |mig_7series_v4_0_afifo                          |    72|
|11    |      \WR_PATH.write_data_path                    |mig_7series_v4_0_write_data_path                |   119|
|12    |        wr_data_gen                               |mig_7series_v4_0_wr_data_gen                    |   119|
|13    |          s7ven_data_gen                          |mig_7series_v4_0_s7ven_data_gen__parameterized0 |    75|
|14    |            vio_init_pattern_bram                 |mig_7series_v4_0_vio_init_pattern_bram          |     2|
|15    |      memc_control                                |mig_7series_v4_0_memc_flow_vcontrol             |   167|
|16    |      tg_status                                   |mig_7series_v4_0_tg_status                      |     3|
|17    |      u_c_gen                                     |mig_7series_v4_0_cmd_gen                        |   339|
|18    |        \gen_prbs_instr.instr_prbs_gen_a          |mig_7series_v4_0_cmd_prbs_gen__parameterized0   |    22|
+------+--------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 958.027 ; gain = 592.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3226 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 958.027 ; gain = 177.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 958.027 ; gain = 592.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
304 Infos, 317 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 958.027 ; gain = 594.652
INFO: [Common 17-1381] The checkpoint 'D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr/M_Ddr.runs/synth_1/example_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file example_top_utilization_synth.rpt -pb example_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.154 . Memory (MB): peak = 958.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 16 19:10:57 2018...
