
26. Printing statistics.

=== rr_4x4_13 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder6_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_21x21_9 ===

   Number of wires:                 16
   Number of wire bits:            317
   Number of public wires:          16
   Number of public wire bits:     317
   Number of ports:                  3
   Number of port bits:             84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_17_17                        1
     NR_17_4                         1
     NR_4_17                         1
     customAdder21_0                 1
     customAdder38_16                1
     rr_4x4_13                       1

   Area for cell type \NR_4_17 is unknown!
   Area for cell type \NR_17_17 is unknown!
   Area for cell type \NR_17_4 is unknown!
   Area for cell type \customAdder21_0 is unknown!
   Area for cell type \customAdder38_16 is unknown!
   Area for cell type \rr_4x4_13 is unknown!

=== rr_24x24_8 ===

   Number of wires:                 16
   Number of wire bits:            362
   Number of public wires:          16
   Number of public wire bits:     362
   Number of ports:                  3
   Number of port bits:             96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_21_3                         1
     NR_3_21                         1
     NR_3_3                          1
     customAdder24_0                 1
     customAdder45_20                1
     rr_21x21_9                      1

   Area for cell type \NR_3_21 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_21_3 is unknown!
   Area for cell type \customAdder24_0 is unknown!
   Area for cell type \customAdder45_20 is unknown!
   Area for cell type \rr_21x21_9 is unknown!

=== rr_29x29_4 ===

   Number of wires:                 16
   Number of wire bits:            437
   Number of public wires:          16
   Number of public wire bits:     437
   Number of ports:                  3
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_24_5                         1
     NR_5_24                         1
     NR_5_5                          1
     customAdder29_0                 1
     customAdder34_4                 1
     rr_24x24_8                      1

   Area for cell type \NR_5_5 is unknown!
   Area for cell type \NR_24_5 is unknown!
   Area for cell type \NR_5_24 is unknown!
   Area for cell type \customAdder34_4 is unknown!
   Area for cell type \customAdder29_0 is unknown!
   Area for cell type \rr_24x24_8 is unknown!

=== multiplier32bit_27 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_29_3                         1
     NR_3_29                         1
     NR_3_3                          1
     customAdder32_0                 1
     customAdder35_2                 1
     rr_29x29_4                      1

   Area for cell type \NR_3_29 is unknown!
   Area for cell type \NR_29_3 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder35_2 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \rr_29x29_4 is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder29_0 ===

   Number of wires:                  3
   Number of wire bits:             88
   Number of public wires:           3
   Number of public wire bits:      88
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder29bit      1

   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder38_16 ===

   Number of wires:                  3
   Number of wire bits:             99
   Number of public wires:           3
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder38bit      1

   Area for cell type \unsignedBrentKungAdder38bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder35_2 ===

   Number of wires:                  3
   Number of wire bits:            104
   Number of public wires:           3
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:            104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder35bit      1

   Area for cell type \unsignedBrentKungAdder35bit is unknown!

=== unsignedBrentKungAdder29bit ===

   Number of wires:                159
   Number of wire bits:            244
   Number of public wires:         159
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     BitwisePG                      29
     BlackCell                      21
     GrayCell                       28
     XorGate                        28

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder34_4 ===

   Number of wires:                  3
   Number of wire bits:             99
   Number of public wires:           3
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder34bit      1

   Area for cell type \unsignedBrentKungAdder34bit is unknown!

=== unsignedBrentKungAdder38bit ===

   Number of wires:                193
   Number of wire bits:            305
   Number of public wires:         193
   Number of public wire bits:     305
   Number of ports:                  3
   Number of port bits:            115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     BitwisePG                      38
     BlackCell                      30
     GrayCell                       37
     XorGate                        37

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder45_20 ===

   Number of wires:                  3
   Number of wire bits:            116
   Number of public wires:           3
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder45bit      1

   Area for cell type \unsignedBrentKungAdder45bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder35bit ===

   Number of wires:                175
   Number of wire bits:            278
   Number of public wires:         175
   Number of public wire bits:     278
   Number of ports:                  3
   Number of port bits:            106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     BitwisePG                      35
     BlackCell                      27
     GrayCell                       34
     XorGate                        34

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder21_0 ===

   Number of wires:                  3
   Number of wire bits:             64
   Number of public wires:           3
   Number of public wire bits:      64
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder21bit      1

   Area for cell type \unsignedBrentKungAdder21bit is unknown!

=== unsignedBrentKungAdder34bit ===

   Number of wires:                171
   Number of wire bits:            271
   Number of public wires:         171
   Number of public wire bits:     271
   Number of ports:                  3
   Number of port bits:            103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     BitwisePG                      34
     BlackCell                      27
     GrayCell                       33
     XorGate                        33

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder24_0 ===

   Number of wires:                  3
   Number of wire bits:             73
   Number of public wires:           3
   Number of public wire bits:      73
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder24bit      1

   Area for cell type \unsignedBrentKungAdder24bit is unknown!

=== unsignedBrentKungAdder45bit ===

   Number of wires:                233
   Number of wire bits:            366
   Number of public wires:         233
   Number of public wire bits:     366
   Number of ports:                  3
   Number of port bits:            136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                169
     BitwisePG                      45
     BlackCell                      36
     GrayCell                       44
     XorGate                        44

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder21bit ===

   Number of wires:                113
   Number of wire bits:            174
   Number of public wires:         113
   Number of public wire bits:     174
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     BitwisePG                      21
     BlackCell                      14
     GrayCell                       20
     XorGate                        20

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_21_3 ===

   Number of wires:                106
   Number of wire bits:            151
   Number of public wires:         106
   Number of public wire bits:     151
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     AndGate                        63
     FullAdder                      18
     HalfAdder                       2
     unsignedBrentKungAdder22bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== unsignedBrentKungAdder24bit ===

   Number of wires:                133
   Number of wire bits:            203
   Number of public wires:         133
   Number of public wire bits:     203
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     BitwisePG                      24
     BlackCell                      18
     GrayCell                       23
     XorGate                        23

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_17_17 ===

   Number of wires:                765
   Number of wire bits:            830
   Number of public wires:         765
   Number of public wire bits:     830
   Number of ports:                  3
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                530
     AndGate                       289
     FullAdder                     224
     HalfAdder                      16
     unsignedBrentKungAdder32bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== unsignedBrentKungAdder19bit ===

   Number of wires:                101
   Number of wire bits:            156
   Number of public wires:         101
   Number of public wire bits:     156
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     BitwisePG                      19
     BlackCell                      12
     GrayCell                       18
     XorGate                        18

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_24_5 ===

   Number of wires:                261
   Number of wire bits:            316
   Number of public wires:         261
   Number of public wire bits:     316
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     AndGate                       120
     FullAdder                      65
     HalfAdder                       4
     unsignedBrentKungAdder27bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_3 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          16
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AndGate                         9
     HalfAdder                       2
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== unsignedBrentKungAdder27bit ===

   Number of wires:                147
   Number of wire bits:            226
   Number of public wires:         147
   Number of public wire bits:     226
   Number of ports:                  3
   Number of port bits:             82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     BitwisePG                      27
     BlackCell                      19
     GrayCell                       26
     XorGate                        26

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== NR_29_3 ===

   Number of wires:                146
   Number of wire bits:            207
   Number of public wires:         146
   Number of public wire bits:     207
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     AndGate                        87
     FullAdder                      26
     HalfAdder                       2
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== unsignedBrentKungAdder22bit ===

   Number of wires:                119
   Number of wire bits:            183
   Number of public wires:         119
   Number of public wire bits:     183
   Number of ports:                  3
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     BitwisePG                      22
     BlackCell                      15
     GrayCell                       21
     XorGate                        21

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_3_21 ===

   Number of wires:                106
   Number of wire bits:            151
   Number of public wires:         106
   Number of public wire bits:     151
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     AndGate                        63
     FullAdder                      18
     HalfAdder                       2
     unsignedBrentKungAdder22bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== NR_17_4 ===

   Number of wires:                135
   Number of wire bits:            174
   Number of public wires:         135
   Number of public wire bits:     174
   Number of ports:                  3
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     AndGate                        68
     FullAdder                      29
     HalfAdder                       3
     unsignedBrentKungAdder19bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder19bit is unknown!

=== NR_3_29 ===

   Number of wires:                146
   Number of wire bits:            207
   Number of public wires:         146
   Number of public wire bits:     207
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     AndGate                        87
     FullAdder                      26
     HalfAdder                       2
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== NR_4_17 ===

   Number of wires:                135
   Number of wire bits:            174
   Number of public wires:         135
   Number of public wire bits:     174
   Number of ports:                  3
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     AndGate                        68
     FullAdder                      29
     HalfAdder                       3
     unsignedBrentKungAdder19bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder19bit is unknown!

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_5_24 ===

   Number of wires:                261
   Number of wire bits:            316
   Number of public wires:         261
   Number of public wire bits:     316
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     AndGate                       120
     FullAdder                      65
     HalfAdder                       4
     unsignedBrentKungAdder27bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== NR_5_5 ===

   Number of wires:                 52
   Number of wire bits:             69
   Number of public wires:          52
   Number of public wire bits:      69
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     AndGate                        25
     FullAdder                       8
     HalfAdder                       4
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== design hierarchy ===

   multiplier32bit_27                1
     NR_29_3                         1
       AndGate                      87
       FullAdder                    26
       HalfAdder                     2
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_3_29                         1
       AndGate                      87
       FullAdder                    26
       HalfAdder                     2
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_3_3                          1
       AndGate                       9
       HalfAdder                     2
       unsignedBrentKungAdder4bit      1
         BitwisePG                   4
         BlackCell                   1
         GrayCell                    3
         XorGate                     3
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder35_2                 1
       unsignedBrentKungAdder35bit      1
         BitwisePG                  35
         BlackCell                  27
         GrayCell                   34
         XorGate                    34
     rr_29x29_4                      1
       NR_24_5                       1
         AndGate                   120
         FullAdder                  65
         HalfAdder                   4
         unsignedBrentKungAdder27bit      1
           BitwisePG                27
           BlackCell                19
           GrayCell                 26
           XorGate                  26
       NR_5_24                       1
         AndGate                   120
         FullAdder                  65
         HalfAdder                   4
         unsignedBrentKungAdder27bit      1
           BitwisePG                27
           BlackCell                19
           GrayCell                 26
           XorGate                  26
       NR_5_5                        1
         AndGate                    25
         FullAdder                   8
         HalfAdder                   4
         unsignedBrentKungAdder8bit      1
           BitwisePG                 8
           BlackCell                 4
           GrayCell                  7
           XorGate                   7
       customAdder29_0               1
         unsignedBrentKungAdder29bit      1
           BitwisePG                29
           BlackCell                21
           GrayCell                 28
           XorGate                  28
       customAdder34_4               1
         unsignedBrentKungAdder34bit      1
           BitwisePG                34
           BlackCell                27
           GrayCell                 33
           XorGate                  33
       rr_24x24_8                    1
         NR_21_3                     1
           AndGate                  63
           FullAdder                18
           HalfAdder                 2
           unsignedBrentKungAdder22bit      1
             BitwisePG              22
             BlackCell              15
             GrayCell               21
             XorGate                21
         NR_3_21                     1
           AndGate                  63
           FullAdder                18
           HalfAdder                 2
           unsignedBrentKungAdder22bit      1
             BitwisePG              22
             BlackCell              15
             GrayCell               21
             XorGate                21
         NR_3_3                      1
           AndGate                   9
           HalfAdder                 2
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         customAdder24_0             1
           unsignedBrentKungAdder24bit      1
             BitwisePG              24
             BlackCell              18
             GrayCell               23
             XorGate                23
         customAdder45_20            1
           unsignedBrentKungAdder45bit      1
             BitwisePG              45
             BlackCell              36
             GrayCell               44
             XorGate                44
         rr_21x21_9                  1
           NR_17_17                  1
             AndGate               289
             FullAdder             224
             HalfAdder              16
             unsignedBrentKungAdder32bit      1
               BitwisePG            32
               BlackCell            26
               GrayCell             31
               XorGate              31
           NR_17_4                   1
             AndGate                68
             FullAdder              29
             HalfAdder               3
             unsignedBrentKungAdder19bit      1
               BitwisePG            19
               BlackCell            12
               GrayCell             18
               XorGate              18
           NR_4_17                   1
             AndGate                68
             FullAdder              29
             HalfAdder               3
             unsignedBrentKungAdder19bit      1
               BitwisePG            19
               BlackCell            12
               GrayCell             18
               XorGate              18
           customAdder21_0           1
             unsignedBrentKungAdder21bit      1
               BitwisePG            21
               BlackCell            14
               GrayCell             20
               XorGate              20
           customAdder38_16          1
             unsignedBrentKungAdder38bit      1
               BitwisePG            38
               BlackCell            30
               GrayCell             37
               XorGate              37
           rr_4x4_13                 1
             NR_2_2                  4
               AndGate               4
               unsignedBrentKungAdder1bit      1
             customAdder4_0          1
               unsignedBrentKungAdder4bit      1
                 BitwisePG           4
                 BlackCell           1
                 GrayCell            3
                 XorGate             3
             customAdder6_1          1
               unsignedBrentKungAdder6bit      1
                 BitwisePG           6
                 BlackCell           2
                 GrayCell            5
                 XorGate             5

   Number of wires:              20025
   Number of wire bits:          24362
   Number of public wires:       20025
   Number of public wire bits:   24362
   Number of ports:              14155
   Number of port bits:          17337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5900
     AND2x2_ASAP7_75t_R           1956
     AO21x1_ASAP7_75t_R            860
     MAJx2_ASAP7_75t_R             508
     NAND3xp33_ASAP7_75t_R         508
     NOR3xp33_ASAP7_75t_R          508
     OAI21xp33_ASAP7_75t_R         508
     XOR2xp5_ASAP7_75t_R          1052

   Chip area for top module '\multiplier32bit_27': 562.146480
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.92e-04   2.48e-04   5.32e-07   4.41e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.92e-04   2.48e-04   5.32e-07   4.41e-04 100.0%
                          43.6%      56.3%       0.1%
Startpoint: B[7] (input port clocked by clk)
Endpoint: P[55] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
  55.05   55.05 v B[7] (in)
  49.56  104.61 v M4/M4/M1/M1/uut14/_0_/Y (AND2x2_ASAP7_75t_R)
  33.80  138.41 v M4/M4/M1/M1/uut290/_2_/Y (MAJx2_ASAP7_75t_R)
  32.57  170.99 ^ M4/M4/M1/M1/uut290/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  206.15 ^ M4/M4/M1/M1/uut326/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  232.25 v M4/M4/M1/M1/uut326/_5_/Y (OAI21xp33_ASAP7_75t_R)
  39.28  271.53 v M4/M4/M1/M1/uut384/_2_/Y (MAJx2_ASAP7_75t_R)
  32.89  304.42 v M4/M4/M1/M1/uut442/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  337.11 ^ M4/M4/M1/M1/uut442/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  372.27 ^ M4/M4/M1/M1/uut483/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  398.37 v M4/M4/M1/M1/uut483/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  436.42 v M4/M4/M1/M1/uut512/_2_/Y (MAJx2_ASAP7_75t_R)
  26.98  463.40 ^ M4/M4/M1/M1/uut512/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  505.81 ^ M4/M4/M1/M1/uut529/uut14/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.36  535.17 ^ M4/M4/M1/M1/uut529/uut39/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.19  555.36 ^ M4/M4/M1/M1/uut529/uut51/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  574.07 ^ M4/M4/M1/M1/uut529/uut57/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.59  604.66 ^ M4/M4/M1/M1/uut529/uut60/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.82  633.48 ^ M4/M4/M1/M1/uut529/uut65/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.19  657.66 ^ M4/M4/M1/M1/uut529/uut71/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78  678.44 ^ M4/M4/M1/M1/uut529/uut84/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.62  709.06 ^ M4/M4/M1/M1/uut529/uut111/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.54  748.60 ^ M4/M4/M1/adder2/adder_module/uut28/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.07  777.68 ^ M4/M4/M1/adder2/adder_module/uut52/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.51  798.19 ^ M4/M4/M1/adder2/adder_module/uut64/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.93  818.11 ^ M4/M4/M1/adder2/adder_module/uut69/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.71  836.83 ^ M4/M4/M1/adder2/adder_module/uut71/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  862.93 ^ M4/M4/M1/adder2/adder_module/uut72/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.94  887.87 ^ M4/M4/M1/adder2/adder_module/uut85/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  908.67 ^ M4/M4/M1/adder2/adder_module/uut103/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  939.28 ^ M4/M4/M1/adder2/adder_module/uut139/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.31  978.59 ^ M4/M4/adder2/adder_module/uut42/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  36.48 1015.06 ^ M4/M4/adder2/adder_module/uut166/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.94 1054.01 ^ M4/adder2/adder_module/uut21/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.66 1080.67 ^ M4/adder2/adder_module/uut44/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.51 1101.18 ^ M4/adder2/adder_module/uut56/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.03 1121.21 ^ M4/adder2/adder_module/uut61/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.77 1147.98 ^ M4/adder2/adder_module/uut66/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.27 1175.25 ^ M4/adder2/adder_module/uut69/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15 1199.41 ^ M4/adder2/adder_module/uut76/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78 1220.18 ^ M4/adder2/adder_module/uut92/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61 1250.79 ^ M4/adder2/adder_module/uut124/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.31 1290.10 ^ adder2/adder_module/uut26/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  44.06 1334.16 ^ adder2/adder_module/uut121/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1334.16 ^ P[55] (out)
        1334.16   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1334.16   data arrival time
---------------------------------------------------------
        8665.84   slack (MET)


