Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Dec 15 03:02:36 2025
| Host         : linuxvdi-f25-19.ece.iastate.edu running 64-bit unknown
| Command      : report_control_sets -verbose -file staged_mac_bd_wrapper_control_sets_placed.rpt
| Design       : staged_mac_bd_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    65 |
|    Minimum number of control sets                        |    65 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   164 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    65 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     2 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             141 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             207 |           79 |
| Yes          | No                    | No                     |             491 |          145 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             437 |          133 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                      Enable Signal                                                                                     |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                                   |                1 |              2 |         2.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/Axi_Str_TxC_AReset                                                                                             |                2 |              2 |         1.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |         1.50 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                          |                2 |              4 |         2.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                 |                1 |              4 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                              |                2 |              4 |         2.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |              5 |         2.50 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                2 |              5 |         2.50 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                      | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                2 |              5 |         2.50 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                               | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                1 |              5 |         5.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                       | staged_mac_bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                           |                1 |              6 |         6.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                   |                2 |              8 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                          |                                                                                                                                                                   |                2 |              8 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                   |                2 |              8 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                          |                                                                                                                                                                   |                4 |              8 |         2.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                   |                3 |              8 |         2.67 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                3 |              8 |         2.67 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                4 |             10 |         2.50 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                          |                4 |             12 |         3.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                   |                4 |             13 |         3.25 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                5 |             13 |         2.60 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                4 |             13 |         3.25 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                 |                                                                                                                                                                   |                2 |             14 |         7.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                   |                3 |             14 |         4.67 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                          |                                                                                                                                                                   |                3 |             16 |         5.33 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                4 |             18 |         4.50 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                            | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             18 |         4.50 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                           | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             18 |         3.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                          |                7 |             18 |         2.57 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                   |                7 |             20 |         2.86 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |               12 |             20 |         1.67 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                   |                7 |             20 |         2.86 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axis_tvalid                                                                         | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                            |                4 |             22 |         5.50 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             23 |         3.83 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |               16 |             23 |         1.44 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             23 |         3.83 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             23 |         3.83 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                   |                7 |             28 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                   |                5 |             28 |         5.60 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                         |                                                                                                                                                                   |                5 |             28 |         5.60 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                        |                                                                                                                                                                   |                8 |             28 |         3.50 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |         3.88 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/staged_mac_0/inst/result_reg[31]_i_2_n_0                                                                                                                               | staged_mac_bd_i/staged_mac_0/inst/p_0_in                                                                                                                          |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0       |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0        |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0       |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0       |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0       |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0       |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0       |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0          |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |         4.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                   |                9 |             33 |         3.67 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |               12 |             33 |         2.75 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/staged_mac_0/inst/CEC                                                                                                                                                  | staged_mac_bd_i/staged_mac_0/inst/p_0_in                                                                                                                          |               12 |             34 |         2.83 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                9 |             34 |         3.78 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_i_1_n_0                                                                                           |               18 |             36 |         2.00 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |               12 |             46 |         3.83 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                   |                9 |             46 |         5.11 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                   |               14 |             46 |         3.29 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               13 |             47 |         3.62 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        |                                                                                                                                                                   |               52 |            142 |         2.73 |
|  staged_mac_bd_i/processing_system7_0/inst/FCLK_CLK0 | staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                            |                                                                                                                                                                   |               67 |            187 |         2.79 |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


