Netlist file: wide_inv_reg.net   Architecture file: vpr_5_8_12_12_120_x10_y10.xml
Array size: 10 x 10 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^rst		2	11	0	#0
top^FF_NODE~7	1	10	0	#1
top^FF_NODE~9	3	10	0	#2
top^FF_NODE~8	10	10	0	#3
top^FF_NODE~30	6	10	0	#4
top^d_in~28	1	11	6	#5
top^d_in~12	1	11	5	#6
top^d_in~27	1	11	4	#7
top^d_in~26	1	11	2	#8
top^d_in~11	10	11	6	#9
top^d_in~25	1	11	3	#10
top^d_in~4	6	11	4	#11
top^d_in~24	3	11	2	#12
top^d_in~10	10	11	0	#13
top^d_in~23	3	11	1	#14
top^d_in~0	6	11	7	#15
top^d_in~22	3	11	4	#16
top^d_in~9	10	11	1	#17
top^d_in~21	3	11	0	#18
top^d_in~3	6	11	6	#19
top^d_in~20	3	11	5	#20
top^d_in~8	10	11	2	#21
top^d_in~19	3	11	3	#22
top^d_in~18	3	11	7	#23
top^d_in~7	6	11	2	#24
top^d_in~17	10	11	3	#25
top^d_in~2	6	11	3	#26
top^d_in~16	10	11	4	#27
top^d_in~6	6	11	1	#28
top^d_in~15	10	11	7	#29
top^d_in~1	6	11	5	#30
top^d_in~14	3	11	6	#31
top^d_in~31	1	11	7	#32
top^d_in~13	10	11	5	#33
top^d_in~30	1	11	1	#34
top^d_in~29	1	11	0	#35
top^d_in~5	6	11	0	#36
out:top^d_out~28	0	10	5	#37
out:top^d_out~27	0	10	6	#38
out:top^d_out~26	0	10	0	#39
out:top^d_out~25	0	10	2	#40
out:top^d_out~24	2	11	3	#41
out:top^d_out~23	2	11	5	#42
out:top^d_out~22	4	11	6	#43
out:top^d_out~21	2	11	4	#44
out:top^d_out~20	2	11	1	#45
out:top^d_out~19	4	11	2	#46
out:top^d_out~18	2	11	2	#47
out:top^d_out~17	11	10	5	#48
out:top^d_out~16	11	10	0	#49
out:top^d_out~15	11	10	1	#50
out:top^d_out~14	4	11	7	#51
out:top^d_out~13	11	10	2	#52
out:top^d_out~12	0	10	4	#53
out:top^d_out~11	11	10	6	#54
out:top^d_out~10	11	10	4	#55
out:top^d_out~9	11	10	3	#56
out:top^d_out~8	11	10	7	#57
out:top^d_out~7	5	11	1	#58
out:top^d_out~6	7	11	5	#59
out:top^d_out~5	5	11	0	#60
out:top^d_out~4	7	11	7	#61
out:top^d_out~3	7	11	6	#62
out:top^d_out~2	7	11	4	#63
out:top^d_out~31	0	10	3	#64
out:top^d_out~30	0	10	7	#65
out:top^d_out~29	0	10	1	#66
out:top^d_out~1	5	11	7	#67
out:top^d_out~0	7	11	2	#68
top^clock	0	9	0	#69
