QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 16:55:55 on Oct 14,2021
vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 

Top level modules:
	sim_tb_top
	glbl

Analyzing design...
-- Loading module sim_tb_top
-- Importing package arch_package
-- Loading module example_top
-- Loading module xil_defaultlib.ddr4
-- Loading module xil_defaultlib.ddr4_ddr4
-- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
-- Loading module unisims_ver.BUFG
-- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
-- Loading module xil_defaultlib.ddr4_phy
-- Loading module xil_defaultlib.ddr4_phy_ddr4
-- Loading module unisims_ver.OBUF
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
-- Loading module xil_defaultlib.ddr4_v2_2_6_ui
-- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
-- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
-- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
-- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
-- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
-- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
-- Loading module xil_defaultlib.ddr4_microblaze_mcs
-- Loading module xil_defaultlib.microblaze_mcs
-- Loading module unisims_ver.VCC
-- Loading module unisims_ver.GND
-- Loading module unisims_ver.FDR
-- Loading module unisims_ver.FDRE
-- Loading module unisims_ver.FDS
-- Loading module unisims_ver.FDSE
-- Loading module unisims_ver.FD
-- Loading module unisims_ver.RAM32X1D
-- Loading module unisims_ver.FDE
-- Loading module unisims_ver.LUT6_2
-- Loading module unisims_ver.MUXCY_L
-- Loading module unisims_ver.MUXCY
-- Loading module unisims_ver.XORCY
-- Loading module unisims_ver.MULT_AND
-- Loading module unisims_ver.LUT2
-- Loading UDP unisims_ver.x_lut2_mux4
-- Loading module unisims_ver.LUT3
-- Loading UDP unisims_ver.x_lut3_mux8
-- Loading module unisims_ver.LUT4
-- Loading module unisims_ver.LUT6
-- Loading module unisims_ver.MUXF5
-- Loading module unisims_ver.SRL16E
-- Loading module unisims_ver.LUT5
-- Loading module unisims_ver.LUT1
-- Loading UDP unisims_ver.x_lut1_mux2
-- Loading module unisims_ver.MUXF7
-- Loading module unisims_ver.INV
-- Loading module unisims_ver.RAMB36
-- Loading module unisims_ver.RAMB36E1
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
-- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
-- Loading module glbl
-- Loading module unisims_ver.MMCME4_ADV
-- Loading module unisims_ver.IBUFDS
-- Loading module unisims_ver.PLLE4_ADV
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
-- Loading module unisims_ver.RAM32M
-- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
-- Loading module unisims_ver.RB36_INTERNAL_VLOG
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
-- Loading interface xil_defaultlib.DDR4_if
-- Importing package xil_defaultlib.arch_package
-- Importing package xil_defaultlib.proj_package
-- Loading module unisims_ver.OBUFDS
-- Loading module unisims_ver.HPIO_VREF
-- Loading module unisims_ver.IOBUFE3
-- Loading module unisims_ver.IOBUFDS
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
-- Loading interface DDR4_if
Incremental compilation check found 283 design-units (out of 284) may be reused.
Optimizing 1 design-unit (inlining 0/968 module instances, 0/1682 cell instances, 151/151 UDP instances):
-- Optimizing module example_top(fast)
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr4'.  Expected 77, found 60.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_interrupt'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rresp'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rdata'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rready'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_rvalid'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_araddr'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arready'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_arvalid'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bresp'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bready'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_bvalid'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wdata'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wready'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_wvalid'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awaddr'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awready'.
** Warning: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/example_top_bup0.sv(325): (vopt-2718) [TFMPC] - Missing connection for port 'c0_ddr4_s_axi_ctrl_awvalid'.
Optimized design name is sim_tb_top_opt
End time: 16:56:00 on Oct 14,2021, Elapsed time: 0:00:05
Errors: 0, Warnings: 18
