/*
 *  This file is part of the Jikes RVM project (http://jikesrvm.org).
 *
 *  This file is licensed to You under the Eclipse Public License (EPL);
 *  You may not use this file except in compliance with the License. You
 *  may obtain a copy of the License at
 *
 *      http://www.opensource.org/licenses/eclipse-1.0.php
 *
 *  See the COPYRIGHT.txt file distributed with this work for information
 *  regarding copyright ownership.
 */
package org.jikesrvm.compilers.common.assembler.ia32;

import org.jikesrvm.*;
import org.jikesrvm.runtime.Magic;
import org.jikesrvm.compilers.baseline.ia32.BaselineCompilerImpl;
import org.jikesrvm.ia32.OutOfLineMachineCode;
import org.jikesrvm.ia32.RegisterConstants;
import org.jikesrvm.compilers.common.assembler.ForwardReference;
import org.jikesrvm.compilers.common.assembler.AbstractAssembler;
import static org.jikesrvm.ia32.RegisterConstants.GPR;

import org.vmmagic.pragma.*;
import org.vmmagic.unboxed.*;

/**
 *  <P> This class is the low-level assembler for Intel; it contains
 * functionality for encoding specific instructions into an array of
 * bytes.  It consists of three parts: </P>
 * <UL>
 *  <LI> Some support that handles common operations for generating
 *       any IA32 instruction, such as encoding the operands into the
 *       ModRM and SIB bytes
 *  <LI> Some hand-coded methods that emit instructions with
 *       distinctive formats or with special consistency requirements,
 *       such as FXCH or CMOV
 *  <LI> Machine-generated methods that emit instructions with
 *       relatively standard formats, such as binary accumulation
 *       instructions like ADD and SUB.
 * </UL>
 *  <P> This assembler provides a direct interface to the IA32 ISA: it
 * contains emit methods that generate specific IA32 opcodes, and each
 * emit method specifies the addressing modes and operand sizes that
 * it expects.  Thus, it has an emit method that generates an ADD of a
 * register-displacement operand  and an immediate operand.  It is the
 * job of the client to determine the addressing modes, operand
 * sizes and exact opcodes that it desires. </P>
 *
 *  <P> This assembler does provide support for forward branches.  It
 * is permitted to specify a branch operand as an arbitrary label, and
 * later to inform the assembler to which instruction this label
 * refers.  The assembler, when informed to what the label refers,
 * will go back and generate the appropriate offsets for all branches
 * that refer to the given label. The mechanism is implemented by the
 * following methods and helper classes:
 * <UL>
 * <LI> {@link #forwardRefs}
 * <LI> {@link #resolveForwardReferences}
 * <LI> {@link #patchUnconditionalBranch}
 * <LI> {@link #patchConditionalBranch}
 * <LI> {@link #emitJCC_Cond_Label}
 * <LI> {@link #emitJMP_Label}
 * <LI> {@link #emitCALL_Label}
 * <LI> {@link ForwardReference}
 * </UL>
 * </P>
 *
 *  <P> There is also support for generating tableswitches.  This
 * consists providing support for storing tables of relative addresses
 * that can be used to compute the target of a tableswitch.  This
 * support assumes a particular code sequence for tableswitches
 * (followed by baseline and optimizing compilers).  See {@link
 * #emitOFFSET_Imm_ImmOrLabel} for details. </P>
 *
 *  <P> The automatically-generated emit methods of this assembler
 * exploit regularities in the IA32 binary encoding; for example,
 * several instructions (ADD, ADC, SUB, AND, OR, XOR) can be
 * classified as binary accumulators that share a common set of
 * permitted addressing modes and binary encoding all the way down a
 * special case for enconding operands EAX and an immediate.  A shell
 * script (genAssembler.sh in the intel assembler source directory)
 * explots this by specifying a generic way of emtting a binary
 * accumulation and then calling it for each specific opcode that fits
 * that format.  These generated methods are combined with the
 * hand-coded ones (from Assembler.in, also in the assembler
 * source directory) as part of the Jikes RVM build process. </P>
 *
 *  <P> This assembler is shared by the baseline and optimizing
 * compilers: it used directly by the baseline compiler, while the
 * optimizing compiler has an {@link org.jikesrvm.ArchitectureSpecificOpt.AssemblerOpt}
 * that is built on top of this one to match
 * {@link org.jikesrvm.compilers.opt.ir.Instruction}s and
 * {@link org.jikesrvm.compilers.opt.ir.Operator}s to the emit methods
 * this assembler provides.  The {@link org.jikesrvm.ArchitectureSpecificOpt.AssemblerOpt}
 * is entirely machine-generated, and this
 * requires that the methods for encoding instructions use a stylized
 * naming and signiture convention that is designed to make the method
 * signiture computable from the opcode and the operand types.  The
 * naming convention is as follows:
 *
 * <PRE>
 *   final void emit<EM>opcode</EM>\(_<EM>operand code</EM>\)*[_<EM>size</EM>](\(<EM>operand arguments</EM>\)*)
 * </PRE>
 *
 * where the following substitutions are made:
 * <DL>
 * <DT> <EM>opcode</EM>
 * <DI> is the opcode of the instruction (e.g. ADC, MOV, etc)
 *
 * <DT> <EM>operand code</EM>
 * <DI> represents the type of the nth operand:
 *   <DL>
 *   <DT> "Imm"     <DI> immediate operands
 *   <DT> "Reg"     <DI> register operands
 *   <DT> "RegInd"  <DI> register indirect operands
 *   <DT> "RegDisp" <DI> register displacement
 *   <DT> "RegOff"  <DI> shifted index + displacement
 *   <DT> "RegIdx"  <DI> register base + shifted index + displacement
 *   <DT> "Cond"    <DI> condition codes
 *   </DL>
 *
 * <DT> <EM>size</EM>
 * <DI> indicates non-word-sized operations
 *   <DL>
 *   <DT> "Byte"    <DI> bytes
 *   <DT> "Word"    <DI> Intel "words" (i.e. 16 bites)
 *   <DT> "Quad"    <DI> quad words (i.e. double-precision floating point)
 *   </DL>
 *
 * <DT> <EM>operand arguments</EM>
 * <DI> are the needed components of the operands, in order
 *  <DL>
 *  <DT> "Imm"
 *  <DI>
 *    <UL>
 *     <LI> immediate value (int)
 *    </UL>
 *  <DT> "Reg"
 *  <DI>
 *    <UL>
 *     <LI> register number (byte)
 *    </UL>
 *  <DT> "RegInd"
 *  <DI>
 *    <UL>
 *     <LI> register number (byte)
 *    </UL>
 *  <DT> "RegDisp"
 *  <DI>
 *    <UL>
 *     <LI> register number (byte)
 *     <LI> displacement (int)
 *    </UL>
 *  <DT> "RegOff"
 *  <DI>
 *    <UL>
 *     <LI> index register (byte)
 *     <LI> scale (short)
 *     <LI> displacement (int)
 *    </UL>
 *  <DT> "RegIdx"
 *  <DI>
 *    <UL>
 *     <LI> base register (byte)
 *     <LI> index register (byte)
 *     <LI> scale (short)
 *     <LI> displacement (int)
 *    </UL>
 *  <DT> "Cond"
 *  <DI>
 *    <UL>
 *     <LI> condition code mask (byte)
 *    </UL>
 *  </DL>
 * </DL>
 *
 * @see org.jikesrvm.ArchitectureSpecificOpt.AssemblerOpt
 * @see Lister
 * @see ForwardReference
 *
*/
public abstract class Assembler extends AbstractAssembler implements RegisterConstants, AssemblerConstants {

  /**
   * The lister object is used to print generated machine code.
   */
  protected final Lister lister;

  /**
   * The array holding the generated binary code.
   */
  private byte [] machineCodes;

  /**
   * The current end of the generated machine code
   */
  protected int mi;

  /**
   * Create an assembler with a given machine code buffer size that
   * will not print the machine code as it generates it.
   * The buffer size is merely a heuristic, because the assembler will
   * expand its buffer if it becomes full.
   *
   * @param bytecodeSize initial machine code buffer size.
   */
  protected Assembler (int bytecodeSize) {
    this(bytecodeSize, false);
  }

  /**
   * Create an assembler with a given machine code buffer size and
   * tell it whether or not to print machine code as it generates it.
   * The buffer size is merely a heuristic, because the assembler will
   * expand its buffer if it becomes full.
   *
   * @param bytecodeSize initial machine code buffer size.
   * @param shouldPrint whether to dump generated machine code.
   */
  protected Assembler (int bytecodeSize, boolean shouldPrint) {
    machineCodes = new byte[bytecodeSize*CODE_EXPANSION_FACTOR + CODE_OVERHEAD_TERM];
    lister = shouldPrint ? new Lister((ArchitectureSpecific.Assembler) this) : null;
  }

  /**
   * Create an assembler with a given machine code buffer size and
   * tell it whether or not to print machine code as it generates it.
   * The buffer size is merely a heuristic, because the assembler will
   * expand its buffer if it becomes full.
   *
   * @param bytecodeSize initial machine code buffer size.
   * @param shouldPrint whether to dump generated machine code.
   * @param comp BaselineCompilerImpl instance that this assembler is associated with;
   *           currently ignored on IA32.
   */
  protected Assembler (int bytecodeSize, boolean shouldPrint, BaselineCompilerImpl comp) {
    this(bytecodeSize, shouldPrint);
  }

  /**
   * Heuristic constant used to calculate initial size of the machine
   * code buffer.  This is an average of how many bytes of generated
   * code come from a given bytecode in the baseline compiler.
   */
  private static final int CODE_EXPANSION_FACTOR =  12;

  /**
   * Heuristic constant used to calculate initial size of the machine
   * code buffer.  This is an estimate of the fixed method overhead
   * code generated by the baseline compiler, such as method
   * prologue.
   */
  private static final int CODE_OVERHEAD_TERM    = 100;

  /**
   * Return the current offset in the generated code buffer of the
   * end of the genertaed machine code.
   *
   * @return the end of the generated machine code.
   */
  public final int getMachineCodeIndex () {
    return mi;
  }

  /**
   * Set the given byte offset in the machine code array to the
   * given byte value.  This is the low-level function by which the
   * assembler produces binary code into its machine code buffer.
   * This function will resize the underlying machine code array if
   * the index given exceeds the array's length.
   *
   * @param index the byte offset into which to write
   * @param data the byte data value to write
   */
  @NoNullCheck
  @NoBoundsCheck
  protected final void setMachineCodes(int index, byte data) {
    if(index < machineCodes.length) {
      machineCodes[index] = data;
    } else {
      growMachineCodes(index, data);
    }
  }

  @NoInline
  private void growMachineCodes(int index, byte data) {
    byte [] old = machineCodes;
    machineCodes = new byte [2 * old.length ];
    System.arraycopy(old, 0, machineCodes, 0, old.length);
    machineCodes[index] = data;
  }


  /**
   * Create a MachineCode object
   */
  public final ArchitectureSpecific.MachineCode finalizeMachineCode(int[] bytecodeMap) {
    return new ArchitectureSpecific.MachineCode(getMachineCodes(), bytecodeMap);
  }

  /**
   * Should code created by this assembler instance be allocated in the
   * hot code code space? By default the answer is false (ie, no).
   */
  protected boolean isHotCode() { return false; }

  /**
   * Return a copy of the generated code as a CodeArray.
   * @return a copy of the generated code as a CodeArray.
   */
  public final ArchitectureSpecific.CodeArray getMachineCodes () {
    int len = getMachineCodeIndex();
    ArchitectureSpecific.CodeArray trimmed = ArchitectureSpecific.CodeArray.Factory.create(len, isHotCode());
    for (int i=0; i<len; i++) {
      trimmed.set(i, machineCodes[i]);
    }
    return trimmed;
  }

  /**
   * Give the lister a message associated with a particular
   * bytecode.  This is used by the baseline assembler to print the
   * bytecode associated with portions of machine code.  (The
   * optimizing compiler does not do this because its association
   * between bytecodes and generated code is much less direct).
   *
   * @param bytecodeNumber the offset of the current bytecode in the
   *     current method's bytecode array.
   * @param bc a message descriptive of the current bytecode.
   */
  public final void noteBytecode (int bytecodeNumber, String bc) {
    if (lister != null) lister.noteBytecode(bytecodeNumber, bc);
  }

  @NoInline
  public final void noteBytecode (int i, String bcode, int x) {
    noteBytecode(i, bcode+" "+x);
  }

  @NoInline
  public final void noteBytecode (int i, String bcode, long x) {
    noteBytecode(i, bcode+" "+x);
  }

  @NoInline
  public final void noteBytecode (int i, String bcode, Object o) {
    noteBytecode(i, bcode+" "+o);
  }

  @NoInline
  public final void noteBytecode (int i, String bcode, int x, int y) {
    noteBytecode(i, bcode+" "+x+" "+y);
  }

  @NoInline
  public final void noteBranchBytecode (int i, String bcode, int off,
               int bt) {
    noteBytecode(i, bcode +" "+off+" ["+bt+"] ");
  }

  @NoInline
  public final void noteTableswitchBytecode (int i, int l, int h, int d) {
    noteBytecode(i, "tableswitch [" + l + "--" + h + "] " + d);
  }

  @NoInline
  public final void noteLookupswitchBytecode (int i, int n, int d) {
    noteBytecode(i, "lookupswitch [<" + n + ">]" + d);
  }

  /**
   * Inform the lister of a comment related to the currently
   * generated machine code.
   *
   * @param comment a comment string
   */
  public final void comment (String comment) {
    if (lister != null) lister.comment(mi, comment);
  }

  /**
   * Print the raw bits of the current instruction.  It takes the
   * start of the instruction as a parameter, and prints from that
   * start to the current machine code index.
   *
   * @see #getMachineCodeIndex
   *
   * @param start the starting index of the last instruction.
   */
  public final void writeLastInstruction(int start) {
    for (int j=start; j<mi; j++) {
      if (j < machineCodes.length) {
        VM.sysWrite(Lister.hex(machineCodes[j]));
      } else {
        VM.sysWrite(Lister.hex((byte)0x0));
      }
    }
  }

  /**
   * Find out whether a given signed value can be represented in a
   * given number of bits.
   *
   * @param val the value to be represented
   * @param bits the number of bits to use.
   * @return true if val can be encoded in bits.
   */
  @Inline
  protected static boolean fits (Offset val, int bits) {
    return fits(val.toWord(), bits);
  }

  /**
   * Find out whether a given signed value can be represented in a
   * given number of bits.
   *
   * @param val the value to be represented
   * @param bits the number of bits to use.
   * @return true if val can be encoded in bits.
   */
  @Inline
  protected static boolean fits (Address val, int bits) {
    return fits(val.toWord(), bits);
  }

  /**
   * Find out whether a given signed value can be represented in a
   * given number of bits.
   *
   * @param val the value to be represented
   * @param bits the number of bits to use.
   * @return true if val can be encoded in bits.
   */
  @Inline
  protected static boolean fits (Word val, int bits) {
    Word o = val.rsha(bits-1);
    return (o.isZero() || o.isMax());
  }

  /**
   * Find out whether a given signed value can be represented in a
   * given number of bits.
   *
   * @param val the value to be represented
   * @param bits the number of bits to use.
   * @return true if val can be encoded in bits.
   */
  @Inline
  protected static boolean fits (int val, int bits) {
    val = val >> bits-1;
    return (val == 0 || val == -1);
  }

  /**
   * In the representation of addressing modes in the ModRM and SIB
   * bytes, the code for register-displacement for on ESP has a
   * special meaning.  Thus, when register-displacement mode using ESP
   * is desired, this special SIB (scale-index-base) byte must be
   * emitted.
   */
  private static final byte SIBforESP = (byte) ((0<<6) + (4<<3) + ESP.value()); // (scale factor 1) no index, ESP is base

  /**
   * Generate a REX prefix if necessary
   *
   * @param W is a quad word override needed
   * @param R_reg extension of the modrm field
   * @param X_reg extension of the SIB index field
   * @param B_reg extension of the modrm field, SIB base or opcode reg field
   */
  @Inline
  private void generateREXprefix(boolean W, MachineRegister R_reg, MachineRegister X_reg, MachineRegister B_reg) {
    boolean R = R_reg != null && R_reg.needsREXprefix();
    boolean X = X_reg != null && X_reg.needsREXprefix();
    boolean B = B_reg != null && B_reg.needsREXprefix();
    if (W || R || X || B) {
      if (VM.VerifyAssertions) VM._assert(!VM.buildFor32Addr());
      byte prefixByte = (byte)(0x40 | (W ? 8 : 0) | (R ? 4 : 0) | (X ? 2 : 0) | (B ? 1 : 0));
      setMachineCodes(mi++, prefixByte);
    }
  }

  /**
   * Return a ModRM byte encoding a source and destination register
   * (i.e. for a register-register instruction).
   *
   * @param reg1 the r/m register.
   * @param reg2 the other register or extended opcode.
   * @return the encoded ModRM byte.
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  private byte regRegModRM(MachineRegister reg1, MachineRegister reg2) {
    return (byte) ((3 << 6) | ((reg2.value() & 7) << 3) | (reg1.value() & 0x7));
  }

  /**
   * Return a ModRM byte encoding a source register-32-bit-displacement
   * operand and a destination register.  Note that the displacement
   * is handled separately, and not encoded in the ModRM itself.
   *
   * @param reg1 the r/m register.
   * @param reg2 the other register or extended opcode.
   * @return the encoded ModRM byte.
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  private byte regDisp32RegModRM(MachineRegister reg1, MachineRegister reg2) {
    return (byte) ((2 << 6) | ((reg2.value() & 7)<< 3) | (reg1.value() & 7));
  }

  /**
   * Return a ModRM byte encoding a source register-8-bit-displacement
   * operand and a destination register.  Note that the displacement
   * is handled separately, and not encoded in the ModRM itself.
   *
   * @param reg1 the r/m register.
   * @param reg2 the other register or extended opcode.
   * @return the encoded ModRM byte.
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  private byte regDisp8RegModRM(MachineRegister reg1, MachineRegister reg2) {
    return (byte) ((1 << 6) | ((reg2.value() & 7) << 3) | (reg1.value() & 7));
  }

  /**
   * Return a ModRM byte encoding a source register-indirect
   * operand and a destination register.
   *
   * @param reg1 the r/m register.
   * @param reg2 the other register or extended opcode.
   * @return the encoded ModRM byte.
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  private byte regIndirectRegModRM(MachineRegister reg1, MachineRegister reg2) {
    return (byte) (((reg2.value() & 7) << 3) | (reg1.value() & 7));
  }

  /**
   * The more complex IA32 addressing modes require a
   * scale-index-base (SIB) byte.  This is used to encode addressing
   * modes such as [ indexReg \<\< scale + baseReg ].  This method
   * encodes the SIB byte for a given base, index and scale.
   *
   * @param scale the shift amount for the index register value.
   * @param baseReg the base register.
   * @param indexReg the index register.
   * @return the encoded SIB byte.
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2,3})
  private byte sib(short scale, MachineRegister baseReg, MachineRegister indexReg) {
    return (byte) ((scale << 6) | ((indexReg.value() & 7) << 3) | (baseReg.value() & 7));
  }

  /**
   * Generate the appropriate bytes into the generated machine code
   * to represent a register-register instruction.
   *
   * @param reg1 the r/m operand.
   * @param reg2 the other register or extended opcode.
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  private void emitRegRegOperands(MachineRegister reg1, MachineRegister reg2) {
    setMachineCodes(mi++, regRegModRM(reg1, reg2));
  }

  /**
   * Generate the appropriate bytes into the generated machine code
   * to represent a register-32-bit-displacement--register
   * instruction. This method generates the appropriate ModRM, the SIB
   * if needed for the ESP special case, and the little-endian encoded
   * 32 bit displacement.
   *
   * @see #SIBforESP
   *
   * @param reg1 the r/m operand.
   * @param disp the 32 bit displacement.
   * @param reg2 the other register or extended opcode.
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,3})
  private void emitRegDisp32RegOperands(MachineRegister reg1, int disp, MachineRegister reg2) {
    setMachineCodes(mi++, regDisp32RegModRM(reg1, reg2));
    if (reg1 == ESP) setMachineCodes(mi++, SIBforESP);
    emitImm32(disp);
  }

  /**
   * Generate the appropriate bytes into the generated machine code
   * to represent a register-8-bit-displacement--register
   * instruction. This method generates the appropriate ModRM, the SIB
   * if needed for the ESP special case, and the little-endian encoded
   * 32 bit displacement.
   *
   * @see #SIBforESP
   *
   * @param reg1 the r/m operand.
   * @param disp the 8 bit displacement.
   * @param reg2 the other register or extended opcode.
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,3})
  private void emitRegDisp8RegOperands(MachineRegister reg1, byte disp, MachineRegister reg2) {
    setMachineCodes(mi++, regDisp8RegModRM(reg1, reg2));
    if (reg1 == ESP) setMachineCodes(mi++, SIBforESP);
    emitImm8(disp);
  }

  /**
   * Generate the appropriate bytes into the generated machine code
   * to represent a register-displacement--register instruction.  This
   * method simply chooses the appropriate lower-level method based on
   * displacement size
   *
   * @see #emitRegDisp32RegOperands
   * @see #emitRegDisp8RegOperands
   *
   * @param reg1 the r/m operand.
   * @param disp the displacement.
   * @param reg2 the other register or extended opcode.
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,3})
  private void emitRegDispRegOperands(MachineRegister reg1, Offset disp, MachineRegister reg2) {
    if (reg1 == GPR.EIP) {
      setMachineCodes(mi++, regIndirectRegModRM(EBP, reg2)); // EBP == RIP addressing mode
      emitImm32(disp);
    } else if (fits(disp,8)) {
      emitRegDisp8RegOperands(reg1, (byte)disp.toInt(), reg2);
    } else {
      if (VM.VerifyAssertions) VM._assert(fits(disp,32));
      emitRegDisp32RegOperands(reg1, disp.toInt(), reg2);
    }
  }

  /**
   * Generate the appropriate bytes into the generated machine code
   * to express a register-indirect--register instruction.  This
   * method handles low-level encoding issues, specifically the
   * special cases for register indirect mode on ESP and EBP.  Using
   * ESP requires an SIB byte, and EBP cannot be used in indirect mode
   * at all (that encoding is used to express scaled-index-displacement
   * mode) so this method uses register-displacement with a 0
   * displacement to fake it.
   *
   * @see #emitRegDispRegOperands
   *
   * @param reg1 the r/m operand
   * @param reg2 the other register or extended opcode
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  private void emitRegIndirectRegOperands(MachineRegister reg1, MachineRegister reg2) {
    if (reg1 == EBP) {
      emitRegDispRegOperands(reg1, Offset.zero(), reg2);
    } else {
      setMachineCodes(mi++, regIndirectRegModRM(reg1, reg2));
      if (reg1 == ESP) setMachineCodes(mi++, SIBforESP);
    }
  }

  /**
   * Generate the appropriate bytes into the generated code to denote
   * a scaled-register+displacement--register instruction.  This
   * expresses the case where the SIB byte is used, but no base
   * register is desired.  This method handles the somewhat convoluted
   * special case used to express this mode (the r/m register is 4/ESP and
   * the base register must be 5/EBP).
   *
   * @param index the index register for the r/m operand
   * @param scale the amount to shift the index register
   * @param disp the displacement for the r/m operand
   * @param reg2 the other operand or the extended opcode
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,4})
  private void emitRegOffRegOperands(MachineRegister index, short scale, Offset disp, MachineRegister reg2) {
    setMachineCodes(mi++, regIndirectRegModRM(ESP, reg2));
    setMachineCodes(mi++, sib(scale, EBP, index));
    emitImm32(disp);
  }

  /**
   * Generate the appropriate bytes into the generated code to denote
   * an absolute-address--register instruction.
   *
   * @param disp the displacement for the r/m operand
   * @param reg2 the other operand or the extended opcode
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  private void emitAbsRegOperands(Address disp, MachineRegister reg2) {
    if (VM.buildFor32Addr()) {
      setMachineCodes(mi++, regIndirectRegModRM(EBP, reg2)); // EBP == No displacement
    } else {
      setMachineCodes(mi++, regIndirectRegModRM(ESP, reg2)); // ESP == SIB byte
      setMachineCodes(mi++, sib((short)0, EBP, ESP)); // EBP+ESP<<0 == no SIB
    }
    emitImm32(disp);
  }

  /**
   * Generate the full glory of scaled-index-base-displacement
   * addressing to the generated machine code.  This method handles
   * various special cases, mostly choosing the smallest displacement
   * possible.
   *
   * @param base the base register for the r/m operand
   * @param index the index register for the r/m operand
   * @param scale the amount to shift the index register
   * @param disp the displacement for the r/m operand
   * @param reg2 the other operand or the extended opcode
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2,5})
  private void emitSIBRegOperands(MachineRegister base, MachineRegister index, short scale, Offset disp, MachineRegister reg2) {
    if (VM.VerifyAssertions) VM._assert(index != ESP);
    if (disp.EQ(Offset.zero()) && base != EBP) {
      setMachineCodes(mi++, regIndirectRegModRM(ESP, reg2));
      setMachineCodes(mi++, sib(scale, base, index));
    } else if (fits(disp,8)) {
      setMachineCodes(mi++, regDisp8RegModRM(ESP, reg2));
      setMachineCodes(mi++, sib(scale, base, index));
      emitImm8((byte)disp.toInt());
    } else {
      setMachineCodes(mi++, regDisp32RegModRM(ESP, reg2));
      setMachineCodes(mi++, sib(scale, base, index));
      emitImm32(disp);
    }
  }

  /**
   * Generate the smallest-byte-first IA32 encoding of 32 bit
   * immediates into the generated code.
   *
   * @param disp the displacement to generate.
   */
  @Inline
  private void emitImm32(Offset disp) {
    emitImm32(disp.toWord());
  }

  /**
   * Generate the smallest-byte-first IA32 encoding of 32 bit
   * immediates into the generated code.
   *
   * @param disp the displacement to generate.
   */
  @Inline
  private void emitImm32(Address disp) {
    emitImm32(disp.toWord());
  }

  /**
   * Generate the smallest-byte-first IA32 encoding of 32 bit
   * immediates into the generated code.
   *
   * @param disp the displacement to generate.
   */
  @Inline
  private void emitImm32(Word disp) {
    if (VM.VerifyAssertions) VM._assert(fits(disp,32));
    mi = emitImm32(disp.toInt(), mi);
  }

  /**
   * Generate the smallest-byte-first IA32 encoding of 32 bit
   * immediates into the generated code.
   *
   * @param imm the immediate to generate.
   */
  @Inline
  private void emitImm32(int imm) {
    mi = emitImm32(imm, mi);
  }

  /**
   * Generate the smallest-byte first x86_64 encoding of the 64 bit
   * immeditate into the generated code.
   *
   * @param imm the immediate the generate;
   */
  @Inline
  private void emitImm64(long imm) {
    mi = emitImm64(imm, mi);
  }

  /**
   * Generate the IA32 encoding of an 16 bit immediate into the
   * generated code.
   *
   * @param imm the immediate to generate.
   */
  @Inline
  private void emitImm16(int imm) {
    mi = emitImm16(imm, mi);
  }

  /**
   * Generate the IA32 encoding of an 8 bit immediate into the
   * generated code.
   *
   * @param imm the immediate to generate.
   */
  @Inline
  private void emitImm8(int imm) {
    mi = emitImm8(imm, mi);
  }

  /**
   * Generate the smallest-byte-first IA32 encoding of 16 bit
   * immediates into the generated code at the location specified.
   *
   * @param imm the immediate to generate.
   * @param idx the location in the generated code to write.
   */
  @Inline
  private int emitImm16(int imm, int idx) {
    setMachineCodes(idx++, (byte) ((imm >>  0) & 0xFF));
    setMachineCodes(idx++, (byte) ((imm >>  8) & 0xFF));
    return idx;
  }

  /**
   * Generate the smallest-byte-first IA32 encoding of 32 bit
   * immediate into the generated code at the location specified.
   *
   * @param imm the immediate to generate.
   * @param idx the location in the generated code to write.
   */
  @Inline
  private int emitImm32(int imm, int idx) {
    setMachineCodes(idx++, (byte) ((imm >>  0) & 0xFF));
    setMachineCodes(idx++, (byte) ((imm >>  8) & 0xFF));
    setMachineCodes(idx++, (byte) ((imm >> 16) & 0xFF));
    setMachineCodes(idx++, (byte) ((imm >> 24) & 0xFF));
    return idx;
  }

  /**
   * Generate the smallest-byte first x86_64 encoding of the 64 bit
   * immeditate into the generated code at the location specified.
   *
   * @param imm the immediate the generate;
   * @param idx the location in the generated code to write.
   */
  private int emitImm64(long imm, int idx) {
      setMachineCodes(idx++, (byte) ((imm >>  0) & 0xFF));
      setMachineCodes(idx++, (byte) ((imm >>  8) & 0xFF));
      setMachineCodes(idx++, (byte) ((imm >>  16) & 0xFF));
      setMachineCodes(idx++, (byte) ((imm >>  24) & 0xFF));
      setMachineCodes(idx++, (byte) ((imm >>  32) & 0xFF));
      setMachineCodes(idx++, (byte) ((imm >>  40) & 0xFF));
      setMachineCodes(idx++, (byte) ((imm >>  48) & 0xFF));
      setMachineCodes(idx++, (byte) ((imm >>  56) & 0xFF));
      return idx;
  }

  /**
   * Generate the IA32 encoding of an 8 bit immediate into the
   * generated code at the location specified.
   *
   * @param imm the immediate to generate.
   * @param idx the location in the generated code to write.
   */
  @Inline
  private int emitImm8(int imm, int idx) {
    setMachineCodes(idx++, (byte) imm);
    return idx;
  }

  /**
   * Generate a conditional opcode given the base opcode and the
   * condition code desired.  The CMOVcc, SETcc and Jcc families of
   * instructions all have opcodes defined as a base opcode plus some
   * bits representing the condition code.  (of course, FCMOV does not
   * this, since that would be too logical).
   *
   * @param opCode the base opcode to emit
   * @param cond the condition code desired
   */
  @Inline
  private void emitCondOpByte(byte opCode, byte cond) {
    setMachineCodes(mi++, (byte) (opCode | cond));
  }

  /**
   * Generate a locking prefix word into the generated code.  Locking
   * operations on IA32 are expressed by writing a locking byte before
   * the instruction.
   */
  @Inline
  public final void emitLockNextInstruction() {
    setMachineCodes(mi++, (byte) 0xF0);
    if (lister != null) lister.lockPrefix();
  }

  /**
   * Generate a branch likely prefix into the generated code.
   */
  @Inline
  public final void emitBranchLikelyNextInstruction() {
    setMachineCodes(mi++, (byte) 0x3E);
    if (lister != null) lister.branchLikelyPrefix();
  }

  /**
   * Generate a branch unlikely prefix into the generated code.
   */
  @Inline
  public final void emitBranchUnlikelyNextInstruction() {
    setMachineCodes(mi++, (byte) 0x2E);
    if (lister != null) lister.branchUnlikelyPrefix();
  }

  /**
   * Generate a patch point into the generated code.
   * (1) force patch point to be 32 bit aligned by optionally
   *   generating a nop.
   * (2) emit a short branch (2 byte) around 3 bytes of nop.
   * (3) If the the code is later patched, we first patch the 3
   *   nop bytes to be the upper 24 bits of a long jump
   *   instruction, then update the 2 bytes of the patch
   *   point to be an unconditional jump with a 32 bit immediate.
   */
  @Inline
  public final void emitPatchPoint() {
    emitNOP((4-mi-1) & 3);
    ForwardReference r = forwardJMP();
    emitNOP(3);
    r.resolve(this);
  }

  /**
   * Apply a patch.
   * We expect the following instruction stream:
   *  i1; JMP rel8; NOP; NOP; NOP; i2;
   * where patchOffset is the index of the last NOP.
   * We patch it to be
   *  i1; JMP rel32; i2;
   *
   * @param code    the code array to patch
   * @param patchOffset the offset of the last byte of the patch point
   * @param rel32     the new immediate to use in the branch instruction
   *          the code patcher is going to lay down before patchOffset
   */
  public static void patchCode(ArchitectureSpecific.CodeArray code, int patchOffset, int rel32) {
    byte p0 = (byte)0xE9;
    byte p1 = (byte) (rel32 & 0x000000ff);
    byte p2 = (byte)((rel32 & 0x0000ff00) >>>  8);
    byte p3 = (byte)((rel32 & 0x00ff0000) >>> 16);
    byte p4 = (byte)((rel32 & 0xff000000) >>> 24);
    if ((patchOffset & 0x2) == 0x2) {
      // (a) lay down p4,p3,p2 one byte at a time
      // (b) pick up the two bytes before p0 and then
      //   lay down b2b1p0p1 as a word.
      code.set(patchOffset--, p4);
      code.set(patchOffset--, p3);
      code.set(patchOffset--, p2);
      patchOffset -= 2; // skip over p1, p0
      byte b1 = code.get(patchOffset--);
      byte b2 = code.get(patchOffset);
      int patch = (((int)p1&0xff) << 24) | (((int)p0&0xff) << 16) |
                  (((int)b1&0xff) << 8)  |  ((int)b2&0xff);
      Magic.setIntAtOffset(code, Offset.fromIntSignExtend(patchOffset), patch);
    } else {
      // (a) lay down p4
      // (b) lay down p0p1p2p3 as a word
      code.set(patchOffset--, p4);
      patchOffset -= 3; // skip over p0p1p2p3
      int patch = (((int)p3&0xff) << 24) | (((int)p2&0xff) << 16) |
                  (((int)p1&0xff) << 8)  |  ((int)p0&0xff);
      Magic.setIntAtOffset(code, Offset.fromIntSignExtend(patchOffset), patch);
    }
  }

  /**
   * Return the appropriate condition code if we want to
   * reverse the sense of the branch
   */
  public final byte flipCode(byte cond) {
    switch (cond) {
      case EQ: return NE;
      case NE: return EQ;
      case LT: return GE;
      case GT: return LE;
      case LE: return GT;
      case GE: return LT;
      default: throw new InternalError("Unexpected condition code");
    }
  }

  /**
   * Generate a forward JMP instruction into the generated code.
   * This form is used when the compiler wants to hang onto the
   * forward reference object and call resolve on it directly.  These
   * forward references are not handled by the mechanism in the
   * assembler; the client is responsible for calling resolve on the
   * reference when generating the target instruction.  The baseline
   * compiler uses this form for jumps within the machine code for a
   * single bytecode.
   */
  public final ForwardReference forwardJMP () {
    int miStart = mi;
    ForwardReference r =  new ForwardReference.ShortBranch(mi);
    setMachineCodes(mi++, (byte) 0xEB);
    mi += 1; // leave space for displacement
    if (lister != null) lister.I(miStart, "JMP", 0);
    return r;
  }

  /**
   * Generate a forward Jcc instruction into the generated code.
   * This form is used when the compiler wants to hang onto the
   * forward reference object and call resolve on it directly.  These
   * forward references are not handled by the mechanism in the
   * assembler; the client is responsible for calling resolve on the
   * reference when generating the target instruction.  The baseline
   * compiler uses this form for jumps within the machine code for a
   * single bytecode.
   *
   * @param cond the condition code on which to branch
   */
  public final ForwardReference forwardJcc (byte cond) {
    int miStart = mi;
    ForwardReference r =  new ForwardReference.ShortBranch(mi);
    setMachineCodes(mi++, (byte) (0x70 + cond));
    mi += 1; // leave space for displacement
    if (lister != null) lister.I(miStart, "J" + CONDITION[cond], 0);
    return r;
  }

  /**
   * The set of outstanding forward references.  This list is used by
   * the assembler to keep track of all outstanding forward
   * references.  References are put on this list by the emit methods
   * for JMP and Jcc when they find a branch that is going forward.
   * Each reference must understand what instruction it is looking for
   * and how to patch its source instruction.  Then, when the client
   * calls resolveForwardBranches, the assembler searches this list to
   * find branches that match the instruction currently being
   * generated, and calls the resolve method on each one that does.
   *
   * All forward branches have a label as the branch target; clients
   * can arbirarily associate labels and instructions, but must be
   * consistent in giving the chosen label as the target of branches
   * to an instruction and calling resolveForwardBranches with the
   * given label immediately before emitting the target instruction.
   * See the header comments of ForwardReference for more details.
   */
  protected ForwardReference forwardRefs;

  /**
   * Resolve all forward branches that have the given target, and
   * make them branch to the instruction currently being generated.
   * Clients of the assembler call this method immediately before they
   * emit the instruction intended to be the target of the given
   * label.
   *
   * All forward branches have a label as the branch target; clients
   * can arbirarily associate labels and instructions, but must be
   * consistent in giving the chosen label as the target of branches
   * to an instruction and calling resolveForwardBranches with the
   * given label immediately before emitting the target instruction.
   * See the header comments of ForwardReference for more details.
   *
   * @param label the forward branch label to resolve
   */
  public final void resolveForwardReferences (int label) {
    if (forwardRefs == null) return; // premature optimization
    forwardRefs = ForwardReference.resolveMatching(this, forwardRefs, label);
  }

  /**
   * Set up a code sequence to push a return address. This involves pushing the
   * current instruction address, and setting up an ADD that gets resolved later.
   *
   * @param bReturn the return address that is to be loaded.
   */
  public final void generateLoadReturnAddress(int bReturn) {
    /* Push the IP */
    emitCALL_Imm(mi + 5);
    ForwardReference r = new ForwardReference.LoadReturnAddress(mi, bReturn);
    forwardRefs = ForwardReference.enqueue(forwardRefs, r);
    /* Fake MAX_INTEGER to ensure 32 bit immediate */
    emitADD_RegInd_Imm(ESP, Integer.MAX_VALUE);
  }

  /**
   * Patch the code sequence at sourceIndex to load the complete instruction address
   * of the current instruction.
   *
   * @param sourceIndex the machine code offset of the load return addres to patch.
   */
  public final void patchLoadReturnAddress(int sourceIndex) {
    /* We have the following pattern:
     * | PUSH EIP | [SP] += | IMM32 |
     *            ^         ^
     *  sourceIndex        +3 */
    int ipDelta = mi - sourceIndex;
    emitImm32(ipDelta, sourceIndex + 3);
  }

  /**
   * Generate a code sequence that will place the address of the start of the
   * method in destReg
   *
   * @param destReg register to hold address of start of method
   */
  public final void emitMETHODSTART_Reg(GPR destReg) {
    if (VM.buildFor32Addr()) {
      Offset pcThunkOffset;
      pcThunkOffset = OutOfLineMachineCode.pcThunkInstructionsField[destReg.value()].getOffset();
      emitCALL_Abs(Magic.getTocPointer().plus(pcThunkOffset));
      emitADD_Reg_Imm(destReg, -mi);
    } else {
      emitLEA_Reg_RegDisp_Quad(destReg, GPR.EIP, Offset.fromIntZeroExtend(Integer.MAX_VALUE));
      emitImm32(-mi, mi-4);
    }
  }

  /**
   * Make a forward reference and emit a long JMP
   * @param btarget optional
   * @return a forward reference for patching later
   */
  public final ForwardReference generatePendingJMP(int btarget) {
    int miStart = mi;
    ForwardReference r = new ForwardReference.UnconditionalBranch(mi, btarget);
    setMachineCodes(mi++, (byte) 0xE9);
    mi += 4; // leave space for displacement
    if (lister != null) lister.I(miStart, "JMP", 0);
    return r;
  }
  // END OSR SUPPORT //

  /**
   * Make the given unconditional branch branch to the current
   * generated instruction.  It is the client's responsibility to
   * ensure the given source index really does contain an
   * unconditional branch.
   *
   * @param sourceIndex the machine code offset of the unconditional
   *          branch to patch.
   */
  public final void patchUnconditionalBranch (int sourceIndex) {
    if (VM.AlignmentChecking || isHotCode()) {
      // force 4byte alignment here
      emitNOP((4 - mi) & 3);
    }
    if (lister != null) lister.comefrom(mi, sourceIndex);
    int relOffset = mi - (sourceIndex+5);
    sourceIndex++; // skip the op code
    emitImm32(relOffset, sourceIndex);
  }

  /**
   * Make the given conditional branch branch to the current
   * generated instruction.  It is the client's responsibility to
   * ensure the given source index really does contain an
   * conditional branch.
   *
   * @param sourceIndex the machine code offset of the conditional
   *          branch to patch.
   */
  public final void patchConditionalBranch (int sourceIndex) {
    if (VM.AlignmentChecking || isHotCode()) {
      // force 4byte alignment here
      emitNOP((4 - mi) & 3);
    }
    if (lister != null) lister.comefrom(mi, sourceIndex);
    int relOffset = mi - (sourceIndex+6);
    sourceIndex += 2; // skip the (two byte) op code
    emitImm32(relOffset, sourceIndex);
  }

  /**
   * Make the given unconditional branch branch to the current
   * generated instruction.  It is the client's responsibility to
   * ensure the given source index really does contain an
   * unconditional branch.  This instruction requires that the branch
   * have been generated with an 8 bit offset.
   *
   * @param sourceIndex the machine code offset of the unconditional
   *          branch to patch.
   */
  public final void patchShortBranch (int sourceIndex) {
    if (VM.AlignmentChecking || isHotCode()) {
      // force 4byte alignment here
      emitNOP((4 - mi) & 3);
    }
    if (lister != null) lister.comefrom(mi, sourceIndex);
    int relOffset = mi - (sourceIndex+2);
    if (VM.VerifyAssertions) VM._assert(fits(relOffset, 8), "offset too large: "+relOffset);
    sourceIndex++; // skip the op code
    emitImm8((byte)relOffset, sourceIndex);
  }

  /////////////////////////////////////
  // table switch support /////////////
  /////////////////////////////////////

  /**
   * An OFFSET instruction is not really an instruction; it is rather
   * an address (of an instruction) that is written into the binary
   * code.  These are used to build a table of addresses for table
   * switches.  The code for tableswitches first calculates the address of the
   * start of the method. Using this address a branch relative to the start
   * of the method is computed by loading the offset from the start of the
   * method for a particular switch case. The OFFSET instruction is encoding
   * one value in the table.
   *
   * This mechanism assumes code for emitting tableswitch looks as
   * follows; it is not very nice, but is improved on X86 64 with the addition
   * of RIP displacement addressing. The GNU tools generate something.
   * Note that default cases must be handled separately. </P>
   *
   * <PRE>
   *     T0 = getPCThunk() or RIP less offset from start of method
   *     T0 += [T0 + m<<2 + tableDisplacement]
   *     JMP T0
   * tableDisplacement:
   *     OFFSET 0 (case 0 target)
   *     OFFSET 1 (case 1 target)
   *     ...
   *     OFFSET n (case n target)
   * </PRE>
   *
   * @see #patchSwitchCase
   *
   * @param c the table entry being emitted (i.e. the value of the
   * switch expression corresponding to this target)
   * @param mTarget the method-relative target offset
   * @param bTarget the label associated with the branch target instrucion
   */
  public final void emitOFFSET_Imm_ImmOrLabel(int c, int mTarget, int bTarget) {
    int miStart = mi;
    if (0 < mTarget) { // resolved (backward) reference
      emitImm32(mTarget);
      if (lister != null) lister.I(miStart, "DATA", mTarget);
    } else {        // unresolved forward reference
      ForwardReference r =  new ForwardReference.SwitchCase(mi, bTarget);
      forwardRefs = ForwardReference.enqueue(forwardRefs, r);
      emitImm32(c);
      if (lister != null) lister.I(miStart, "DATA", c);
    }
  }

  /**
   * Patch a tableswitch offset table entry at the given source
   * index.  This method resolves the table entry at the given source
   * index to point to the current instruction plus an aligning NOP.
   *
   * @see #emitOFFSET_Imm_ImmOrLabel
   *
   * @param sourceIndex the location of the offset to patch
   */
  public final void patchSwitchCase (int sourceIndex) {
    if (VM.AlignmentChecking || isHotCode()) {
      // force 4byte alignment here
      emitNOP((4 - mi) & 3);
    }
    if (lister != null) lister.comefrom(mi, sourceIndex);
    int c = 0;
    c |= (machineCodes[sourceIndex+0] & 0xFF) <<  0;
    c |= (machineCodes[sourceIndex+1] & 0xFF) <<  8;
    c |= (machineCodes[sourceIndex+2] & 0xFF) << 16;
    c |= (machineCodes[sourceIndex+3] & 0xFF) << 24;  // c = case index
    emitImm32(mi, sourceIndex); // write mi to sourceIndex
  }

  /**
   * Patch the instruction that will load the displacement to the offset table
   * from the start of the method assuming that the next code to be created is
   * the offset table.
   *
   * @param toPatchAddress the address of the instruction that performs the
   *    displacement load
   */
  public final void patchSwitchTableDisplacement(int toPatchAddress) {
    if (VM.buildFor32Addr()) {
      // the instruction to patch is an reg = [reg + idx<<scale + disp]
      emitImm32(mi, toPatchAddress+3);
    } else {
      // the instruction to patch is an reg = [reg + idx<<scale + disp]
      emitImm32(mi, toPatchAddress+3);
    }
  }

  /////////////////////////////////////
  // instructions (hand coded)       //
  /////////////////////////////////////

  /**
   * Generate a bswap on a register. That is,
   * <PRE>
   * bswap reg
   * </PRE>
   *
   * @param reg register to operate upon
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitBSWAP_Reg(GPR reg) {
    int miStart = mi;
    generateREXprefix(false, null, null, reg);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) (0xC8 | (reg.value() & 7)));
    if (lister != null) lister.R(miStart, "bswap", reg);
  }

  /**
   * Generate a bswap on a quad register. That is,
   * <PRE>
   * bswap reg
   * </PRE>
   *
   * @param reg register to operate upon
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitBSWAP_Reg_Quad(GPR reg) {
    int miStart = mi;
    generateREXprefix(true, null, null, reg);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) (0xC8 | (reg.value() & 7)));
    if (lister != null) lister.R(miStart, "bswap", reg);
  }

  /**
   * Conditionally move the source to the destination, i.e.
   * <PRE>
   * if (cond) dst = src
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2,3})
  public final void emitCMOV_Cond_Reg_Reg(byte cond, GPR dst, GPR src) {
    int miStart = mi;
    generateREXprefix(false, dst, null, src);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x40, cond);
    emitRegRegOperands(src, dst);
    if (lister != null) lister.RR(miStart, "CMOV" + CONDITION[cond], dst, src);
  }

  /**
   * Conditionally move the source to the destination, i.e.
   * <PRE>
   * if (cond) dst = [src + disp]
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2,3})
  public final void emitCMOV_Cond_Reg_RegDisp(byte cond, GPR dst, GPR src, Offset disp) {
    int miStart = mi;
    generateREXprefix(false, dst, null, src);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x40, cond);
    emitRegDispRegOperands(src, disp, dst);
    if (lister != null) lister.RRD(miStart, "CMOV" + CONDITION[cond], dst, src, disp);
  }

  /**
   * Conditionally move the source to the destination, i.e.
   * <PRE>
   * if (cond) dst = [src]
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2,3})
  public final void emitCMOV_Cond_Reg_RegInd(byte cond, GPR dst, GPR src) {
    int miStart = mi;
    generateREXprefix(false, dst, null, src);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x40, cond);
    emitRegIndirectRegOperands(src, dst);
    if (lister != null) lister.RRN(miStart, "CMOV" + CONDITION[cond], dst, src);
  }

  /**
   * Conditionally move the source to the destination, i.e.
   * <PRE>
   * if (cond) dst = [index2<<scale2 + disp2]
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2,3})
  public final void emitCMOV_Cond_Reg_RegOff(byte cond, GPR dst, GPR index2, short scale2, Offset disp2) {
    int miStart = mi;
    generateREXprefix(false, dst, index2, null);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x40, cond);
    emitRegOffRegOperands(index2, scale2, disp2, dst);
    if (lister != null) lister.RRFD(miStart, "CMOV" + CONDITION[cond], dst, index2, scale2, disp2);
  }

  /**
   * Conditionally move the source to the destination, i.e.
   * <PRE>
   * if (cond) dst = [disp2]
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2})
  public final void emitCMOV_Cond_Reg_Abs(byte cond, GPR dst, Address disp2) {
    int miStart = mi;
    generateREXprefix(false, dst, null, null);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x40, cond);
    emitAbsRegOperands(disp2, dst);
    if (lister != null) lister.RRA(miStart, "CMOV" + CONDITION[cond], dst, disp2);
  }

  /**
   * Conditionally move the source to the destination, i.e.
   * <PRE>
   * if (cond) dst = [base2 + index2<<scale2 + disp2]
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2,3,4})
  public final void emitCMOV_Cond_Reg_RegIdx(byte cond, GPR dst, GPR base2, GPR index2, short scale2, Offset disp2) {
    int miStart = mi;
    generateREXprefix(false, dst, index2, base2);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x40, cond);
    emitSIBRegOperands(base2, index2, scale2, disp2, dst);
    if (lister != null) lister.RRXD(miStart, "CMOV" + CONDITION[cond], dst, base2, index2, scale2, disp2);
  }

  /**
   * Set destination to zero or one, if the given condition is false
   * or true, respectively.  That is,
   * <PRE>
   * dst = (cond)? 1: 0
   * </PRE>
   *
   * @param cond the condition to be tested
   * @param dst the destination register
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2})
  public final void emitSET_Cond_Reg_Byte(byte cond, GPR dst) {
    int miStart = mi;
    generateREXprefix(false, null, null, dst);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x90, cond);
    emitRegRegOperands(dst, EAX /* UNUSED */);
    if (lister != null) lister.R(miStart, "SET" + CONDITION[cond], dst);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2})
  public final void emitSET_Cond_RegDisp_Byte(byte cond, GPR dst, Offset disp) {
    int miStart = mi;
    generateREXprefix(false, null, null, dst);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x90, cond);
    emitRegDispRegOperands(dst, disp, EAX /* UNUSED */);
    if (lister != null) lister.RD(miStart, "SET" + CONDITION[cond], dst, disp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2})
  public final void emitSET_Cond_RegInd_Byte(byte cond, GPR dst) {
    int miStart = mi;
    generateREXprefix(false, null, null, dst);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x90, cond);
    emitRegIndirectRegOperands(dst, EAX /* UNUSED */);
    if (lister != null) lister.RN(miStart, "SET" + CONDITION[cond], dst);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2,3})
  public final void emitSET_Cond_RegIdx_Byte(byte cond, GPR base, GPR index, short scale, Offset disp) {
    int miStart = mi;
    generateREXprefix(false, null, index, base);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x90, cond);
    emitSIBRegOperands(base, index, scale, disp, EAX /* UNUSED */);
    if (lister != null) lister.RXD(miStart, "SET" + CONDITION[cond], base, index, scale, disp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2})
  public final void emitSET_Cond_RegOff_Byte(byte cond, GPR index, short scale, Offset disp) {
    int miStart = mi;
    generateREXprefix(false, null, index, null);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x90, cond);
    emitRegOffRegOperands(index, scale, disp, EAX /* UNUSED */);
    if (lister != null) lister.RFD(miStart, "SET" + CONDITION[cond], index, scale, disp);
  }

  @Inline
  public final void emitSET_Cond_Abs_Byte(byte cond, Address disp) {
    int miStart = mi;
    generateREXprefix(false, null, null, null);
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x90, cond);
    emitAbsRegOperands(disp, EAX /* UNUSED */);
    if (lister != null) lister.RA(miStart, "SET" + CONDITION[cond], disp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_Reg(GPR dstReg, GPR srcReg) {
    int miStart = mi;
    generateREXprefix(false, dstReg, null, srcReg);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitRegRegOperands(srcReg, dstReg);
    if (lister != null) lister.RR(miStart, "IMUL", dstReg, srcReg);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_RegInd(GPR dstReg, GPR srcBase) {
    int miStart = mi;
    generateREXprefix(false, dstReg, null, srcBase);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitRegIndirectRegOperands(srcBase, dstReg);
    if (lister != null) lister.RRN(miStart, "IMUL", dstReg, srcBase);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_RegDisp(GPR dstReg, GPR srcBase, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(false, dstReg, null, srcBase);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitRegDispRegOperands(srcBase, srcDisp, dstReg);
    if (lister != null) lister.RRD(miStart, "IMUL", dstReg, srcBase, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_RegOff(GPR dstReg, GPR srcIndex, short srcScale, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(false, dstReg, srcIndex, null);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitRegOffRegOperands(srcIndex, srcScale, srcDisp, dstReg);
    if (lister != null) lister.RRFD(miStart, "IMUL", dstReg, srcIndex, srcScale, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitIMUL2_Reg_Abs(GPR dstReg, Address srcDisp) {
    int miStart = mi;
    generateREXprefix(false, dstReg, null, null);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitAbsRegOperands(srcDisp, dstReg);
    if (lister != null) lister.RRA(miStart, "IMUL", dstReg, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_RegIdx(GPR dstReg, GPR srcBase, GPR srcIndex, short srcScale, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(false, dstReg, srcIndex, srcBase);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitSIBRegOperands(srcBase, srcIndex, srcScale, srcDisp, dstReg);
    if (lister != null) lister.RRXD(miStart, "IMUL", dstReg, srcBase, srcIndex, srcScale, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitIMUL2_Reg_Imm(GPR dstReg, int imm) {
    int miStart = mi;
    generateREXprefix(false, dstReg, null, null);
    if (fits(imm,8)) {
      setMachineCodes(mi++, (byte) 0x6B);
      emitRegRegOperands(dstReg, dstReg);
      emitImm8((byte)imm);
    } else {
      setMachineCodes(mi++, (byte) 0x69);
      emitRegRegOperands(dstReg, dstReg);
      emitImm32(imm);
    }
    if (lister != null) lister.RI(miStart, "IMUL", dstReg, imm);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_Reg_Quad(GPR dstReg, GPR srcReg) {
    int miStart = mi;
    generateREXprefix(true, dstReg, null, srcReg);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitRegRegOperands(srcReg, dstReg);
    if (lister != null) lister.RR(miStart, "IMUL", dstReg, srcReg);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_RegInd_Quad(GPR dstReg, GPR srcBase) {
    int miStart = mi;
    generateREXprefix(true, dstReg, null, srcBase);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitRegIndirectRegOperands(srcBase, dstReg);
    if (lister != null) lister.RRN(miStart, "IMUL", dstReg, srcBase);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_RegDisp_Quad(GPR dstReg, GPR srcBase, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(true, dstReg, null, srcBase);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitRegDispRegOperands(srcBase, srcDisp, dstReg);
    if (lister != null) lister.RRD(miStart, "IMUL", dstReg, srcBase, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_RegOff_Quad(GPR dstReg, GPR srcIndex, short srcScale, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(true, dstReg, srcIndex, null);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitRegOffRegOperands(srcIndex, srcScale, srcDisp, dstReg);
    if (lister != null) lister.RRFD(miStart, "IMUL", dstReg, srcIndex, srcScale, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitIMUL2_Reg_Abs_Quad(GPR dstReg, Address srcDisp) {
    int miStart = mi;
    generateREXprefix(true, dstReg, null, null);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitAbsRegOperands(srcDisp, dstReg);
    if (lister != null) lister.RRA(miStart, "IMUL", dstReg, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitIMUL2_Reg_RegIdx_Quad(GPR dstReg, GPR srcBase, GPR srcIndex, short srcScale, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(true, dstReg, srcIndex, srcBase);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xAF);
    emitSIBRegOperands(srcBase, srcIndex, srcScale, srcDisp, dstReg);
    if (lister != null) lister.RRXD(miStart, "IMUL", dstReg, srcBase, srcIndex, srcScale, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitIMUL2_Reg_Imm_Quad(GPR dstReg, int imm) {
    int miStart = mi;
    generateREXprefix(true, dstReg, null, null);
    if (fits(imm,8)) {
      setMachineCodes(mi++, (byte) 0x6B);
      emitRegRegOperands(dstReg, dstReg);
      emitImm8((byte)imm);
    } else {
      setMachineCodes(mi++, (byte) 0x69);
      emitRegRegOperands(dstReg, dstReg);
      emitImm32(imm);
    }
    if (lister != null) lister.RI(miStart, "IMUL", dstReg, imm);
  }

  // trap
  public final void emitINT_Imm (int v) {
    if (VM.VerifyAssertions) VM._assert(v <= 0xFF);
    int miStart = mi;
    if (v == 3) { // special case interrupt
      setMachineCodes(mi++, (byte) 0xCC);
    } else {
      setMachineCodes(mi++, (byte) 0xCD);
      setMachineCodes(mi++, (byte) v);
    }
    if (lister != null) lister.I(miStart, "INT", v);
  }

  /**
   * Conditionally branch to the given target, i.e.
   * <PRE>
   * if (cond) then IP = (instruction @ label)
   * </PRE>
   *
   * This emit method is expecting only a forward branch (that is
   * what the Label operand means); it creates a ForwardReference
   * to the given label, and puts it into the assembler's list of
   * references to resolve.  This emiiter knows it emits conditional
   * branches, so it uses ForwardReference.ConditionalBranch as the
   * forward reference type to create.
   *
   * All forward branches have a label as the branch target; clients
   * can arbirarily associate labels and instructions, but must be
   * consistent in giving the chosen label as the target of branches
   * to an instruction and calling resolveForwardBranches with the
   * given label immediately before emitting the target instruction.
   * See the header comments of ForwardReference for more details.
   *
   * @param cond the IA32 ISA condition code bits to mask into opcode
   * @param label the label associated with the branch target instrucion
   *
   * @see org.jikesrvm.compilers.common.assembler.ForwardReference.ConditionalBranch
   */
  public final void emitJCC_Cond_Label (byte cond, int label) {
    int miStart = mi;
    ForwardReference r =  new ForwardReference.ConditionalBranch(mi, label);
    forwardRefs = ForwardReference.enqueue(forwardRefs, r);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) (0x80 + cond));
    mi += 4; // leave space for displacement    TODO!! handle short branches
    if (lister != null) lister.I(miStart, "J" + CONDITION[cond], label);
  }

  /**
   * Conditionally branch to the given target, i.e.
   * <PRE>
   * if (cond) then IP = mTarget
   * </PRE>
   *
   * This emit method emits only backward branches (that is what
   * branching to an Imm operand means), so it simply writes the
   * appropriate binary code without bothering with the forward
   * reference mechanism.
   *
   * @param cond the IA32 ISA condition code bits to mask into opcode
   * @param mTarget the method-relative target offset
   */
  public final void emitJCC_Cond_Imm (byte cond, int mTarget) {
    int miStart = mi;
    int relOffset = mTarget - (mi + 1 + 1); // address relative to next instruction
    if (fits(relOffset, 8)) {
      emitCondOpByte((byte)0x70, cond);
      emitImm8((byte)relOffset);
    } else {
    setMachineCodes(mi++, (byte) 0x0F);
    emitCondOpByte((byte)0x80, cond);
    relOffset = mTarget - (mi + 4); // address relative to next instruction
    emitImm32(relOffset);
    }
    if (lister != null) lister.I(miStart, "J" + CONDITION[cond], relOffset);
  }

  /**
   * Conditionally branch to the given target, i.e.
   * <PRE>
   * if (cond) then IP = mTarget -or- (instruction @ bTarget)
   * </PRE>
   *
   * This emit method represents a branch that could be either
   * forward or backward; it simply calls either the Label or Imm
   * emit method.
   *
   * @see #emitJCC_Cond_Label
   * @see #emitJCC_Cond_Imm
   *
   * @param cond the IA32 ISA condition code bits to mask into opcode
   * @param mTarget the method-relative target offset
   * @param bTarget the label associated with the branch target instrucion
   */
  public final void emitJCC_Cond_ImmOrLabel (byte cond, int mTarget, int bTarget) {
    if (mTarget == 0) { // forward branch
      emitJCC_Cond_Label(cond, bTarget);
    } else { // backward branch
      emitJCC_Cond_Imm(cond, mTarget);
    }
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_RegDisp(GPR dstReg, GPR srcBase, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(false, dstReg, null, srcBase);
    setMachineCodes(mi++, (byte) 0x8D);
    emitRegDispRegOperands(srcBase, srcDisp, dstReg);
    if (lister != null) lister.RRD(miStart, "LEA", dstReg, srcBase, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_RegInd(GPR dstReg, GPR srcBase) {
    int miStart = mi;
    generateREXprefix(false, dstReg, null, srcBase);
    setMachineCodes(mi++, (byte) 0x8D);
    emitRegIndirectRegOperands(srcBase, dstReg);
    if (lister != null) lister.RRN(miStart, "LEA", dstReg, srcBase);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_RegOff(GPR dstReg, GPR srcIndex, short srcScale, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(false, dstReg, srcIndex, null);
    setMachineCodes(mi++, (byte) 0x8D);
    emitRegOffRegOperands(srcIndex, srcScale, srcDisp, dstReg);
    if (lister != null) lister.RRFD(miStart, "LEA", dstReg, srcIndex, srcScale, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_Abs(GPR dstReg, Address srcDisp) {
    int miStart = mi;
    generateREXprefix(false, dstReg, null, null);
    setMachineCodes(mi++, (byte) 0x8D);
    emitAbsRegOperands(srcDisp, dstReg);
    if (lister != null) lister.RRA(miStart, "LEA", dstReg, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_RegIdx(GPR dstReg, GPR srcBase, GPR srcIndex, short srcScale, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(false, dstReg, srcIndex, srcBase);
    setMachineCodes(mi++, (byte) 0x8D);
    emitSIBRegOperands(srcBase, srcIndex, srcScale, srcDisp, dstReg);
    if (lister != null) lister.RRXD(miStart, "LEA", dstReg, srcBase, srcIndex, srcScale, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_RegDisp_Quad(GPR dstReg, GPR srcBase, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(true, dstReg, null, srcBase);
    setMachineCodes(mi++, (byte) 0x8D);
    emitRegDispRegOperands(srcBase, srcDisp, dstReg);
    if (lister != null) lister.RRD(miStart, "LEA", dstReg, srcBase, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_RegInd_Quad(GPR dstReg, GPR srcBase) {
    int miStart = mi;
    generateREXprefix(true, dstReg, null, srcBase);
    setMachineCodes(mi++, (byte) 0x8D);
    emitRegIndirectRegOperands(srcBase, dstReg);
    if (lister != null) lister.RRN(miStart, "LEA", dstReg, srcBase);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_RegOff_Quad(GPR dstReg, GPR srcIndex, short srcScale, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(true, dstReg, srcIndex, null);
    setMachineCodes(mi++, (byte) 0x8D);
    emitRegOffRegOperands(srcIndex, srcScale, srcDisp, dstReg);
    if (lister != null) lister.RRFD(miStart, "LEA", dstReg, srcIndex, srcScale, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_Abs_Quad(GPR dstReg, Address srcDisp) {
    int miStart = mi;
    generateREXprefix(true, dstReg, null, null);
    setMachineCodes(mi++, (byte) 0x8D);
    emitAbsRegOperands(srcDisp, dstReg);
    if (lister != null) lister.RRA(miStart, "LEA", dstReg, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitLEA_Reg_RegIdx_Quad(GPR dstReg, GPR srcBase, GPR srcIndex, short srcScale, Offset srcDisp) {
    int miStart = mi;
    generateREXprefix(true, dstReg, srcIndex, srcBase);
    setMachineCodes(mi++, (byte) 0x8D);
    emitSIBRegOperands(srcBase, srcIndex, srcScale, srcDisp, dstReg);
    if (lister != null) lister.RRXD(miStart, "LEA", dstReg, srcBase, srcIndex, srcScale, srcDisp);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitMOV_Reg_Imm(GPR dstReg, int imm) {
    int miStart = mi;
    generateREXprefix(false, null, null, dstReg);
    setMachineCodes(mi++, (byte) (0xB8 | dstReg.value()));
    emitImm32(imm);
    if (lister != null) lister.RI(miStart, "MOV", dstReg, imm);
  }

  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitMOV_Reg_Imm_Quad(GPR dstReg, long imm) {
    int miStart = mi;
    generateREXprefix(true, null, null, dstReg);
    setMachineCodes(mi++, (byte) (0xB8 | dstReg.value()));
    emitImm64(imm);
    if (lister != null) lister.RI(miStart, "MOV", dstReg, imm);
  }

  /** pop address and goto it */
  public final void emitRET () {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0xC3);
    if (lister != null) lister.OP(miStart, "RET");
  }

  /** pop address and goto it, pop parameterBytes additional bytes */
  public final void emitRET_Imm (int parameterBytes) {
    int miStart = mi;
    if (parameterBytes == 0) {
      setMachineCodes(mi++, (byte) 0xC3);
      if (lister != null) lister.OP(miStart, "RET");
    } else {
      setMachineCodes(mi++, (byte) 0xC2);
      emitImm16(parameterBytes);
      if (VM.VerifyAssertions) VM._assert ((parameterBytes & 0xffff0000) == 0);
      if (lister != null) lister.I(miStart, "RET", parameterBytes);
    }
  }

  /** allocate stack frame for procedure */
  public final void emitENTER_Imm (int frameSize) {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0xC8);
    emitImm16(frameSize);
    setMachineCodes(mi++, (byte) 0x0);
    if (lister != null) lister.I(miStart, "ENTER", frameSize);
  }

  /** sign extends EAX into EDX */
  public final void emitCDQ () {
    int miStart = mi;
    setMachineCodes(mi++, (byte)0x99);
    if (lister != null) lister.OP(miStart, "CDQ");
  }

  /** sign extends RAX into RDX */
  public final void emitCDO () {
    int miStart = mi;
    generateREXprefix(true, null, null, null);
    setMachineCodes(mi++, (byte)0x99);
    if (lister != null) lister.OP(miStart, "CDO");
  }

  /** sign extends EAX into RDX */
  public final void emitCDQE () {
    int miStart = mi;
    generateREXprefix(true, null, null, null);
    setMachineCodes(mi++, (byte)0x98);
    if (lister != null) lister.OP(miStart, "CDQE");
  }

  /**
   * Read time stamp into edx:eax, on Linux this appears to be unprivileged.
   * <pre>
   * edx:eax <- time stamp counter
   * </pre>
   */
  public final void emitRDTSC() {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0x31);
    if (lister != null) lister.OP(miStart, "RDTSC");
  }

  /** software prefetch of value in EDI */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitPREFETCHNTA_RegInd(GPR srcReg) {
    if (VM.VerifyAssertions) VM._assert(srcReg == EDI);
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++,(byte) 0x18);
    emitRegRegOperands(GPR.getForOpcode(0), GPR.getForOpcode(0));
    if (lister != null) lister.R(miStart, "PREFETCHNTA", srcReg);
  }

  /** Suggest to process that a a compare for a spin lock has just failed */
  public final void emitPAUSE () {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0xF3);
    setMachineCodes(mi++,(byte) 0x90);
    if (lister != null) lister.OP(miStart, "PAUSE");
  }

  /**
   * Compare and exchange 8 bytes
   * <PRE>
   * cmpxchg8b [dst + disp]
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitCMPXCHG8B_RegDisp(GPR base, Offset disp) {
    int miStart = mi;
    generateREXprefix(false, null, null, base);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xC7);
    emitRegDispRegOperands(base, disp, GPR.getForOpcode(1));
    if (lister != null) lister.RD(miStart, "CMPXCHG8B" , base, disp);
  }

  /**
   * Compare and exchange 8 bytes
   * <PRE>
   * cmpxchg8b [dst]
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitCMPXCHG8B_RegInd(GPR base) {
    int miStart = mi;
    generateREXprefix(false, null, null, base);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xC7);
    emitRegIndirectRegOperands(base, GPR.getForOpcode(1));
    if (lister != null) lister.R(miStart, "CMPXCHG8B" , base);
  }

  /**
   * Compare and exchange 8 bytes
   * <PRE>
   * cmpxchg8b [index2<<scale2 + disp2]
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitCMPXCHG8B_RegOff(GPR index2, short scale2, Offset disp2) {
    int miStart = mi;
    generateREXprefix(false, null, index2, null);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xC7);
    emitRegOffRegOperands(index2, scale2, disp2, GPR.getForOpcode(1));
    if (lister != null) lister.RFD(miStart, "CMPXCHG8B", index2, scale2, disp2);
  }

  /**
   * Compare and exchange 8 bytes
   * <PRE>
   * cmpxchg8b [base + index2<<scale2 + disp2]
   * </PRE>
   */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitCMPXCHG8B_RegIdx(GPR base2, GPR index2, short scale2, Offset disp2) {
    int miStart = mi;
    generateREXprefix(false, null, index2, base2);
    setMachineCodes(mi++, (byte) 0x0F);
    setMachineCodes(mi++, (byte) 0xC7);
    emitSIBRegOperands(base2, index2, scale2, disp2, GPR.getForOpcode(1));
    if (lister != null) lister.RXD(miStart, "CMPXCHG8B", base2, index2, scale2, disp2);
  }

  /** Store AH into Flags */
  public final void emitSAHF () {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0x9E);
    if (lister != null) lister.OP(miStart, "SAHF");
  }

  /**
   * Emit NOP instruction
   *
   * @param length size of NOP instruction required
   */
  public final void emitNOP (int length) {
    int miStart = mi;
    switch (length) {
    case 0:
      break;
    case 1:
      setMachineCodes(mi++, (byte) 0x90);
      break;
    case 2:
      setMachineCodes(mi++, (byte) 0x66);
      setMachineCodes(mi++, (byte) 0x90);
      break;
    case 3:
      setMachineCodes(mi++, (byte) 0x0F);
      setMachineCodes(mi++, (byte) 0x1F);
      setMachineCodes(mi++, (byte) 0x00);
      break;
    case 4:
      setMachineCodes(mi++, (byte) 0x0F);
      setMachineCodes(mi++, (byte) 0x1F);
      setMachineCodes(mi++, (byte) 0x40);
      setMachineCodes(mi++, (byte) 0x00);
      break;
    case 5:
      setMachineCodes(mi++, (byte) 0x0F);
      setMachineCodes(mi++, (byte) 0x1F);
      setMachineCodes(mi++, (byte) 0x44);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      break;
    case 6:
      setMachineCodes(mi++, (byte) 0x66);
      setMachineCodes(mi++, (byte) 0x0F);
      setMachineCodes(mi++, (byte) 0x1F);
      setMachineCodes(mi++, (byte) 0x44);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      break;
    case 7:
      setMachineCodes(mi++, (byte) 0x0F);
      setMachineCodes(mi++, (byte) 0x1F);
      setMachineCodes(mi++, (byte) 0x80);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      break;
    case 8:
      setMachineCodes(mi++, (byte) 0x0F);
      setMachineCodes(mi++, (byte) 0x1F);
      setMachineCodes(mi++, (byte) 0x84);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      break;
    case 9:
      setMachineCodes(mi++, (byte) 0x66);
      setMachineCodes(mi++, (byte) 0x0F);
      setMachineCodes(mi++, (byte) 0x1F);
      setMachineCodes(mi++, (byte) 0x84);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      setMachineCodes(mi++, (byte) 0x00);
      break;
    default:
      throw new Error("Unexpected NOP length "+length);
    }
    if (lister != null) lister.OP(miStart, "NOP");
  }

  ////////////////////////////////////////////
  // hand-coded floating point instructions //
  ////////////////////////////////////////////

  /**
   * Empty MMX technology state
   * <PRE>
   * emms
   * </PRE>
   */
  public final void emitEMMS() {
      int miStart = mi;
      setMachineCodes(mi++, (byte) 0x0F);
      setMachineCodes(mi++, (byte) 0x77);
      if (lister != null) lister.OP(miStart, "EMMS");
  }

  /** x87 floating point conditional moves */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={2,3})
  public final void emitFCMOV_Cond_Reg_Reg(byte cond, FPR reg1, FPR reg2) {
    int miStart = mi;
    if (VM.VerifyAssertions) VM._assert(reg1 == FP0);
    switch (cond) {
      case LLT:
        setMachineCodes(mi++, (byte) 0xDA);
        setMachineCodes(mi++, (byte) (0xC0 + reg2.value()));
        break;
      case EQ:
        setMachineCodes(mi++, (byte) 0xDA);
        setMachineCodes(mi++, (byte) (0xC8 + reg2.value()));
        break;
      case LLE:
        setMachineCodes(mi++, (byte) 0xDA);
        setMachineCodes(mi++, (byte) (0xD0 + reg2.value()));
        break;
      case PE:
        setMachineCodes(mi++, (byte) 0xDA);
        setMachineCodes(mi++, (byte) (0xD8 + reg2.value()));
        break;
      case LGE:
        setMachineCodes(mi++, (byte) 0xDB);
        setMachineCodes(mi++, (byte) (0xC0 + reg2.value()));
        break;
      case NE:
        setMachineCodes(mi++, (byte) 0xDB);
        setMachineCodes(mi++, (byte) (0xC8 + reg2.value()));
        break;
      case LGT:
        setMachineCodes(mi++, (byte) 0xDB);
        setMachineCodes(mi++, (byte) (0xD0 + reg2.value()));
        break;
      case PO:
        setMachineCodes(mi++, (byte) 0xDB);
        setMachineCodes(mi++, (byte) (0xD8 + reg2.value()));
        break;
      default:
        if (VM.VerifyAssertions) VM._assert(VM.NOT_REACHED);
    }
    if (lister != null) lister.RR(miStart, "FCMOV" + CONDITION[cond], reg1, reg2);
  }

  /** x87 floating point push of ST(i) into ST(0) */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitFLD_Reg_Reg(FPR destReg, FPR srcReg) {
    int miStart = mi;
    if (VM.VerifyAssertions) VM._assert(destReg == FP0);
    setMachineCodes(mi++, (byte) 0xD9);
    setMachineCodes(mi++, (byte) (0xC0 + srcReg.value()));
    if (lister != null) lister.R(miStart, "FLD", srcReg);
  }

  // floating point copy of ST(0) into ST(I)
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitFST_Reg_Reg(FPR destReg, FPR srcReg) {
    int miStart = mi;
    if (VM.VerifyAssertions) VM._assert(srcReg == FP0);
    setMachineCodes(mi++, (byte) 0xDD);
    setMachineCodes(mi++, (byte) (0xD0 + destReg.value()));
    if (lister != null) lister.R(miStart, "FST", destReg);
  }

  // floating point pop of ST(0) into ST(I)
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitFSTP_Reg_Reg(FPR destReg, FPR srcReg) {
    int miStart = mi;
    if (VM.VerifyAssertions) VM._assert(srcReg == FP0);
    setMachineCodes(mi++, (byte) 0xDD);
    setMachineCodes(mi++, (byte) (0xD8 + destReg.value()));
    if (lister != null) lister.R(miStart, "FST", destReg);
  }

  // Change Sign: Top of FPU register stack -= Top og FPU register stack
  public final void emitFCHS () {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0xD9);
    setMachineCodes(mi++, (byte) 0xE0);
    if (lister != null) lister.OP(miStart, "FADD32");
  }

  public final void emitFUCOMPP () {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0xDA);
    setMachineCodes(mi++, (byte) 0xE9);
    if (lister != null) lister.OP(miStart, "FUCOMPP");
  }

  // Store Status Word into AX register/noexecptions
  public final void emitFNSTSW () {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0xDF);
    setMachineCodes(mi++, (byte) 0xE0);
    if (lister != null) lister.OP(miStart, "FNSTSW");
  }

  // Real Remainder:
  // Top of FPU register stack <- ST(0) - (Q*ST(1)
  // Q is the interger value obtained from truncating
  // ST(0)/ST(1) toward 0
  public final void emitFPREM () {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0xD9);
    setMachineCodes(mi++, (byte) 0xF8);
    if (lister != null) lister.OP(miStart, "FPREM");
  }

  // Blow away floating point state
  public final void emitFINIT() {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0x9B);
    setMachineCodes(mi++, (byte) 0xDB);
    setMachineCodes(mi++, (byte) 0xE3);
    if (lister != null) lister.OP(miStart, "FINIT");
  }

  // Blow away floating point state
  // Pending exceptions??? Don't tell me about pending exceptions!!
  public final void emitFNINIT() {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0xDB);
    setMachineCodes(mi++, (byte) 0xE3);
    if (lister != null) lister.OP(miStart, "FNINIT");
  }

  /** Declare we are no longer using FP register */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1})
  public final void emitFFREE_Reg(FPR reg) {
    int miStart = mi;
    setMachineCodes(mi++, (byte) 0xDD);
    setMachineCodes(mi++, (byte) ( (byte)0xC0 + reg.value() ));
    if (lister != null) lister.R(miStart, "FFREE", reg);
  }

  /** The dreaded FXCH (symbol of all that's wrong with x87 floating point) */
  @Inline(value=Inline.When.ArgumentsAreConstant, arguments={1,2})
  public final void emitFXCH_Reg_Reg(FPR regOne, FPR regTwo) {
    int miStart = mi;

    // at least one reg must not be FP0
    FPR nonZeroReg = FP0; // :)
    if (regOne == FP0 && regTwo == FP0)
      // do nothing; this is stupid
      return;
    else if (regOne == FP0 && regTwo != FP0)
      nonZeroReg = regTwo;
    else if (regTwo == FP0 && regOne != FP0)
      nonZeroReg = regOne;

    // if not, bad instruction, so die
    if (nonZeroReg == FP0)
      VM._assert(false, "FXCH of " + regOne + ", " + regTwo);

    // generate it, with special case (of course) for FP1
    setMachineCodes(mi++, (byte) 0xD9);
    if (nonZeroReg == FP1)
      setMachineCodes(mi++, (byte) 0xC9);
    else
      setMachineCodes(mi++, (byte) (0xC8 | nonZeroReg.value()));

    // list it
    if (lister != null) lister.R(miStart, "FXCH", nonZeroReg);
  }

  /*
   * BELOW HERE ARE AUTOMATICALLY-GENERATED INSTRUCTIONS.  DO NOT EDIT.
   *
   * These instructions are generated by genAssembler.sh in the
   * src-generated/ia32-assembler directory.  Please make all needed
   * edits to that script.
   */
