#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f2d1b6d140 .scope module, "test" "test" 2 47;
 .timescale 0 0;
v000001f2d1bd3f40_0 .var/s "A", 3 0;
v000001f2d1bd2960_0 .var/s "B", 3 0;
v000001f2d1bd2aa0_0 .var "Clock", 0 0;
v000001f2d1bd3900_0 .var "Load", 0 0;
v000001f2d1bd20a0_0 .net/s "S", 3 0, L_000001f2d1b6be60;  1 drivers
S_000001f2d1b6d2d0 .scope module, "add" "adder" 2 51, 2 3 0, S_000001f2d1b6d140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "S";
    .port_info 3 /INPUT 1 "Load";
    .port_info 4 /INPUT 1 "Clock";
v000001f2d1bd2320_0 .net "Clock", 0 0, v000001f2d1bd2aa0_0;  1 drivers
v000001f2d1bd3040_0 .net "Load", 0 0, v000001f2d1bd3900_0;  1 drivers
v000001f2d1bd2f00_0 .net "PO", 3 0, L_000001f2d1b6c090;  1 drivers
v000001f2d1bd2140_0 .net "S", 3 0, L_000001f2d1b6be60;  alias, 1 drivers
v000001f2d1bd21e0_0 .net "SI", 0 0, L_000001f2d1bd3cc0;  1 drivers
v000001f2d1bd2280_0 .net "SO1", 0 0, L_000001f2d1bd3d60;  1 drivers
v000001f2d1bd3ea0_0 .net "SO2", 0 0, L_000001f2d1bd2a00;  1 drivers
v000001f2d1bd2fa0_0 .net "x", 3 0, v000001f2d1bd3f40_0;  1 drivers
v000001f2d1bd2b40_0 .net "y", 3 0, v000001f2d1bd2960_0;  1 drivers
S_000001f2d1b7a790 .scope module, "r1" "shiftreg" 2 8, 2 18 0, S_000001f2d1b6d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SI";
    .port_info 1 /INPUT 4 "PI";
    .port_info 2 /OUTPUT 1 "SO";
    .port_info 3 /OUTPUT 4 "PO";
    .port_info 4 /INPUT 1 "Clock";
    .port_info 5 /INPUT 1 "Load";
L_000001f2d1b6be60 .functor BUFZ 4, v000001f2d1b7ab00_0, C4<0000>, C4<0000>, C4<0000>;
v000001f2d1b6d460_0 .net "Clock", 0 0, v000001f2d1bd2aa0_0;  alias, 1 drivers
v000001f2d1b7a920_0 .net "Load", 0 0, v000001f2d1bd3900_0;  alias, 1 drivers
v000001f2d1b7a9c0_0 .net "PI", 3 0, v000001f2d1bd3f40_0;  alias, 1 drivers
v000001f2d1b7aa60_0 .net "PO", 3 0, L_000001f2d1b6be60;  alias, 1 drivers
v000001f2d1b7ab00_0 .var "R", 3 0;
v000001f2d1b77ab0_0 .net "SI", 0 0, L_000001f2d1bd3cc0;  alias, 1 drivers
v000001f2d1bc9080_0 .net "SO", 0 0, L_000001f2d1bd3d60;  alias, 1 drivers
E_000001f2d1b69fd0 .event negedge, v000001f2d1b6d460_0;
L_000001f2d1bd3d60 .part v000001f2d1b7ab00_0, 0, 1;
S_000001f2d1b77b50 .scope module, "r2" "shiftreg" 2 9, 2 18 0, S_000001f2d1b6d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SI";
    .port_info 1 /INPUT 4 "PI";
    .port_info 2 /OUTPUT 1 "SO";
    .port_info 3 /OUTPUT 4 "PO";
    .port_info 4 /INPUT 1 "Clock";
    .port_info 5 /INPUT 1 "Load";
L_000001f2d1b6c090 .functor BUFZ 4, v000001f2d1bc9120_0, C4<0000>, C4<0000>, C4<0000>;
v000001f2d1bc9760_0 .net "Clock", 0 0, v000001f2d1bd2aa0_0;  alias, 1 drivers
v000001f2d1bc93a0_0 .net "Load", 0 0, v000001f2d1bd3900_0;  alias, 1 drivers
v000001f2d1bc9800_0 .net "PI", 3 0, v000001f2d1bd2960_0;  alias, 1 drivers
v000001f2d1bc9440_0 .net "PO", 3 0, L_000001f2d1b6c090;  alias, 1 drivers
v000001f2d1bc9120_0 .var "R", 3 0;
L_000001f2d1bd4068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2d1bc9620_0 .net "SI", 0 0, L_000001f2d1bd4068;  1 drivers
v000001f2d1bc98a0_0 .net "SO", 0 0, L_000001f2d1bd2a00;  alias, 1 drivers
L_000001f2d1bd2a00 .part v000001f2d1bc9120_0, 0, 1;
S_000001f2d1b77ce0 .scope module, "sa" "serial_adder" 2 10, 2 36 0, S_000001f2d1b6d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /INPUT 1 "Clear";
v000001f2d1bc99e0_0 .net "C", 0 0, L_000001f2d1bd23c0;  1 drivers
v000001f2d1bc9c60_0 .net "C1", 0 0, L_000001f2d1bd2460;  1 drivers
v000001f2d1bc91c0_0 .net "Clear", 0 0, v000001f2d1bd3900_0;  alias, 1 drivers
v000001f2d1bc9260_0 .net "Clock", 0 0, v000001f2d1bd2aa0_0;  alias, 1 drivers
v000001f2d1bc9300_0 .var "D", 0 0;
v000001f2d1bc94e0_0 .net "S", 0 0, L_000001f2d1bd3cc0;  alias, 1 drivers
L_000001f2d1bd40f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2d1bc9b20_0 .net *"_ivl_10", 0 0, L_000001f2d1bd40f8;  1 drivers
v000001f2d1bc9a80_0 .net *"_ivl_11", 1 0, L_000001f2d1bd3680;  1 drivers
v000001f2d1bc9580_0 .net *"_ivl_13", 1 0, L_000001f2d1bd2be0;  1 drivers
L_000001f2d1bd4140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2d1bc96c0_0 .net *"_ivl_16", 0 0, L_000001f2d1bd4140;  1 drivers
v000001f2d1bc9940_0 .net *"_ivl_17", 1 0, L_000001f2d1bd25a0;  1 drivers
L_000001f2d1bd4188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2d1bc9bc0_0 .net/2u *"_ivl_19", 0 0, L_000001f2d1bd4188;  1 drivers
v000001f2d1bc9d00_0 .net *"_ivl_3", 1 0, L_000001f2d1bd3720;  1 drivers
L_000001f2d1bd40b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2d1bc9da0_0 .net *"_ivl_6", 0 0, L_000001f2d1bd40b0;  1 drivers
v000001f2d1bc9e40_0 .net *"_ivl_7", 1 0, L_000001f2d1bd3400;  1 drivers
v000001f2d1bc9ee0_0 .net "x", 0 0, L_000001f2d1bd3d60;  alias, 1 drivers
v000001f2d1bc9f80_0 .net "y", 0 0, L_000001f2d1bd2a00;  alias, 1 drivers
L_000001f2d1bd23c0 .part L_000001f2d1bd25a0, 1, 1;
L_000001f2d1bd3cc0 .part L_000001f2d1bd25a0, 0, 1;
L_000001f2d1bd3720 .concat [ 1 1 0 0], L_000001f2d1bd3d60, L_000001f2d1bd40b0;
L_000001f2d1bd3400 .concat [ 1 1 0 0], L_000001f2d1bd2a00, L_000001f2d1bd40f8;
L_000001f2d1bd3680 .arith/sum 2, L_000001f2d1bd3720, L_000001f2d1bd3400;
L_000001f2d1bd2be0 .concat [ 1 1 0 0], v000001f2d1bc9300_0, L_000001f2d1bd4140;
L_000001f2d1bd25a0 .arith/sum 2, L_000001f2d1bd3680, L_000001f2d1bd2be0;
L_000001f2d1bd2460 .functor MUXZ 1, L_000001f2d1bd23c0, L_000001f2d1bd4188, v000001f2d1bd3900_0, C4<>;
    .scope S_000001f2d1b7a790;
T_0 ;
    %wait E_000001f2d1b69fd0;
    %load/vec4 v000001f2d1b7a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001f2d1b7a9c0_0;
    %store/vec4 v000001f2d1b7ab00_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f2d1b7ab00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f2d1b7ab00_0, 0, 4;
    %load/vec4 v000001f2d1b77ab0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f2d1b7ab00_0, 4, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f2d1b77b50;
T_1 ;
    %wait E_000001f2d1b69fd0;
    %load/vec4 v000001f2d1bc93a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001f2d1bc9800_0;
    %store/vec4 v000001f2d1bc9120_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f2d1bc9120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f2d1bc9120_0, 0, 4;
    %load/vec4 v000001f2d1bc9620_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f2d1bc9120_0, 4, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f2d1b77ce0;
T_2 ;
    %wait E_000001f2d1b69fd0;
    %load/vec4 v000001f2d1bc9c60_0;
    %store/vec4 v000001f2d1bc9300_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f2d1b6d140;
T_3 ;
    %delay 1, 0;
    %load/vec4 v000001f2d1bd2aa0_0;
    %inv;
    %store/vec4 v000001f2d1bd2aa0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f2d1b6d140;
T_4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001f2d1bd3f40_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2d1bd2960_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2d1bd3900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2d1bd2aa0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2d1bd3900_0, 0, 1;
    %delay 8, 0;
    %vpi_call 2 58 "$display", "%d +%d =%d", v000001f2d1bd3f40_0, v000001f2d1bd2960_0, v000001f2d1bd20a0_0 {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Matthew Quijano\Documents\2024_Semester-10_CCSU\CS-385-10961-01_Computer-Architecture\Simplified-MIPS-Machine\behavioral_serial_adder\behavioral_serial_adder.v";
