---
layout: post
title: "verilog检测10010序列"
date: 2025-03-16 21:37:33 +0800
description: "/syte 1//    if(!rst_n)//    else//////    if(!rst_n)//    else//if(!rst_n)elseIDLE:elseS0:elseS1:elseS2:elseS3:elseS4:elsedefault:endcaseendmodule。"
keywords: "verilog检测10010序列"
categories: ['未分类']
tags: ['笔记']
artid: "138258279"
image:
    path: https://api.vvhan.com/api/bing?rand=sj&artid=138258279
    alt: "verilog检测10010序列"
render_with_liquid: false
featuredImage: https://bing.ee123.net/img/rand?artid=138258279
featuredImagePreview: https://bing.ee123.net/img/rand?artid=138258279
cover: https://bing.ee123.net/img/rand?artid=138258279
image: https://bing.ee123.net/img/rand?artid=138258279
img: https://bing.ee123.net/img/rand?artid=138258279
---

<div class="blog-content-box">
 <div class="article-header-box">
  <div class="article-header">
   <div class="article-title-box">
    <h1 class="title-article" id="articleContentId">
     verilog检测10010序列
    </h1>
   </div>
  </div>
 </div>
 <article class="baidu_pl">
  <div class="article_content clearfix" id="article_content">
   <link href="../../assets/css/kdoc_html_views-1a98987dfd.css" rel="stylesheet"/>
   <link href="../../assets/css/ck_htmledit_views-704d5b9767.css" rel="stylesheet"/>
   <div class="htmledit_views" id="content_views">
    <p>
     module  squence_check
     <br/>
     (
     <br/>
     input   clk,
     <br/>
     input   rst_n,
    </p>
    <p>
     input   i_din,
    </p>
    <p>
     output  o_flg
    </p>
    <p>
     )
    </p>
    <p>
     //syte 1
    </p>
    <p>
     //always @(posedge clk or negedge rst_n)
     <br/>
     //    if(!rst_n)
     <br/>
     //        dat_sequence &lt;= 5'd0;
     <br/>
     //    else
     <br/>
     //        dat_sequence &lt;= {dat_sequence[3 : 0],i_din};
     <br/>
     //
     <br/>
     //assign flg = {dat_sequence[3 : 0],i_din} == 5'b10010;
     <br/>
     //
     <br/>
     //always @(posedge clk or negedge rst_n)
     <br/>
     //    if(!rst_n)
     <br/>
     //        o_flg &lt;= 1'd0;
     <br/>
     //    else
     <br/>
     //        o_flg &lt;= flg;
     <br/>
     //
    </p>
    <p>
     <br/>
     always @(posedge clk or negedge rst_n)
     <br/>
     if(!rst_n)
     <br/>
     curr_state &lt;= IDLE;
     <br/>
     else
     <br/>
     curr_state &lt;= nxt_state;
    </p>
    <p>
     always@ (*)
     <br/>
     case(curr_state)
     <br/>
     IDLE:
     <br/>
     if(i_din == 1'd1)
     <br/>
     nxt_state = S0;
     <br/>
     else
     <br/>
     nxt_state = IDLE;
     <br/>
     S0:
     <br/>
     if(i_din == 1'd0)
     <br/>
     nxt_state = S1;
     <br/>
     else
     <br/>
     nxt_state = S0;
     <br/>
     S1:
     <br/>
     if(i_din == 1'd0)
     <br/>
     nxt_state = S2;
     <br/>
     else
     <br/>
     nxt_state = S0;
     <br/>
     S2:
     <br/>
     if(i_din == 1'd1)
     <br/>
     nxt_state = S3;
     <br/>
     else
     <br/>
     nxt_state = IDLE;
     <br/>
     S3:
     <br/>
     if(i_din == 1'd0)
     <br/>
     nxt_state = S4;
     <br/>
     else
     <br/>
     nxt_state = S0;
     <br/>
     S4:
     <br/>
     if(i_din == 1'd0)
     <br/>
     nxt_state = IDLE;
     <br/>
     else
     <br/>
     nxt_state = S0;
     <br/>
     default:
     <br/>
     nxt_state = IDLE;
     <br/>
     endcase
    </p>
    <p>
     <br/>
     assign o_flg = (curr_state == S4);
    </p>
    <p>
     endmodule
    </p>
   </div>
  </div>
 </article>
 <p alt="68747470733a2f2f62:6c6f672e6373646e2e6e65742f71715f32373638393935332f:61727469636c652f64657461696c732f313338323538323739" class_="artid" style="display:none">
 </p>
</div>


