// Seed: 24733272
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_2 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6
    , id_10,
    output wor id_7,
    output tri0 id_8
);
  assign id_8 = id_3;
  id_11 :
  assert property (@(id_0) ~1)
  else
    `define pp_12 0
  module_0(
      id_10, id_10, id_10
  );
endmodule
