Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 10364feabeeb4062be791221336f647d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_ram_behav xil_defaultlib.testbench_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P6/P6.srcs/sim_1/new/testbench_ram.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_ram in library work failed.
