{"processing_elems":["APU_C2","APU_C3","RPU_C0","RPU_C1","APU_C0","APU_C1"],"storage_elems":["PS_DDR4","FPGA_BRAM","OCM","PL_DDR4","TCM_RPU_C1","TCM_RPU_C0"],"communication_elems":["FPGA_BRAM_SWITCH","PL_DDR4_SWITCH","OCM_SWITCH","RPU_SWITCH","APU_SWITCH","TCM_RPU_C1_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","LPD_SWITCH","TCM_RPU_C0_SWITCH","FPD_SWITCH"],"topology_srcs":["OCM_SWITCH","OCM","PS_DDR4_SWITCH","PS_DDR4","PL_DDR4","PL_DDR4_SWITCH","APU_C2","APU_SWITCH","APU_C3","APU_SWITCH","APU_C0","APU_SWITCH","APU_C1","APU_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","RPU_SWITCH","TCM_RPU_C0_SWITCH","TCM_RPU_C0","TCM_RPU_C0_SWITCH","RPU_C0","TCM_RPU_C1_SWITCH","TCM_RPU_C1","TCM_RPU_C1_SWITCH","RPU_C1","FPGA_BRAM","FPGA_BRAM_SWITCH","FPGA_BRAM_SWITCH","FPD_SWITCH","FPGA_BRAM","FPD_SWITCH","FPGA_BRAM_SWITCH","LPD_SWITCH","FPGA_BRAM","LPD_SWITCH","FPGA_BRAM_SWITCH","PL_DDR4_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH","CCI_SWITCH","FPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","LPD_SWITCH","RPU_SWITCH","LPD_SWITCH","RPU_SWITCH","OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH","FPD_SWITCH","LPD_SWITCH","FPD_SWITCH","OCM_SWITCH"],"topology_dsts":["OCM","OCM_SWITCH","PS_DDR4","PS_DDR4_SWITCH","PL_DDR4_SWITCH","PL_DDR4","APU_SWITCH","APU_C2","APU_SWITCH","APU_C3","APU_SWITCH","APU_C0","APU_SWITCH","APU_C1","RPU_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C0","TCM_RPU_C0_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH","TCM_RPU_C1","TCM_RPU_C1_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH","FPGA_BRAM_SWITCH","FPGA_BRAM","FPD_SWITCH","FPGA_BRAM_SWITCH","FPD_SWITCH","FPGA_BRAM","LPD_SWITCH","FPGA_BRAM_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH","FPGA_BRAM_SWITCH","PL_DDR4_SWITCH","FPGA_BRAM","APU_SWITCH","CCI_SWITCH","FPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","CCI_SWITCH","LPD_SWITCH","RPU_SWITCH","OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPD_SWITCH","OCM_SWITCH","FPD_SWITCH"],"processors_frequency":{"APU_C2":1000000000,"APU_C3":1000000000,"RPU_C0":600000000,"RPU_C1":600000000,"APU_C0":1000000000,"APU_C1":1000000000},"processors_provisions":{"APU_C2":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}},"APU_C3":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}},"RPU_C0":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}},"RPU_C1":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}},"APU_C0":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}},"APU_C1":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}}},"storage_sizes":{"PS_DDR4":32000000000,"FPGA_BRAM":32000000000,"OCM":32000000000,"PL_DDR4":32000000000,"TCM_RPU_C1":32000000000,"TCM_RPU_C0":32000000000},"communication_elements_max_channels":{"FPGA_BRAM_SWITCH":1,"PL_DDR4_SWITCH":1,"OCM_SWITCH":1,"RPU_SWITCH":1,"APU_SWITCH":1,"TCM_RPU_C1_SWITCH":1,"PS_DDR4_SWITCH":1,"CCI_SWITCH":1,"LPD_SWITCH":1,"TCM_RPU_C0_SWITCH":1,"FPD_SWITCH":1},"communication_elements_bit_per_sec_per_channel":{"FPGA_BRAM_SWITCH":2.56E10,"PL_DDR4_SWITCH":5.328E9,"OCM_SWITCH":1.28E10,"RPU_SWITCH":1.28E10,"APU_SWITCH":2.56E10,"TCM_RPU_C1_SWITCH":1.28E10,"PS_DDR4_SWITCH":2.1312E10,"CCI_SWITCH":2.56E10,"LPD_SWITCH":2.56E10,"TCM_RPU_C0_SWITCH":1.28E10,"FPD_SWITCH":2.56E10},"pre_computed_paths":{"FPGA_BRAM_SWITCH":{"FPGA_BRAM":[],"PL_DDR4_SWITCH":[],"APU_SWITCH":["LPD_SWITCH","CCI_SWITCH"],"RPU_C0":["LPD_SWITCH","RPU_SWITCH"],"RPU_C1":["LPD_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["LPD_SWITCH","CCI_SWITCH"],"LPD_SWITCH":[],"PS_DDR4":["LPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["FPD_SWITCH"],"RPU_SWITCH":["LPD_SWITCH"],"OCM":["FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["LPD_SWITCH"],"APU_C1":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":[]},"FPGA_BRAM":{"FPGA_BRAM_SWITCH":[],"PL_DDR4_SWITCH":[],"APU_SWITCH":["LPD_SWITCH","CCI_SWITCH"],"RPU_C0":["LPD_SWITCH","RPU_SWITCH"],"RPU_C1":["LPD_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["LPD_SWITCH","CCI_SWITCH"],"LPD_SWITCH":[],"PS_DDR4":["LPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["FPD_SWITCH"],"RPU_SWITCH":["LPD_SWITCH"],"OCM":["FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["LPD_SWITCH"],"APU_C1":["LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":[]},"PL_DDR4_SWITCH":{"FPGA_BRAM_SWITCH":[],"FPGA_BRAM":[],"APU_SWITCH":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH"],"RPU_C0":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"RPU_C1":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH"],"LPD_SWITCH":["FPGA_BRAM"],"PS_DDR4":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["FPGA_BRAM","FPD_SWITCH"],"RPU_SWITCH":["FPGA_BRAM","LPD_SWITCH"],"OCM":["FPGA_BRAM","FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":[],"TCM_RPU_C1_SWITCH":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["FPGA_BRAM","LPD_SWITCH"],"APU_C1":["FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["FPGA_BRAM"]},"APU_SWITCH":{"FPGA_BRAM_SWITCH":["CCI_SWITCH","FPD_SWITCH"],"FPGA_BRAM":["CCI_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"RPU_C0":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_C1":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["CCI_SWITCH"],"LPD_SWITCH":["CCI_SWITCH","FPD_SWITCH"],"PS_DDR4":["CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":[],"APU_C3":[],"OCM_SWITCH":["CCI_SWITCH","FPD_SWITCH"],"RPU_SWITCH":["CCI_SWITCH","PS_DDR4_SWITCH"],"OCM":["CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":[],"CCI_SWITCH":[],"APU_C1":[],"TCM_RPU_C1":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["CCI_SWITCH"]},"RPU_C0":{"FPGA_BRAM_SWITCH":["RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C1":["RPU_SWITCH"],"PS_DDR4_SWITCH":["RPU_SWITCH"],"LPD_SWITCH":["RPU_SWITCH"],"PS_DDR4":["RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["RPU_SWITCH"],"RPU_SWITCH":[],"OCM":["RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"APU_C0":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":[],"FPD_SWITCH":["RPU_SWITCH","OCM_SWITCH"]},"RPU_C1":{"FPGA_BRAM_SWITCH":["RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C0":["RPU_SWITCH"],"PS_DDR4_SWITCH":["RPU_SWITCH"],"LPD_SWITCH":["RPU_SWITCH"],"PS_DDR4":["RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["RPU_SWITCH"],"RPU_SWITCH":[],"OCM":["RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":[],"APU_C0":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["RPU_SWITCH","OCM_SWITCH"]},"PS_DDR4_SWITCH":{"FPGA_BRAM_SWITCH":["RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["CCI_SWITCH"],"RPU_C0":["RPU_SWITCH"],"RPU_C1":["RPU_SWITCH"],"LPD_SWITCH":["RPU_SWITCH"],"PS_DDR4":[],"APU_C2":["CCI_SWITCH","APU_SWITCH"],"APU_C3":["CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["RPU_SWITCH"],"RPU_SWITCH":[],"OCM":["RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"APU_C0":["CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":[],"APU_C1":["CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["CCI_SWITCH"]},"LPD_SWITCH":{"FPGA_BRAM_SWITCH":[],"FPGA_BRAM":[],"PL_DDR4_SWITCH":["FPGA_BRAM"],"APU_SWITCH":["CCI_SWITCH"],"RPU_C0":["RPU_SWITCH"],"RPU_C1":["RPU_SWITCH"],"PS_DDR4_SWITCH":["CCI_SWITCH"],"PS_DDR4":["CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["CCI_SWITCH","APU_SWITCH"],"APU_C3":["CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["RPU_SWITCH"],"RPU_SWITCH":[],"OCM":["RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"APU_C0":["CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":[],"APU_C1":["CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"FPD_SWITCH":[]},"PS_DDR4":{"FPGA_BRAM_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":[],"LPD_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH"],"APU_C2":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_SWITCH":["PS_DDR4_SWITCH"],"OCM":["PS_DDR4_SWITCH","RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["PS_DDR4_SWITCH"],"APU_C1":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["PS_DDR4_SWITCH","CCI_SWITCH"]},"APU_C2":{"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":[],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C3":["APU_SWITCH"],"OCM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["APU_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"APU_C1":["APU_SWITCH"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"]},"APU_C3":{"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":[],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["APU_SWITCH"],"OCM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["APU_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"APU_C1":["APU_SWITCH"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"]},"OCM_SWITCH":{"FPGA_BRAM_SWITCH":["FPD_SWITCH"],"FPGA_BRAM":["FPD_SWITCH"],"PL_DDR4_SWITCH":["FPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["FPD_SWITCH","CCI_SWITCH"],"RPU_C0":["RPU_SWITCH"],"RPU_C1":["RPU_SWITCH"],"PS_DDR4_SWITCH":["RPU_SWITCH"],"LPD_SWITCH":["RPU_SWITCH"],"PS_DDR4":["RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_SWITCH":[],"OCM":[],"PL_DDR4":["FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"APU_C0":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["FPD_SWITCH"],"APU_C1":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"FPD_SWITCH":[]},"RPU_SWITCH":{"FPGA_BRAM_SWITCH":["LPD_SWITCH"],"FPGA_BRAM":["LPD_SWITCH"],"PL_DDR4_SWITCH":["LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C0":[],"RPU_C1":[],"PS_DDR4_SWITCH":[],"LPD_SWITCH":[],"PS_DDR4":["PS_DDR4_SWITCH"],"APU_C2":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":[],"OCM":["OCM_SWITCH"],"PL_DDR4":["LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_C1"],"APU_C0":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["PS_DDR4_SWITCH"],"APU_C1":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["RPU_C0"],"FPD_SWITCH":["OCM_SWITCH"]},"OCM":{"FPGA_BRAM_SWITCH":["OCM_SWITCH","FPD_SWITCH"],"FPGA_BRAM":["OCM_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["OCM_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH"],"RPU_C0":["OCM_SWITCH","RPU_SWITCH"],"RPU_C1":["OCM_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["OCM_SWITCH","RPU_SWITCH"],"LPD_SWITCH":["OCM_SWITCH","RPU_SWITCH"],"PS_DDR4":["OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":[],"RPU_SWITCH":["OCM_SWITCH"],"PL_DDR4":["OCM_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["OCM_SWITCH","FPD_SWITCH"],"APU_C1":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["OCM_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["OCM_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["OCM_SWITCH"]},"PL_DDR4":{"FPGA_BRAM_SWITCH":["PL_DDR4_SWITCH"],"FPGA_BRAM":["PL_DDR4_SWITCH"],"PL_DDR4_SWITCH":[],"APU_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH"],"RPU_C0":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"RPU_C1":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH"],"LPD_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM"],"PS_DDR4":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH"],"RPU_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH"],"OCM":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH","OCM_SWITCH"],"TCM_RPU_C1_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH"],"APU_C1":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM"]},"TCM_RPU_C1_SWITCH":{"FPGA_BRAM_SWITCH":["RPU_C1","RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["RPU_C1","RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C0":["RPU_C1","RPU_SWITCH"],"RPU_C1":[],"PS_DDR4_SWITCH":["RPU_C1","RPU_SWITCH"],"LPD_SWITCH":["RPU_C1","RPU_SWITCH"],"PS_DDR4":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["RPU_C1","RPU_SWITCH"],"RPU_SWITCH":["RPU_C1"],"OCM":["RPU_C1","RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"APU_C0":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":[],"TCM_RPU_C0":["RPU_C1","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["RPU_C1","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["RPU_C1","RPU_SWITCH","OCM_SWITCH"]},"APU_C0":{"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":[],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["APU_SWITCH"],"APU_C3":["APU_SWITCH"],"OCM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"CCI_SWITCH":["APU_SWITCH"],"APU_C1":["APU_SWITCH"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"]},"CCI_SWITCH":{"FPGA_BRAM_SWITCH":["FPD_SWITCH"],"FPGA_BRAM":["FPD_SWITCH"],"PL_DDR4_SWITCH":["FPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":[],"RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":[],"LPD_SWITCH":["FPD_SWITCH"],"PS_DDR4":["PS_DDR4_SWITCH"],"APU_C2":["APU_SWITCH"],"APU_C3":["APU_SWITCH"],"OCM_SWITCH":["FPD_SWITCH"],"RPU_SWITCH":["PS_DDR4_SWITCH"],"OCM":["FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["APU_SWITCH"],"APU_C1":["APU_SWITCH"],"TCM_RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":[]},"APU_C1":{"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":[],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["APU_SWITCH"],"APU_C3":["APU_SWITCH"],"OCM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["APU_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"]},"TCM_RPU_C1":{"FPGA_BRAM_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C0":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"RPU_C1":["TCM_RPU_C1_SWITCH"],"PS_DDR4_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"LPD_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"PS_DDR4":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"RPU_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1"],"OCM":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":[],"APU_C0":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","OCM_SWITCH"]},"TCM_RPU_C0":{"FPGA_BRAM_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C0":["TCM_RPU_C0_SWITCH"],"RPU_C1":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"PS_DDR4_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"LPD_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"PS_DDR4":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"RPU_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0"],"OCM":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1"],"APU_C0":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0_SWITCH":[],"FPD_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","OCM_SWITCH"]},"TCM_RPU_C0_SWITCH":{"FPGA_BRAM_SWITCH":["RPU_C0","RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["RPU_C0","RPU_SWITCH","LPD_SWITCH"],"PL_DDR4_SWITCH":["RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C0":[],"RPU_C1":["RPU_C0","RPU_SWITCH"],"PS_DDR4_SWITCH":["RPU_C0","RPU_SWITCH"],"LPD_SWITCH":["RPU_C0","RPU_SWITCH"],"PS_DDR4":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":["RPU_C0","RPU_SWITCH"],"RPU_SWITCH":["RPU_C0"],"OCM":["RPU_C0","RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_C0","RPU_SWITCH","RPU_C1"],"APU_C0":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":[],"FPD_SWITCH":["RPU_C0","RPU_SWITCH","OCM_SWITCH"]},"FPD_SWITCH":{"FPGA_BRAM_SWITCH":[],"FPGA_BRAM":[],"PL_DDR4_SWITCH":["FPGA_BRAM"],"APU_SWITCH":["CCI_SWITCH"],"RPU_C0":["OCM_SWITCH","RPU_SWITCH"],"RPU_C1":["OCM_SWITCH","RPU_SWITCH"],"PS_DDR4_SWITCH":["CCI_SWITCH"],"LPD_SWITCH":[],"PS_DDR4":["CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["CCI_SWITCH","APU_SWITCH"],"APU_C3":["CCI_SWITCH","APU_SWITCH"],"OCM_SWITCH":[],"RPU_SWITCH":["OCM_SWITCH"],"OCM":["OCM_SWITCH"],"PL_DDR4":["FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":[],"APU_C1":["CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["OCM_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["OCM_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C0"]}}}