{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715666615849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715666615849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 23:03:35 2024 " "Processing started: Mon May 13 23:03:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715666615849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666615849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off getting-started -c getting-started " "Command: quartus_map --read_settings_files=on --write_settings_files=off getting-started -c getting-started" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666615849 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666616092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715666616142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/getting-started.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/getting-started.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 getting-started " "Found entity 1: getting-started" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vs_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vs_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VS_Counter " "Found entity 1: VS_Counter" {  } { { "output_files/VS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/VS_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hs_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hs_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HS_Counter " "Found entity 1: HS_Counter" {  } { { "output_files/HS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/HS_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/v_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/v_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 V_Sync " "Found entity 1: V_Sync" {  } { { "output_files/V_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/V_Sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/h_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/h_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 H_Sync " "Found entity 1: H_Sync" {  } { { "output_files/H_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/H_Sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/display_ready.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/display_ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Ready " "Found entity 1: Display_Ready" {  } { { "output_files/Display_Ready.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/assignrgbtopins.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/assignrgbtopins.v" { { "Info" "ISGN_ENTITY_NAME" "1 AssignRGBToPins " "Found entity 1: AssignRGBToPins" {  } { { "output_files/AssignRGBToPins.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/AssignRGBToPins.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/displaylines.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/displaylines.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayLines " "Found entity 1: DisplayLines" {  } { { "output_files/DisplayLines.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/DisplayLines.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer " "Found entity 1: FrameBuffer" {  } { { "FrameBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/FrameBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/testbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBuffer " "Found entity 1: TestBuffer" {  } { { "output_files/TestBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/TestBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram2.v 1 1 " "Found 1 design units, including 1 entities, in source file bram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram2 " "Found entity 1: bram2" {  } { { "bram2.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/bram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdisplaylogic.v 1 1 " "Found 1 design units, including 1 entities, in source file addressdisplaylogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddressDisplayLogic " "Found entity 1: AddressDisplayLogic" {  } { { "AddressDisplayLogic.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/AddressDisplayLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbufferframe.v 1 1 " "Found 1 design units, including 1 entities, in source file testbufferframe.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBufferFrame " "Found entity 1: TestBufferFrame" {  } { { "TestBufferFrame.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/TestBufferFrame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorscaler.v 1 1 " "Found 1 design units, including 1 entities, in source file colorscaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColorScaler " "Found entity 1: ColorScaler" {  } { { "ColorScaler.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doubblebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file doubblebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DoubbleBuffer " "Found entity 1: DoubbleBuffer" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncingball.v 1 1 " "Found 1 design units, including 1 entities, in source file bouncingball.v" { { "Info" "ISGN_ENTITY_NAME" "1 BouncingBall " "Found entity 1: BouncingBall" {  } { { "BouncingBall.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "getting-started " "Elaborating entity \"getting-started\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715666622647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_Sync V_Sync:inst5 " "Elaborating entity \"V_Sync\" for hierarchy \"V_Sync:inst5\"" {  } { { "output_files/getting-started.bdf" "inst5" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 224 1112 1264 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622659 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data V_Sync.v(13) " "Verilog HDL Always Construct warning at V_Sync.v(13): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/V_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/V_Sync.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715666622660 "|getting-started|V_Sync:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst2 " "Elaborating entity \"pll\" for hierarchy \"pll:inst2\"" {  } { { "output_files/getting-started.bdf" "inst2" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 72 240 496 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622707 ""}  } { { "pll.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715666622707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VS_Counter VS_Counter:inst3 " "Elaborating entity \"VS_Counter\" for hierarchy \"VS_Counter:inst3\"" {  } { { "output_files/getting-started.bdf" "inst3" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 240 848 1016 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VS_Counter.v(16) " "Verilog HDL assignment warning at VS_Counter.v(16): truncated value with size 32 to match size of target (10)" {  } { { "output_files/VS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/VS_Counter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622747 "|getting-started|VS_Counter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HS_Counter HS_Counter:inst4 " "Elaborating entity \"HS_Counter\" for hierarchy \"HS_Counter:inst4\"" {  } { { "output_files/getting-started.bdf" "inst4" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 272 584 744 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HS_Counter.v(17) " "Verilog HDL assignment warning at HS_Counter.v(17): truncated value with size 32 to match size of target (10)" {  } { { "output_files/HS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/HS_Counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622751 "|getting-started|HS_Counter:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_Sync H_Sync:inst6 " "Elaborating entity \"H_Sync\" for hierarchy \"H_Sync:inst6\"" {  } { { "output_files/getting-started.bdf" "inst6" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 384 1112 1264 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622756 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data H_Sync.v(13) " "Verilog HDL Always Construct warning at H_Sync.v(13): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/H_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/H_Sync.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715666622756 "|getting-started|H_Sync:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AssignRGBToPins AssignRGBToPins:inst8 " "Elaborating entity \"AssignRGBToPins\" for hierarchy \"AssignRGBToPins:inst8\"" {  } { { "output_files/getting-started.bdf" "inst8" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 256 2144 2328 688 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColorScaler ColorScaler:inst14 " "Elaborating entity \"ColorScaler\" for hierarchy \"ColorScaler:inst14\"" {  } { { "output_files/getting-started.bdf" "inst14" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 632 1752 1944 744 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ColorScaler.v(10) " "Verilog HDL assignment warning at ColorScaler.v(10): truncated value with size 32 to match size of target (8)" {  } { { "ColorScaler.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622764 "|getting-started|ColorScaler:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ColorScaler.v(11) " "Verilog HDL assignment warning at ColorScaler.v(11): truncated value with size 32 to match size of target (8)" {  } { { "ColorScaler.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622764 "|getting-started|ColorScaler:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ColorScaler.v(12) " "Verilog HDL assignment warning at ColorScaler.v(12): truncated value with size 32 to match size of target (8)" {  } { { "ColorScaler.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622764 "|getting-started|ColorScaler:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressDisplayLogic AddressDisplayLogic:inst12 " "Elaborating entity \"AddressDisplayLogic\" for hierarchy \"AddressDisplayLogic:inst12\"" {  } { { "output_files/getting-started.bdf" "inst12" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 616 1432 1632 728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 AddressDisplayLogic.v(14) " "Verilog HDL assignment warning at AddressDisplayLogic.v(14): truncated value with size 32 to match size of target (19)" {  } { { "AddressDisplayLogic.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/AddressDisplayLogic.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622773 "|getting-started|AddressDisplayLogic:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Ready Display_Ready:inst7 " "Elaborating entity \"Display_Ready\" for hierarchy \"Display_Ready:inst7\"" {  } { { "output_files/getting-started.bdf" "inst7" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 568 1112 1296 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Display_Ready.v(22) " "Verilog HDL assignment warning at Display_Ready.v(22): truncated value with size 32 to match size of target (10)" {  } { { "output_files/Display_Ready.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622777 "|getting-started|Display_Ready:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Display_Ready.v(29) " "Verilog HDL assignment warning at Display_Ready.v(29): truncated value with size 32 to match size of target (10)" {  } { { "output_files/Display_Ready.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622777 "|getting-started|Display_Ready:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubbleBuffer DoubbleBuffer:inst18 " "Elaborating entity \"DoubbleBuffer\" for hierarchy \"DoubbleBuffer:inst18\"" {  } { { "output_files/getting-started.bdf" "inst18" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 816 1464 1696 992 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622782 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_1 DoubbleBuffer.v(40) " "Verilog HDL Always Construct warning at DoubbleBuffer.v(40): inferring latch(es) for variable \"data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715666622782 "|getting-started|DoubbleBuffer:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_2 DoubbleBuffer.v(40) " "Verilog HDL Always Construct warning at DoubbleBuffer.v(40): inferring latch(es) for variable \"data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[0\] DoubbleBuffer.v(51) " "Inferred latch for \"data_2\[0\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[1\] DoubbleBuffer.v(51) " "Inferred latch for \"data_2\[1\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[2\] DoubbleBuffer.v(51) " "Inferred latch for \"data_2\[2\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[3\] DoubbleBuffer.v(51) " "Inferred latch for \"data_2\[3\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[4\] DoubbleBuffer.v(51) " "Inferred latch for \"data_2\[4\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[5\] DoubbleBuffer.v(51) " "Inferred latch for \"data_2\[5\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[6\] DoubbleBuffer.v(51) " "Inferred latch for \"data_2\[6\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[7\] DoubbleBuffer.v(51) " "Inferred latch for \"data_2\[7\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[8\] DoubbleBuffer.v(51) " "Inferred latch for \"data_2\[8\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] DoubbleBuffer.v(51) " "Inferred latch for \"data_1\[0\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] DoubbleBuffer.v(51) " "Inferred latch for \"data_1\[1\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] DoubbleBuffer.v(51) " "Inferred latch for \"data_1\[2\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] DoubbleBuffer.v(51) " "Inferred latch for \"data_1\[3\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] DoubbleBuffer.v(51) " "Inferred latch for \"data_1\[4\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622783 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] DoubbleBuffer.v(51) " "Inferred latch for \"data_1\[5\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622784 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] DoubbleBuffer.v(51) " "Inferred latch for \"data_1\[6\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622784 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] DoubbleBuffer.v(51) " "Inferred latch for \"data_1\[7\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622784 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] DoubbleBuffer.v(51) " "Inferred latch for \"data_1\[8\]\" at DoubbleBuffer.v(51)" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622784 "|getting-started|DoubbleBuffer:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BouncingBall BouncingBall:inst " "Elaborating entity \"BouncingBall\" for hierarchy \"BouncingBall:inst\"" {  } { { "output_files/getting-started.bdf" "inst" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 720 1120 1288 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622788 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color_r BouncingBall.v(8) " "Verilog HDL or VHDL warning at BouncingBall.v(8): object \"color_r\" assigned a value but never read" {  } { { "BouncingBall.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715666622788 "|getting-started|BouncingBall:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color_g BouncingBall.v(9) " "Verilog HDL or VHDL warning at BouncingBall.v(9): object \"color_g\" assigned a value but never read" {  } { { "BouncingBall.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715666622788 "|getting-started|BouncingBall:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color_b BouncingBall.v(10) " "Verilog HDL or VHDL warning at BouncingBall.v(10): object \"color_b\" assigned a value but never read" {  } { { "BouncingBall.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715666622788 "|getting-started|BouncingBall:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 BouncingBall.v(17) " "Verilog HDL assignment warning at BouncingBall.v(17): truncated value with size 32 to match size of target (19)" {  } { { "BouncingBall.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622789 "|getting-started|BouncingBall:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 BouncingBall.v(36) " "Verilog HDL assignment warning at BouncingBall.v(36): truncated value with size 32 to match size of target (10)" {  } { { "BouncingBall.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622789 "|getting-started|BouncingBall:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 BouncingBall.v(42) " "Verilog HDL assignment warning at BouncingBall.v(42): truncated value with size 32 to match size of target (10)" {  } { { "BouncingBall.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622789 "|getting-started|BouncingBall:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 BouncingBall.v(51) " "Verilog HDL assignment warning at BouncingBall.v(51): truncated value with size 32 to match size of target (10)" {  } { { "BouncingBall.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622789 "|getting-started|BouncingBall:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 BouncingBall.v(54) " "Verilog HDL assignment warning at BouncingBall.v(54): truncated value with size 32 to match size of target (10)" {  } { { "BouncingBall.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/BouncingBall.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715666622790 "|getting-started|BouncingBall:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram2 bram2:inst17 " "Elaborating entity \"bram2\" for hierarchy \"bram2:inst17\"" {  } { { "output_files/getting-started.bdf" "inst17" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 800 1816 2032 928 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bram2:inst17\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bram2:inst17\|altsyncram:altsyncram_component\"" {  } { { "bram2.v" "altsyncram_component" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/bram2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bram2:inst17\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bram2:inst17\|altsyncram:altsyncram_component\"" {  } { { "bram2.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/bram2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bram2:inst17\|altsyncram:altsyncram_component " "Instantiated megafunction \"bram2:inst17\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666622844 ""}  } { { "bram2.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/bram2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715666622844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eof1 " "Found entity 1: altsyncram_eof1" {  } { { "db/altsyncram_eof1.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_eof1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666622911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666622911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eof1 bram2:inst17\|altsyncram:altsyncram_component\|altsyncram_eof1:auto_generated " "Elaborating entity \"altsyncram_eof1\" for hierarchy \"bram2:inst17\|altsyncram:altsyncram_component\|altsyncram_eof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666622912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b2b " "Found entity 1: decode_b2b" {  } { { "db/decode_b2b.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/decode_b2b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666623035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666623035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b2b bram2:inst17\|altsyncram:altsyncram_component\|altsyncram_eof1:auto_generated\|decode_b2b:decode3 " "Elaborating entity \"decode_b2b\" for hierarchy \"bram2:inst17\|altsyncram:altsyncram_component\|altsyncram_eof1:auto_generated\|decode_b2b:decode3\"" {  } { { "db/altsyncram_eof1.tdf" "decode3" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_eof1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666623036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4ea.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4ea.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4ea " "Found entity 1: decode_4ea" {  } { { "db/decode_4ea.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/decode_4ea.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666623072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666623072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4ea bram2:inst17\|altsyncram:altsyncram_component\|altsyncram_eof1:auto_generated\|decode_4ea:rden_decode " "Elaborating entity \"decode_4ea\" for hierarchy \"bram2:inst17\|altsyncram:altsyncram_component\|altsyncram_eof1:auto_generated\|decode_4ea:rden_decode\"" {  } { { "db/altsyncram_eof1.tdf" "rden_decode" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_eof1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666623073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssb " "Found entity 1: mux_ssb" {  } { { "db/mux_ssb.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/mux_ssb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715666623126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666623126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ssb bram2:inst17\|altsyncram:altsyncram_component\|altsyncram_eof1:auto_generated\|mux_ssb:mux2 " "Elaborating entity \"mux_ssb\" for hierarchy \"bram2:inst17\|altsyncram:altsyncram_component\|altsyncram_eof1:auto_generated\|mux_ssb:mux2\"" {  } { { "db/altsyncram_eof1.tdf" "mux2" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_eof1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666623126 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ColorScaler:inst14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ColorScaler:inst14\|Mult0\"" {  } { { "ColorScaler.v" "Mult0" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715666624737 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ColorScaler:inst14\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ColorScaler:inst14\|Mult1\"" {  } { { "ColorScaler.v" "Mult1" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715666624737 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ColorScaler:inst14\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ColorScaler:inst14\|Mult2\"" {  } { { "ColorScaler.v" "Mult2" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715666624737 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715666624737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ColorScaler:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ColorScaler:inst14\|lpm_mult:Mult0\"" {  } { { "ColorScaler.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666624773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ColorScaler:inst14\|lpm_mult:Mult0 " "Instantiated megafunction \"ColorScaler:inst14\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666624773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666624773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666624773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666624773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666624773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666624773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666624773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666624773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666624773 ""}  } { { "ColorScaler.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715666624773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ColorScaler:inst14\|lpm_mult:Mult0\|multcore:mult_core ColorScaler:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ColorScaler:inst14\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ColorScaler:inst14\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ColorScaler.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666624801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ColorScaler:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ColorScaler:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ColorScaler:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ColorScaler:inst14\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ColorScaler.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666624815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ColorScaler:inst14\|lpm_mult:Mult0\|altshift:external_latency_ffs ColorScaler:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ColorScaler:inst14\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ColorScaler:inst14\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ColorScaler.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/ColorScaler.v" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666624826 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_1\[7\] DoubbleBuffer:inst18\|data_1\[6\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_1\[7\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_1\[6\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_1\[8\] DoubbleBuffer:inst18\|data_1\[6\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_1\[8\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_1\[6\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_2\[7\] DoubbleBuffer:inst18\|data_2\[6\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_2\[7\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_2\[6\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_2\[8\] DoubbleBuffer:inst18\|data_2\[6\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_2\[8\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_2\[6\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_1\[4\] DoubbleBuffer:inst18\|data_1\[3\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_1\[4\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_1\[3\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_1\[5\] DoubbleBuffer:inst18\|data_1\[3\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_1\[5\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_1\[3\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_2\[4\] DoubbleBuffer:inst18\|data_2\[3\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_2\[4\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_2\[3\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_2\[5\] DoubbleBuffer:inst18\|data_2\[3\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_2\[5\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_2\[3\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_1\[1\] DoubbleBuffer:inst18\|data_1\[0\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_1\[1\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_1\[0\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_1\[2\] DoubbleBuffer:inst18\|data_1\[0\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_1\[2\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_1\[0\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_2\[1\] DoubbleBuffer:inst18\|data_2\[0\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_2\[1\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_2\[0\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DoubbleBuffer:inst18\|data_2\[2\] DoubbleBuffer:inst18\|data_2\[0\] " "Duplicate LATCH primitive \"DoubbleBuffer:inst18\|data_2\[2\]\" merged with LATCH primitive \"DoubbleBuffer:inst18\|data_2\[0\]\"" {  } { { "DoubbleBuffer.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/DoubbleBuffer.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715666625099 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1715666625099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715666625568 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715666627149 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666627430 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Analysis & Synthesis" 0 -1 1715666627907 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "getting-started.sdc " "Synopsys Design Constraints File file not found: 'getting-started.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1715666627910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1715666627910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1715666627915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666627950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666627950 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1715666627951 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1715666627951 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715666627951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715666627951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 BouncingBall:inst\|cnt\[18\] " "   1.000 BouncingBall:inst\|cnt\[18\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715666627951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 BouncingBall:inst\|swap " "   1.000 BouncingBall:inst\|swap" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715666627951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk-two " "  20.000      clk-two" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715666627951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.721 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.721 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715666627951 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666627951 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666628113 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1715666628750 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666628752 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 764 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 764 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1715666629150 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666629154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715666629588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715666629588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1950 " "Implemented 1950 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715666629731 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715666629731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1237 " "Implemented 1237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715666629731 ""} { "Info" "ICUT_CUT_TM_RAMS" "684 " "Implemented 684 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715666629731 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1715666629731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715666629731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5098 " "Peak virtual memory: 5098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715666629753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 23:03:49 2024 " "Processing ended: Mon May 13 23:03:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715666629753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715666629753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715666629753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715666629753 ""}
