
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
…
9No black box instances found for design checkpoint '%s'.
297*project2°
›/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp2default:defaultZ1-491
¤
-Reading design checkpoint '%s' for cell '%s'
275*project2°
›/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/DMC_synth_1/DMC.dcp2default:default2)
io0/inst_top/inst_DMC2default:defaultZ1-454
¾
-Reading design checkpoint '%s' for cell '%s'
275*project2Æ
±/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp2default:default2-
io0/inst_ADC_TOP/inst_fir2default:defaultZ1-454
]
-Analyzing %s Unisim elements for replacement
17*netlist2
682default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479

Loading clock regions from %s
13*device2f
R/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ž
Loading clock buffers from %s
11*device2g
S/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
›
&Loading clock placement rules from %s
318*place2[
G/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
™
)Loading package pin functions from %s...
17*device2W
C/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
š
Loading package from %s
16*device2i
U/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Ž
Loading io standards from %s
15*device2X
D/opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
š
+Loading device configuration modes from %s
14*device2V
B/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
¶
LRemoving redundant IBUF, %s, from the path connected to top-level port: %s 
35*opt2;
'io0/inst_top/inst_DMC/inst/clkin1_ibufg2default:default2
clk2default:defaultZ31-35
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
12default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
12default:defaultZ31-141
Ç
œCould not create '%s' constraint because net '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved for implementation tool.
528*constraints2 
IBUF_LOW_PWR2default:default23
io0/inst_top/inst_DMC/clk_in12default:default2 
IBUF_LOW_PWR2default:default2
Vivado2default:default2Õ
¾/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_3/DMC.edf2default:default2
3002default:default8@Z18-550
É
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ù
Ä/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_3/DMC_board.xdc2default:default2)
io0/inst_top/inst_DMC2default:defaultZ20-848
Ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ù
Ä/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_3/DMC_board.xdc2default:default2)
io0/inst_top/inst_DMC2default:defaultZ20-847
É
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ù
Ä/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_3/DMC_early.xdc2default:default2)
io0/inst_top/inst_DMC2default:defaultZ20-848
Ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ù
Ä/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_3/DMC_early.xdc2default:default2)
io0/inst_top/inst_DMC2default:defaultZ20-847
Ø
$Parsing XDC File [%s] for cell '%s'
848*designutils2ä
Ï/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_4/fir_compiler_0_early.xdc2default:default2-
io0/inst_ADC_TOP/inst_fir2default:defaultZ20-848
á
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ä
Ï/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_4/fir_compiler_0_early.xdc2default:default2-
io0/inst_ADC_TOP/inst_fir2default:defaultZ20-847
ô
Parsing XDC File [%s]
179*designutils2½
¨/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc2default:defaultZ20-179
ý
Finished Parsing XDC File [%s]
178*designutils2½
¨/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc2default:defaultZ20-178
Œ
Parsing XDC File [%s]
179*designutils2Õ
À/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp/leon3mp.xdc2default:defaultZ20-179
•
Finished Parsing XDC File [%s]
178*designutils2Õ
À/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp/leon3mp.xdc2default:defaultZ20-178
Ã
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ó
¾/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_3/DMC.xdc2default:default2)
io0/inst_top/inst_DMC2default:defaultZ20-848
Ì
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ó
¾/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_3/DMC.xdc2default:default2)
io0/inst_top/inst_DMC2default:defaultZ20-847
Ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2Þ
É/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_4/fir_compiler_0.xdc2default:default2-
io0/inst_ADC_TOP/inst_fir2default:defaultZ20-848
Û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Þ
É/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10786-joel-MacBookPro/dcp_4/fir_compiler_0.xdc2default:default2-
io0/inst_ADC_TOP/inst_fir2default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
Œ
!Unisim Transformation Summary:
%s111*project2Ï
º  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:282default:default2
00:00:322default:default2
1420.7192default:default2
688.6682default:defaultZ17-268


End Record