$date
	Sun Aug 17 22:45:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var parameter 2 % STATE_1 $end
$var parameter 2 & STATE_11 $end
$var parameter 2 ' STATE_110 $end
$var parameter 2 ( STATE_IDLE $end
$var reg 2 ) state_next [1:0] $end
$var reg 2 * state_present [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 (
b11 '
b10 &
b1 %
$end
#0
$dumpvars
bx *
b0 )
1$
0#
0"
0!
$end
#5
b0 *
1"
#10
b1 )
0"
1#
0$
#15
b10 )
b1 *
1"
#20
0"
#25
b10 *
1"
#30
b11 )
0"
0#
#35
b0 )
b11 *
1"
#40
b1 )
1!
0"
1#
#45
b10 )
0!
b1 *
1"
#50
0"
#55
b10 *
1"
#60
b11 )
0"
0#
#65
b0 )
b11 *
1"
#70
b1 )
1!
0"
1#
#75
b10 )
0!
b1 *
1"
#80
0"
#85
b10 *
1"
#90
0"
#95
1"
#100
b11 )
0"
0#
#105
b0 )
b11 *
1"
#110
b1 )
1!
0"
1#
#115
b10 )
0!
b1 *
1"
#120
0"
#125
b10 *
1"
#130
0"
#135
1"
#140
0"
