#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fb05c2e520 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v000001fb05cae8e0_0 .net "PC", 31 0, v000001fb05ca5300_0;  1 drivers
v000001fb05cad300_0 .var "clk", 0 0;
v000001fb05cad8a0_0 .net "clkout", 0 0, L_000001fb05c2c3c0;  1 drivers
v000001fb05cac900_0 .net "cycles_consumed", 31 0, v000001fb05cadc60_0;  1 drivers
v000001fb05cae980_0 .net "regs0", 31 0, L_000001fb05d0f620;  1 drivers
v000001fb05cada80_0 .net "regs1", 31 0, L_000001fb05d0f380;  1 drivers
v000001fb05cac9a0_0 .net "regs2", 31 0, L_000001fb05d0f7e0;  1 drivers
v000001fb05caccc0_0 .net "regs3", 31 0, L_000001fb05d0ef20;  1 drivers
v000001fb05caeac0_0 .net "regs4", 31 0, L_000001fb05d0f5b0;  1 drivers
v000001fb05caca40_0 .net "regs5", 31 0, L_000001fb05d0f850;  1 drivers
v000001fb05cacb80_0 .var "rst", 0 0;
S_000001fb05c2e840 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000001fb05c2e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001fb05c43870 .param/l "RType" 0 4 2, C4<000000>;
P_000001fb05c438a8 .param/l "add" 0 4 5, C4<100000>;
P_000001fb05c438e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fb05c43918 .param/l "addu" 0 4 5, C4<100001>;
P_000001fb05c43950 .param/l "and_" 0 4 5, C4<100100>;
P_000001fb05c43988 .param/l "andi" 0 4 8, C4<001100>;
P_000001fb05c439c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fb05c439f8 .param/l "bge" 0 4 10, C4<001010>;
P_000001fb05c43a30 .param/l "bgt" 0 4 10, C4<001001>;
P_000001fb05c43a68 .param/l "ble" 0 4 10, C4<000111>;
P_000001fb05c43aa0 .param/l "blt" 0 4 10, C4<000110>;
P_000001fb05c43ad8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fb05c43b10 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001fb05c43b48 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fb05c43b80 .param/l "j" 0 4 12, C4<000010>;
P_000001fb05c43bb8 .param/l "jal" 0 4 12, C4<000011>;
P_000001fb05c43bf0 .param/l "jr" 0 4 6, C4<001000>;
P_000001fb05c43c28 .param/l "lw" 0 4 8, C4<100011>;
P_000001fb05c43c60 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fb05c43c98 .param/l "or_" 0 4 5, C4<100101>;
P_000001fb05c43cd0 .param/l "ori" 0 4 8, C4<001101>;
P_000001fb05c43d08 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fb05c43d40 .param/l "sll" 0 4 6, C4<000000>;
P_000001fb05c43d78 .param/l "slt" 0 4 5, C4<101010>;
P_000001fb05c43db0 .param/l "slti" 0 4 8, C4<101010>;
P_000001fb05c43de8 .param/l "srl" 0 4 6, C4<000010>;
P_000001fb05c43e20 .param/l "sub" 0 4 5, C4<100010>;
P_000001fb05c43e58 .param/l "subu" 0 4 5, C4<100011>;
P_000001fb05c43e90 .param/l "sw" 0 4 8, C4<101011>;
P_000001fb05c43ec8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fb05c43f00 .param/l "xori" 0 4 8, C4<001110>;
L_000001fb05c2bb00 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05c2c350 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05c2bda0 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05c2c270 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05c2b940 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05c2bc50 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05c2b8d0 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05c2b9b0 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05c2c3c0 .functor OR 1, v000001fb05cad300_0, v000001fb05c96110_0, C4<0>, C4<0>;
L_000001fb05d0fbd0 .functor OR 1, L_000001fb05cfb2f0, L_000001fb05cf99f0, C4<0>, C4<0>;
L_000001fb05d0faf0 .functor AND 1, L_000001fb05cfaf30, L_000001fb05cf93b0, C4<1>, C4<1>;
L_000001fb05d0f2a0 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05d0f230 .functor OR 1, L_000001fb05cfc150, L_000001fb05cfc290, C4<0>, C4<0>;
L_000001fb05d0f930 .functor OR 1, L_000001fb05d0f230, L_000001fb05cfb7f0, C4<0>, C4<0>;
L_000001fb05d0f540 .functor OR 1, L_000001fb05cfc830, L_000001fb05cfcb50, C4<0>, C4<0>;
L_000001fb05d0f0e0 .functor AND 1, L_000001fb05cfc790, L_000001fb05d0f540, C4<1>, C4<1>;
L_000001fb05d0fa80 .functor OR 1, L_000001fb05d13e20, L_000001fb05d123e0, C4<0>, C4<0>;
L_000001fb05d0ef90 .functor AND 1, L_000001fb05cfbcf0, L_000001fb05d0fa80, C4<1>, C4<1>;
v000001fb05ca44a0_0 .net "ALUOp", 3 0, v000001fb05c1d5c0_0;  1 drivers
v000001fb05ca5440_0 .net "ALUResult", 31 0, v000001fb05ca4180_0;  1 drivers
v000001fb05ca3e60_0 .net "ALUSrc", 0 0, v000001fb05c0b440_0;  1 drivers
v000001fb05ca3f00_0 .net "ALUin2", 31 0, L_000001fb05cfb930;  1 drivers
v000001fb05ca4ea0_0 .net "MemReadEn", 0 0, v000001fb05c09e60_0;  1 drivers
v000001fb05ca3fa0_0 .net "MemWriteEn", 0 0, v000001fb05c95e90_0;  1 drivers
v000001fb05ca4540_0 .net "MemtoReg", 0 0, v000001fb05c95670_0;  1 drivers
v000001fb05ca4720_0 .net "PC", 31 0, v000001fb05ca5300_0;  alias, 1 drivers
v000001fb05ca58a0_0 .net "PCPlus1", 31 0, L_000001fb05cfab70;  1 drivers
v000001fb05ca47c0_0 .net "PCsrc", 1 0, v000001fb05ca54e0_0;  1 drivers
v000001fb05ca4860_0 .net "RegDst", 0 0, v000001fb05c94f90_0;  1 drivers
v000001fb05ca4b80_0 .net "RegWriteEn", 0 0, v000001fb05c95030_0;  1 drivers
v000001fb05ca5260_0 .net "WriteRegister", 4 0, L_000001fb05cfc0b0;  1 drivers
v000001fb05ca5120_0 .net *"_ivl_0", 0 0, L_000001fb05c2bb00;  1 drivers
L_000001fb05cb0cb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fb05ca5620_0 .net/2u *"_ivl_10", 4 0, L_000001fb05cb0cb0;  1 drivers
L_000001fb05cb1ac0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05ca4900_0 .net *"_ivl_101", 15 0, L_000001fb05cb1ac0;  1 drivers
v000001fb05ca4cc0_0 .net *"_ivl_102", 31 0, L_000001fb05cfad50;  1 drivers
L_000001fb05cb1b08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05ca56c0_0 .net *"_ivl_105", 25 0, L_000001fb05cb1b08;  1 drivers
L_000001fb05cb1b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05ca49a0_0 .net/2u *"_ivl_106", 31 0, L_000001fb05cb1b50;  1 drivers
v000001fb05ca4fe0_0 .net *"_ivl_108", 0 0, L_000001fb05cfaf30;  1 drivers
L_000001fb05cb1b98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fb05ca4ae0_0 .net/2u *"_ivl_110", 5 0, L_000001fb05cb1b98;  1 drivers
v000001fb05cab060_0 .net *"_ivl_112", 0 0, L_000001fb05cf93b0;  1 drivers
v000001fb05cab2e0_0 .net *"_ivl_115", 0 0, L_000001fb05d0faf0;  1 drivers
v000001fb05cab9c0_0 .net *"_ivl_116", 47 0, L_000001fb05cf9450;  1 drivers
L_000001fb05cb1be0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cab920_0 .net *"_ivl_119", 15 0, L_000001fb05cb1be0;  1 drivers
L_000001fb05cb0cf8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fb05caade0_0 .net/2u *"_ivl_12", 5 0, L_000001fb05cb0cf8;  1 drivers
v000001fb05caafc0_0 .net *"_ivl_120", 47 0, L_000001fb05cf9590;  1 drivers
L_000001fb05cb1c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05caba60_0 .net *"_ivl_123", 15 0, L_000001fb05cb1c28;  1 drivers
v000001fb05cac320_0 .net *"_ivl_125", 0 0, L_000001fb05cf9630;  1 drivers
v000001fb05cab7e0_0 .net *"_ivl_126", 31 0, L_000001fb05cf98b0;  1 drivers
v000001fb05cac000_0 .net *"_ivl_128", 47 0, L_000001fb05cf9a90;  1 drivers
v000001fb05cac1e0_0 .net *"_ivl_130", 47 0, L_000001fb05cfbd90;  1 drivers
v000001fb05caae80_0 .net *"_ivl_132", 47 0, L_000001fb05cfc470;  1 drivers
v000001fb05cab880_0 .net *"_ivl_134", 47 0, L_000001fb05cfb9d0;  1 drivers
L_000001fb05cb1c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb05cab380_0 .net/2u *"_ivl_138", 1 0, L_000001fb05cb1c70;  1 drivers
v000001fb05caaac0_0 .net *"_ivl_14", 0 0, L_000001fb05cadb20;  1 drivers
v000001fb05cabb00_0 .net *"_ivl_140", 0 0, L_000001fb05cfbed0;  1 drivers
L_000001fb05cb1cb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fb05caa660_0 .net/2u *"_ivl_142", 1 0, L_000001fb05cb1cb8;  1 drivers
v000001fb05caaca0_0 .net *"_ivl_144", 0 0, L_000001fb05cfc8d0;  1 drivers
L_000001fb05cb1d00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fb05caab60_0 .net/2u *"_ivl_146", 1 0, L_000001fb05cb1d00;  1 drivers
v000001fb05cac280_0 .net *"_ivl_148", 0 0, L_000001fb05cfbb10;  1 drivers
L_000001fb05cb1d48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001fb05cabc40_0 .net/2u *"_ivl_150", 31 0, L_000001fb05cb1d48;  1 drivers
L_000001fb05cb1d90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001fb05caa8e0_0 .net/2u *"_ivl_152", 31 0, L_000001fb05cb1d90;  1 drivers
v000001fb05caa700_0 .net *"_ivl_154", 31 0, L_000001fb05cfbf70;  1 drivers
v000001fb05cab560_0 .net *"_ivl_156", 31 0, L_000001fb05cfc330;  1 drivers
L_000001fb05cb0d40 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fb05caa980_0 .net/2u *"_ivl_16", 4 0, L_000001fb05cb0d40;  1 drivers
v000001fb05caa480_0 .net *"_ivl_160", 0 0, L_000001fb05d0f2a0;  1 drivers
L_000001fb05cb1e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cab240_0 .net/2u *"_ivl_162", 31 0, L_000001fb05cb1e20;  1 drivers
L_000001fb05cb1ef8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fb05cab420_0 .net/2u *"_ivl_166", 5 0, L_000001fb05cb1ef8;  1 drivers
v000001fb05caaf20_0 .net *"_ivl_168", 0 0, L_000001fb05cfc150;  1 drivers
L_000001fb05cb1f40 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fb05cac0a0_0 .net/2u *"_ivl_170", 5 0, L_000001fb05cb1f40;  1 drivers
v000001fb05caaa20_0 .net *"_ivl_172", 0 0, L_000001fb05cfc290;  1 drivers
v000001fb05caac00_0 .net *"_ivl_175", 0 0, L_000001fb05d0f230;  1 drivers
L_000001fb05cb1f88 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fb05caad40_0 .net/2u *"_ivl_176", 5 0, L_000001fb05cb1f88;  1 drivers
v000001fb05cab100_0 .net *"_ivl_178", 0 0, L_000001fb05cfb7f0;  1 drivers
v000001fb05cac140_0 .net *"_ivl_181", 0 0, L_000001fb05d0f930;  1 drivers
L_000001fb05cb1fd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cab1a0_0 .net/2u *"_ivl_182", 15 0, L_000001fb05cb1fd0;  1 drivers
v000001fb05cab4c0_0 .net *"_ivl_184", 31 0, L_000001fb05cfc970;  1 drivers
v000001fb05caa520_0 .net *"_ivl_187", 0 0, L_000001fb05cfca10;  1 drivers
v000001fb05caa5c0_0 .net *"_ivl_188", 15 0, L_000001fb05cfc3d0;  1 drivers
v000001fb05cabba0_0 .net *"_ivl_19", 4 0, L_000001fb05cace00;  1 drivers
v000001fb05cab6a0_0 .net *"_ivl_190", 31 0, L_000001fb05cfc510;  1 drivers
v000001fb05caa7a0_0 .net *"_ivl_194", 31 0, L_000001fb05cfc6f0;  1 drivers
L_000001fb05cb2018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cab600_0 .net *"_ivl_197", 25 0, L_000001fb05cb2018;  1 drivers
L_000001fb05cb2060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cab740_0 .net/2u *"_ivl_198", 31 0, L_000001fb05cb2060;  1 drivers
L_000001fb05cb0c68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cabce0_0 .net/2u *"_ivl_2", 5 0, L_000001fb05cb0c68;  1 drivers
v000001fb05cabd80_0 .net *"_ivl_20", 4 0, L_000001fb05cacea0;  1 drivers
v000001fb05cabe20_0 .net *"_ivl_200", 0 0, L_000001fb05cfc790;  1 drivers
L_000001fb05cb20a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cabec0_0 .net/2u *"_ivl_202", 5 0, L_000001fb05cb20a8;  1 drivers
v000001fb05cabf60_0 .net *"_ivl_204", 0 0, L_000001fb05cfc830;  1 drivers
L_000001fb05cb20f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fb05caa840_0 .net/2u *"_ivl_206", 5 0, L_000001fb05cb20f0;  1 drivers
v000001fb05cafa60_0 .net *"_ivl_208", 0 0, L_000001fb05cfcb50;  1 drivers
v000001fb05cb0280_0 .net *"_ivl_211", 0 0, L_000001fb05d0f540;  1 drivers
v000001fb05cafec0_0 .net *"_ivl_213", 0 0, L_000001fb05d0f0e0;  1 drivers
L_000001fb05cb2138 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fb05cb00a0_0 .net/2u *"_ivl_214", 5 0, L_000001fb05cb2138;  1 drivers
v000001fb05caf060_0 .net *"_ivl_216", 0 0, L_000001fb05cfb4d0;  1 drivers
L_000001fb05cb2180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fb05caf740_0 .net/2u *"_ivl_218", 31 0, L_000001fb05cb2180;  1 drivers
v000001fb05caf380_0 .net *"_ivl_220", 31 0, L_000001fb05cfb6b0;  1 drivers
v000001fb05cafe20_0 .net *"_ivl_224", 31 0, L_000001fb05cfbc50;  1 drivers
L_000001fb05cb21c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05caf240_0 .net *"_ivl_227", 25 0, L_000001fb05cb21c8;  1 drivers
L_000001fb05cb2210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05caf2e0_0 .net/2u *"_ivl_228", 31 0, L_000001fb05cb2210;  1 drivers
v000001fb05caefc0_0 .net *"_ivl_230", 0 0, L_000001fb05cfbcf0;  1 drivers
L_000001fb05cb2258 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cb0140_0 .net/2u *"_ivl_232", 5 0, L_000001fb05cb2258;  1 drivers
v000001fb05caee80_0 .net *"_ivl_234", 0 0, L_000001fb05d13e20;  1 drivers
L_000001fb05cb22a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fb05cb0000_0 .net/2u *"_ivl_236", 5 0, L_000001fb05cb22a0;  1 drivers
v000001fb05caf560_0 .net *"_ivl_238", 0 0, L_000001fb05d123e0;  1 drivers
v000001fb05caf100_0 .net *"_ivl_24", 0 0, L_000001fb05c2bda0;  1 drivers
v000001fb05caff60_0 .net *"_ivl_241", 0 0, L_000001fb05d0fa80;  1 drivers
v000001fb05caf7e0_0 .net *"_ivl_243", 0 0, L_000001fb05d0ef90;  1 drivers
L_000001fb05cb22e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fb05caef20_0 .net/2u *"_ivl_244", 5 0, L_000001fb05cb22e8;  1 drivers
v000001fb05caf1a0_0 .net *"_ivl_246", 0 0, L_000001fb05d13c40;  1 drivers
v000001fb05caf420_0 .net *"_ivl_248", 31 0, L_000001fb05d13600;  1 drivers
L_000001fb05cb0d88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fb05caf4c0_0 .net/2u *"_ivl_26", 4 0, L_000001fb05cb0d88;  1 drivers
v000001fb05cafce0_0 .net *"_ivl_29", 4 0, L_000001fb05cf91d0;  1 drivers
v000001fb05caf600_0 .net *"_ivl_32", 0 0, L_000001fb05c2c270;  1 drivers
L_000001fb05cb0dd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fb05caf9c0_0 .net/2u *"_ivl_34", 4 0, L_000001fb05cb0dd0;  1 drivers
v000001fb05caf6a0_0 .net *"_ivl_37", 4 0, L_000001fb05cfafd0;  1 drivers
v000001fb05cafb00_0 .net *"_ivl_40", 0 0, L_000001fb05c2b940;  1 drivers
L_000001fb05cb0e18 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05caf880_0 .net/2u *"_ivl_42", 15 0, L_000001fb05cb0e18;  1 drivers
v000001fb05caf920_0 .net *"_ivl_45", 15 0, L_000001fb05cfa850;  1 drivers
v000001fb05cafba0_0 .net *"_ivl_48", 0 0, L_000001fb05c2bc50;  1 drivers
v000001fb05cafc40_0 .net *"_ivl_5", 5 0, L_000001fb05cacc20;  1 drivers
L_000001fb05cb0e60 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cb01e0_0 .net/2u *"_ivl_50", 36 0, L_000001fb05cb0e60;  1 drivers
L_000001fb05cb0ea8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cafd80_0 .net/2u *"_ivl_52", 31 0, L_000001fb05cb0ea8;  1 drivers
v000001fb05cb0320_0 .net *"_ivl_55", 4 0, L_000001fb05cfa490;  1 drivers
v000001fb05caeca0_0 .net *"_ivl_56", 36 0, L_000001fb05cfb070;  1 drivers
v000001fb05caed40_0 .net *"_ivl_58", 36 0, L_000001fb05cf9e50;  1 drivers
v000001fb05caede0_0 .net *"_ivl_62", 0 0, L_000001fb05c2b8d0;  1 drivers
L_000001fb05cb0ef0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cadd00_0 .net/2u *"_ivl_64", 5 0, L_000001fb05cb0ef0;  1 drivers
v000001fb05cac720_0 .net *"_ivl_67", 5 0, L_000001fb05cf9db0;  1 drivers
v000001fb05cad120_0 .net *"_ivl_70", 0 0, L_000001fb05c2b9b0;  1 drivers
L_000001fb05cb0f38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cae7a0_0 .net/2u *"_ivl_72", 57 0, L_000001fb05cb0f38;  1 drivers
L_000001fb05cb0f80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05cad940_0 .net/2u *"_ivl_74", 31 0, L_000001fb05cb0f80;  1 drivers
v000001fb05cadbc0_0 .net *"_ivl_77", 25 0, L_000001fb05cf9770;  1 drivers
v000001fb05cae020_0 .net *"_ivl_78", 57 0, L_000001fb05cf9950;  1 drivers
v000001fb05cad440_0 .net *"_ivl_8", 0 0, L_000001fb05c2c350;  1 drivers
v000001fb05cae0c0_0 .net *"_ivl_80", 57 0, L_000001fb05cfa990;  1 drivers
L_000001fb05cb19e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fb05cade40_0 .net/2u *"_ivl_84", 31 0, L_000001fb05cb19e8;  1 drivers
L_000001fb05cb1a30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fb05caeb60_0 .net/2u *"_ivl_88", 5 0, L_000001fb05cb1a30;  1 drivers
v000001fb05cae160_0 .net *"_ivl_90", 0 0, L_000001fb05cfb2f0;  1 drivers
L_000001fb05cb1a78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fb05cadf80_0 .net/2u *"_ivl_92", 5 0, L_000001fb05cb1a78;  1 drivers
v000001fb05caea20_0 .net *"_ivl_94", 0 0, L_000001fb05cf99f0;  1 drivers
v000001fb05caec00_0 .net *"_ivl_97", 0 0, L_000001fb05d0fbd0;  1 drivers
v000001fb05cae200_0 .net *"_ivl_98", 47 0, L_000001fb05cfacb0;  1 drivers
v000001fb05cad580_0 .net "adderResult", 31 0, L_000001fb05cfbe30;  1 drivers
v000001fb05cae2a0_0 .net "address", 31 0, L_000001fb05cf9f90;  1 drivers
v000001fb05cae480_0 .net "clk", 0 0, L_000001fb05c2c3c0;  alias, 1 drivers
v000001fb05cadc60_0 .var "cycles_consumed", 31 0;
v000001fb05cae840_0 .net "excep_flag", 0 0, L_000001fb05cf9310;  1 drivers
v000001fb05cacfe0_0 .net "extImm", 31 0, L_000001fb05cfb890;  1 drivers
v000001fb05cac860_0 .net "funct", 5 0, L_000001fb05cf9ef0;  1 drivers
v000001fb05cad080_0 .net "hlt", 0 0, v000001fb05c96110_0;  1 drivers
v000001fb05cac4a0_0 .net "imm", 15 0, L_000001fb05cfb250;  1 drivers
v000001fb05cac540_0 .net "immediate", 31 0, L_000001fb05cfba70;  1 drivers
v000001fb05cadda0_0 .net "input_clk", 0 0, v000001fb05cad300_0;  1 drivers
v000001fb05cac5e0_0 .net "instruction", 31 0, L_000001fb05cfc010;  1 drivers
v000001fb05cad4e0_0 .net "memoryReadData", 31 0, v000001fb05ca51c0_0;  1 drivers
v000001fb05cad620_0 .net "nextPC", 31 0, L_000001fb05cfc5b0;  1 drivers
v000001fb05cad6c0_0 .net "opcode", 5 0, L_000001fb05cacd60;  1 drivers
v000001fb05cae700_0 .net "rd", 4 0, L_000001fb05cfa7b0;  1 drivers
v000001fb05cae520_0 .net "readData1", 31 0, L_000001fb05d0eeb0;  1 drivers
v000001fb05cad1c0_0 .net "readData1_w", 31 0, L_000001fb05d14000;  1 drivers
v000001fb05cad760_0 .net "readData2", 31 0, L_000001fb05d0f700;  1 drivers
v000001fb05cae340_0 .net "regs0", 31 0, L_000001fb05d0f620;  alias, 1 drivers
v000001fb05cae3e0_0 .net "regs1", 31 0, L_000001fb05d0f380;  alias, 1 drivers
v000001fb05cad260_0 .net "regs2", 31 0, L_000001fb05d0f7e0;  alias, 1 drivers
v000001fb05cad3a0_0 .net "regs3", 31 0, L_000001fb05d0ef20;  alias, 1 drivers
v000001fb05cae5c0_0 .net "regs4", 31 0, L_000001fb05d0f5b0;  alias, 1 drivers
v000001fb05cac680_0 .net "regs5", 31 0, L_000001fb05d0f850;  alias, 1 drivers
v000001fb05cadee0_0 .net "rs", 4 0, L_000001fb05cfa210;  1 drivers
v000001fb05cad9e0_0 .net "rst", 0 0, v000001fb05cacb80_0;  1 drivers
v000001fb05cae660_0 .net "rt", 4 0, L_000001fb05cf8d70;  1 drivers
v000001fb05cacae0_0 .net "shamt", 31 0, L_000001fb05cf9d10;  1 drivers
v000001fb05cacf40_0 .net "wire_instruction", 31 0, L_000001fb05d0ed60;  1 drivers
v000001fb05cad800_0 .net "writeData", 31 0, L_000001fb05d140a0;  1 drivers
v000001fb05cac7c0_0 .net "zero", 0 0, L_000001fb05d12ca0;  1 drivers
L_000001fb05cacc20 .part L_000001fb05cfc010, 26, 6;
L_000001fb05cacd60 .functor MUXZ 6, L_000001fb05cacc20, L_000001fb05cb0c68, L_000001fb05c2bb00, C4<>;
L_000001fb05cadb20 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb0cf8;
L_000001fb05cace00 .part L_000001fb05cfc010, 11, 5;
L_000001fb05cacea0 .functor MUXZ 5, L_000001fb05cace00, L_000001fb05cb0d40, L_000001fb05cadb20, C4<>;
L_000001fb05cfa7b0 .functor MUXZ 5, L_000001fb05cacea0, L_000001fb05cb0cb0, L_000001fb05c2c350, C4<>;
L_000001fb05cf91d0 .part L_000001fb05cfc010, 21, 5;
L_000001fb05cfa210 .functor MUXZ 5, L_000001fb05cf91d0, L_000001fb05cb0d88, L_000001fb05c2bda0, C4<>;
L_000001fb05cfafd0 .part L_000001fb05cfc010, 16, 5;
L_000001fb05cf8d70 .functor MUXZ 5, L_000001fb05cfafd0, L_000001fb05cb0dd0, L_000001fb05c2c270, C4<>;
L_000001fb05cfa850 .part L_000001fb05cfc010, 0, 16;
L_000001fb05cfb250 .functor MUXZ 16, L_000001fb05cfa850, L_000001fb05cb0e18, L_000001fb05c2b940, C4<>;
L_000001fb05cfa490 .part L_000001fb05cfc010, 6, 5;
L_000001fb05cfb070 .concat [ 5 32 0 0], L_000001fb05cfa490, L_000001fb05cb0ea8;
L_000001fb05cf9e50 .functor MUXZ 37, L_000001fb05cfb070, L_000001fb05cb0e60, L_000001fb05c2bc50, C4<>;
L_000001fb05cf9d10 .part L_000001fb05cf9e50, 0, 32;
L_000001fb05cf9db0 .part L_000001fb05cfc010, 0, 6;
L_000001fb05cf9ef0 .functor MUXZ 6, L_000001fb05cf9db0, L_000001fb05cb0ef0, L_000001fb05c2b8d0, C4<>;
L_000001fb05cf9770 .part L_000001fb05cfc010, 0, 26;
L_000001fb05cf9950 .concat [ 26 32 0 0], L_000001fb05cf9770, L_000001fb05cb0f80;
L_000001fb05cfa990 .functor MUXZ 58, L_000001fb05cf9950, L_000001fb05cb0f38, L_000001fb05c2b9b0, C4<>;
L_000001fb05cf9f90 .part L_000001fb05cfa990, 0, 32;
L_000001fb05cfab70 .arith/sum 32, v000001fb05ca5300_0, L_000001fb05cb19e8;
L_000001fb05cfb2f0 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1a30;
L_000001fb05cf99f0 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1a78;
L_000001fb05cfacb0 .concat [ 32 16 0 0], L_000001fb05cf9f90, L_000001fb05cb1ac0;
L_000001fb05cfad50 .concat [ 6 26 0 0], L_000001fb05cacd60, L_000001fb05cb1b08;
L_000001fb05cfaf30 .cmp/eq 32, L_000001fb05cfad50, L_000001fb05cb1b50;
L_000001fb05cf93b0 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb1b98;
L_000001fb05cf9450 .concat [ 32 16 0 0], L_000001fb05d0eeb0, L_000001fb05cb1be0;
L_000001fb05cf9590 .concat [ 32 16 0 0], v000001fb05ca5300_0, L_000001fb05cb1c28;
L_000001fb05cf9630 .part L_000001fb05cfb250, 15, 1;
LS_000001fb05cf98b0_0_0 .concat [ 1 1 1 1], L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630;
LS_000001fb05cf98b0_0_4 .concat [ 1 1 1 1], L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630;
LS_000001fb05cf98b0_0_8 .concat [ 1 1 1 1], L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630;
LS_000001fb05cf98b0_0_12 .concat [ 1 1 1 1], L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630;
LS_000001fb05cf98b0_0_16 .concat [ 1 1 1 1], L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630;
LS_000001fb05cf98b0_0_20 .concat [ 1 1 1 1], L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630;
LS_000001fb05cf98b0_0_24 .concat [ 1 1 1 1], L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630;
LS_000001fb05cf98b0_0_28 .concat [ 1 1 1 1], L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630, L_000001fb05cf9630;
LS_000001fb05cf98b0_1_0 .concat [ 4 4 4 4], LS_000001fb05cf98b0_0_0, LS_000001fb05cf98b0_0_4, LS_000001fb05cf98b0_0_8, LS_000001fb05cf98b0_0_12;
LS_000001fb05cf98b0_1_4 .concat [ 4 4 4 4], LS_000001fb05cf98b0_0_16, LS_000001fb05cf98b0_0_20, LS_000001fb05cf98b0_0_24, LS_000001fb05cf98b0_0_28;
L_000001fb05cf98b0 .concat [ 16 16 0 0], LS_000001fb05cf98b0_1_0, LS_000001fb05cf98b0_1_4;
L_000001fb05cf9a90 .concat [ 16 32 0 0], L_000001fb05cfb250, L_000001fb05cf98b0;
L_000001fb05cfbd90 .arith/sum 48, L_000001fb05cf9590, L_000001fb05cf9a90;
L_000001fb05cfc470 .functor MUXZ 48, L_000001fb05cfbd90, L_000001fb05cf9450, L_000001fb05d0faf0, C4<>;
L_000001fb05cfb9d0 .functor MUXZ 48, L_000001fb05cfc470, L_000001fb05cfacb0, L_000001fb05d0fbd0, C4<>;
L_000001fb05cfbe30 .part L_000001fb05cfb9d0, 0, 32;
L_000001fb05cfbed0 .cmp/eq 2, v000001fb05ca54e0_0, L_000001fb05cb1c70;
L_000001fb05cfc8d0 .cmp/eq 2, v000001fb05ca54e0_0, L_000001fb05cb1cb8;
L_000001fb05cfbb10 .cmp/eq 2, v000001fb05ca54e0_0, L_000001fb05cb1d00;
L_000001fb05cfbf70 .functor MUXZ 32, L_000001fb05cb1d90, L_000001fb05cb1d48, L_000001fb05cfbb10, C4<>;
L_000001fb05cfc330 .functor MUXZ 32, L_000001fb05cfbf70, L_000001fb05cfbe30, L_000001fb05cfc8d0, C4<>;
L_000001fb05cfc5b0 .functor MUXZ 32, L_000001fb05cfc330, L_000001fb05cfab70, L_000001fb05cfbed0, C4<>;
L_000001fb05cfc010 .functor MUXZ 32, L_000001fb05d0ed60, L_000001fb05cb1e20, L_000001fb05d0f2a0, C4<>;
L_000001fb05cfc150 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1ef8;
L_000001fb05cfc290 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1f40;
L_000001fb05cfb7f0 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1f88;
L_000001fb05cfc970 .concat [ 16 16 0 0], L_000001fb05cfb250, L_000001fb05cb1fd0;
L_000001fb05cfca10 .part L_000001fb05cfb250, 15, 1;
LS_000001fb05cfc3d0_0_0 .concat [ 1 1 1 1], L_000001fb05cfca10, L_000001fb05cfca10, L_000001fb05cfca10, L_000001fb05cfca10;
LS_000001fb05cfc3d0_0_4 .concat [ 1 1 1 1], L_000001fb05cfca10, L_000001fb05cfca10, L_000001fb05cfca10, L_000001fb05cfca10;
LS_000001fb05cfc3d0_0_8 .concat [ 1 1 1 1], L_000001fb05cfca10, L_000001fb05cfca10, L_000001fb05cfca10, L_000001fb05cfca10;
LS_000001fb05cfc3d0_0_12 .concat [ 1 1 1 1], L_000001fb05cfca10, L_000001fb05cfca10, L_000001fb05cfca10, L_000001fb05cfca10;
L_000001fb05cfc3d0 .concat [ 4 4 4 4], LS_000001fb05cfc3d0_0_0, LS_000001fb05cfc3d0_0_4, LS_000001fb05cfc3d0_0_8, LS_000001fb05cfc3d0_0_12;
L_000001fb05cfc510 .concat [ 16 16 0 0], L_000001fb05cfb250, L_000001fb05cfc3d0;
L_000001fb05cfb890 .functor MUXZ 32, L_000001fb05cfc510, L_000001fb05cfc970, L_000001fb05d0f930, C4<>;
L_000001fb05cfc6f0 .concat [ 6 26 0 0], L_000001fb05cacd60, L_000001fb05cb2018;
L_000001fb05cfc790 .cmp/eq 32, L_000001fb05cfc6f0, L_000001fb05cb2060;
L_000001fb05cfc830 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb20a8;
L_000001fb05cfcb50 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb20f0;
L_000001fb05cfb4d0 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb2138;
L_000001fb05cfb6b0 .functor MUXZ 32, L_000001fb05cfb890, L_000001fb05cb2180, L_000001fb05cfb4d0, C4<>;
L_000001fb05cfba70 .functor MUXZ 32, L_000001fb05cfb6b0, L_000001fb05cf9d10, L_000001fb05d0f0e0, C4<>;
L_000001fb05cfbc50 .concat [ 6 26 0 0], L_000001fb05cacd60, L_000001fb05cb21c8;
L_000001fb05cfbcf0 .cmp/eq 32, L_000001fb05cfbc50, L_000001fb05cb2210;
L_000001fb05d13e20 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb2258;
L_000001fb05d123e0 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb22a0;
L_000001fb05d13c40 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb22e8;
L_000001fb05d13600 .functor MUXZ 32, L_000001fb05d0eeb0, v000001fb05ca5300_0, L_000001fb05d13c40, C4<>;
L_000001fb05d14000 .functor MUXZ 32, L_000001fb05d13600, L_000001fb05d0f700, L_000001fb05d0ef90, C4<>;
S_000001fb05c2e9d0 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fb05c32750 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fb05d0f9a0 .functor NOT 1, v000001fb05c0b440_0, C4<0>, C4<0>, C4<0>;
v000001fb05c1c300_0 .net *"_ivl_0", 0 0, L_000001fb05d0f9a0;  1 drivers
v000001fb05c1d020_0 .net "in1", 31 0, L_000001fb05d0f700;  alias, 1 drivers
v000001fb05c1c440_0 .net "in2", 31 0, L_000001fb05cfba70;  alias, 1 drivers
v000001fb05c1d160_0 .net "out", 31 0, L_000001fb05cfb930;  alias, 1 drivers
v000001fb05c1d200_0 .net "s", 0 0, v000001fb05c0b440_0;  alias, 1 drivers
L_000001fb05cfb930 .functor MUXZ 32, L_000001fb05cfba70, L_000001fb05d0f700, L_000001fb05d0f9a0, C4<>;
S_000001fb05b96330 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fb05c93fe0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fb05c94018 .param/l "add" 0 4 5, C4<100000>;
P_000001fb05c94050 .param/l "addi" 0 4 8, C4<001000>;
P_000001fb05c94088 .param/l "addu" 0 4 5, C4<100001>;
P_000001fb05c940c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fb05c940f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fb05c94130 .param/l "beq" 0 4 10, C4<000100>;
P_000001fb05c94168 .param/l "bge" 0 4 10, C4<001010>;
P_000001fb05c941a0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001fb05c941d8 .param/l "ble" 0 4 10, C4<000111>;
P_000001fb05c94210 .param/l "blt" 0 4 10, C4<000110>;
P_000001fb05c94248 .param/l "bne" 0 4 10, C4<000101>;
P_000001fb05c94280 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fb05c942b8 .param/l "j" 0 4 12, C4<000010>;
P_000001fb05c942f0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fb05c94328 .param/l "jr" 0 4 6, C4<001000>;
P_000001fb05c94360 .param/l "lw" 0 4 8, C4<100011>;
P_000001fb05c94398 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fb05c943d0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fb05c94408 .param/l "ori" 0 4 8, C4<001101>;
P_000001fb05c94440 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fb05c94478 .param/l "sll" 0 4 6, C4<000000>;
P_000001fb05c944b0 .param/l "slt" 0 4 5, C4<101010>;
P_000001fb05c944e8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fb05c94520 .param/l "srl" 0 4 6, C4<000010>;
P_000001fb05c94558 .param/l "sub" 0 4 5, C4<100010>;
P_000001fb05c94590 .param/l "subu" 0 4 5, C4<100011>;
P_000001fb05c945c8 .param/l "sw" 0 4 8, C4<101011>;
P_000001fb05c94600 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fb05c94638 .param/l "xori" 0 4 8, C4<001110>;
v000001fb05c1d5c0_0 .var "ALUOp", 3 0;
v000001fb05c0b440_0 .var "ALUSrc", 0 0;
v000001fb05c09e60_0 .var "MemReadEn", 0 0;
v000001fb05c95e90_0 .var "MemWriteEn", 0 0;
v000001fb05c95670_0 .var "MemtoReg", 0 0;
v000001fb05c94f90_0 .var "RegDst", 0 0;
v000001fb05c95030_0 .var "RegWriteEn", 0 0;
v000001fb05c95710_0 .net "funct", 5 0, L_000001fb05cf9ef0;  alias, 1 drivers
v000001fb05c96110_0 .var "hlt", 0 0;
v000001fb05c95210_0 .net "opcode", 5 0, L_000001fb05cacd60;  alias, 1 drivers
v000001fb05c955d0_0 .net "rst", 0 0, v000001fb05cacb80_0;  alias, 1 drivers
E_000001fb05c323d0 .event anyedge, v000001fb05c955d0_0, v000001fb05c95210_0, v000001fb05c95710_0;
S_000001fb05b96580 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_000001fb05c96690 .param/l "RType" 0 4 2, C4<000000>;
P_000001fb05c966c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fb05c96700 .param/l "addi" 0 4 8, C4<001000>;
P_000001fb05c96738 .param/l "addu" 0 4 5, C4<100001>;
P_000001fb05c96770 .param/l "and_" 0 4 5, C4<100100>;
P_000001fb05c967a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fb05c967e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fb05c96818 .param/l "bge" 0 4 10, C4<001010>;
P_000001fb05c96850 .param/l "bgt" 0 4 10, C4<001001>;
P_000001fb05c96888 .param/l "ble" 0 4 10, C4<000111>;
P_000001fb05c968c0 .param/l "blt" 0 4 10, C4<000110>;
P_000001fb05c968f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fb05c96930 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fb05c96968 .param/l "j" 0 4 12, C4<000010>;
P_000001fb05c969a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fb05c969d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fb05c96a10 .param/l "lw" 0 4 8, C4<100011>;
P_000001fb05c96a48 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fb05c96a80 .param/l "or_" 0 4 5, C4<100101>;
P_000001fb05c96ab8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fb05c96af0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fb05c96b28 .param/l "sll" 0 4 6, C4<000000>;
P_000001fb05c96b60 .param/l "slt" 0 4 5, C4<101010>;
P_000001fb05c96b98 .param/l "slti" 0 4 8, C4<101010>;
P_000001fb05c96bd0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fb05c96c08 .param/l "sub" 0 4 5, C4<100010>;
P_000001fb05c96c40 .param/l "subu" 0 4 5, C4<100011>;
P_000001fb05c96c78 .param/l "sw" 0 4 8, C4<101011>;
P_000001fb05c96cb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fb05c96ce8 .param/l "xori" 0 4 8, C4<001110>;
L_000001fb05c2ba20 .functor NOT 1, v000001fb05cacb80_0, C4<0>, C4<0>, C4<0>;
L_000001fb05c2ba90 .functor OR 1, L_000001fb05cf94f0, L_000001fb05cfa030, C4<0>, C4<0>;
L_000001fb05c2bb70 .functor OR 1, L_000001fb05c2ba90, L_000001fb05cfb110, C4<0>, C4<0>;
L_000001fb05c2bfd0 .functor OR 1, L_000001fb05c2bb70, L_000001fb05cfb390, C4<0>, C4<0>;
L_000001fb05c2bd30 .functor OR 1, L_000001fb05c2bfd0, L_000001fb05cfb430, C4<0>, C4<0>;
L_000001fb05c2b6a0 .functor OR 1, L_000001fb05c2bd30, L_000001fb05cfa530, C4<0>, C4<0>;
L_000001fb05c2be80 .functor OR 1, L_000001fb05c2b6a0, L_000001fb05cfa0d0, C4<0>, C4<0>;
L_000001fb05c2be10 .functor OR 1, L_000001fb05c2be80, L_000001fb05cf8cd0, C4<0>, C4<0>;
L_000001fb05c2c040 .functor OR 1, L_000001fb05c2be10, L_000001fb05cfadf0, C4<0>, C4<0>;
L_000001fb05c2c120 .functor OR 1, L_000001fb05c2c040, L_000001fb05cf8f50, C4<0>, C4<0>;
L_000001fb05c2c190 .functor OR 1, L_000001fb05c2c120, L_000001fb05cf8eb0, C4<0>, C4<0>;
L_000001fb05c2c430 .functor OR 1, L_000001fb05c2c190, L_000001fb05cfa170, C4<0>, C4<0>;
L_000001fb05c2b780 .functor OR 1, L_000001fb05c2c430, L_000001fb05cfa2b0, C4<0>, C4<0>;
L_000001fb05c2b550 .functor OR 1, L_000001fb05cf9c70, L_000001fb05cf9090, C4<0>, C4<0>;
L_000001fb05c2b7f0 .functor OR 1, L_000001fb05c2b550, L_000001fb05cfac10, C4<0>, C4<0>;
L_000001fb05c09670 .functor OR 1, L_000001fb05c2b7f0, L_000001fb05cf9b30, C4<0>, C4<0>;
L_000001fb05d0f3f0 .functor OR 1, L_000001fb05c09670, L_000001fb05cf8ff0, C4<0>, C4<0>;
L_000001fb05d0fb60 .functor OR 1, L_000001fb05d0f3f0, L_000001fb05cfaa30, C4<0>, C4<0>;
L_000001fb05d0f4d0 .functor OR 1, L_000001fb05d0fb60, L_000001fb05cfa350, C4<0>, C4<0>;
L_000001fb05d0edd0 .functor OR 1, L_000001fb05d0f4d0, L_000001fb05cfa670, C4<0>, C4<0>;
L_000001fb05d0f8c0 .functor OR 1, L_000001fb05d0edd0, L_000001fb05cf9bd0, C4<0>, C4<0>;
L_000001fb05d0ecf0 .functor OR 1, L_000001fb05d0f8c0, L_000001fb05cf9130, C4<0>, C4<0>;
L_000001fb05d0f460 .functor OR 1, L_000001fb05d0ecf0, L_000001fb05cf9810, C4<0>, C4<0>;
L_000001fb05d0f690 .functor OR 1, L_000001fb05d0f460, L_000001fb05cf9270, C4<0>, C4<0>;
L_000001fb05d0f000 .functor OR 1, L_000001fb05d0f690, L_000001fb05cfb1b0, C4<0>, C4<0>;
L_000001fb05d0f770 .functor OR 1, L_000001fb05d0f000, L_000001fb05cfa3f0, C4<0>, C4<0>;
L_000001fb05d0fa10 .functor OR 1, L_000001fb05d0f770, L_000001fb05cfa710, C4<0>, C4<0>;
L_000001fb05d0f310 .functor OR 1, L_000001fb05d0fa10, L_000001fb05cfae90, C4<0>, C4<0>;
v000001fb05c950d0_0 .net "PC", 31 0, v000001fb05ca5300_0;  alias, 1 drivers
v000001fb05c957b0_0 .net *"_ivl_0", 0 0, L_000001fb05c2ba20;  1 drivers
v000001fb05c95170_0 .net *"_ivl_10", 0 0, L_000001fb05cf8e10;  1 drivers
v000001fb05c94ef0_0 .net *"_ivl_100", 0 0, L_000001fb05cf9090;  1 drivers
v000001fb05c946d0_0 .net *"_ivl_103", 0 0, L_000001fb05c2b550;  1 drivers
L_000001fb05cb1568 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fb05c95ad0_0 .net/2u *"_ivl_104", 5 0, L_000001fb05cb1568;  1 drivers
v000001fb05c962f0_0 .net *"_ivl_106", 0 0, L_000001fb05cfac10;  1 drivers
v000001fb05c95350_0 .net *"_ivl_109", 0 0, L_000001fb05c2b7f0;  1 drivers
L_000001fb05cb15b0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fb05c95c10_0 .net/2u *"_ivl_110", 5 0, L_000001fb05cb15b0;  1 drivers
v000001fb05c95490_0 .net *"_ivl_112", 0 0, L_000001fb05cf9b30;  1 drivers
v000001fb05c961b0_0 .net *"_ivl_115", 0 0, L_000001fb05c09670;  1 drivers
L_000001fb05cb15f8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001fb05c94810_0 .net/2u *"_ivl_116", 5 0, L_000001fb05cb15f8;  1 drivers
v000001fb05c96250_0 .net *"_ivl_118", 0 0, L_000001fb05cf8ff0;  1 drivers
L_000001fb05cb10a0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001fb05c94d10_0 .net/2u *"_ivl_12", 5 0, L_000001fb05cb10a0;  1 drivers
v000001fb05c952b0_0 .net *"_ivl_121", 0 0, L_000001fb05d0f3f0;  1 drivers
L_000001fb05cb1640 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001fb05c964d0_0 .net/2u *"_ivl_122", 5 0, L_000001fb05cb1640;  1 drivers
v000001fb05c95850_0 .net *"_ivl_124", 0 0, L_000001fb05cfaa30;  1 drivers
v000001fb05c95f30_0 .net *"_ivl_127", 0 0, L_000001fb05d0fb60;  1 drivers
L_000001fb05cb1688 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001fb05c95a30_0 .net/2u *"_ivl_128", 5 0, L_000001fb05cb1688;  1 drivers
v000001fb05c953f0_0 .net *"_ivl_130", 0 0, L_000001fb05cfa350;  1 drivers
v000001fb05c95990_0 .net *"_ivl_133", 0 0, L_000001fb05d0f4d0;  1 drivers
L_000001fb05cb16d0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001fb05c95cb0_0 .net/2u *"_ivl_134", 5 0, L_000001fb05cb16d0;  1 drivers
v000001fb05c95b70_0 .net *"_ivl_136", 0 0, L_000001fb05cfa670;  1 drivers
v000001fb05c96570_0 .net *"_ivl_139", 0 0, L_000001fb05d0edd0;  1 drivers
v000001fb05c95d50_0 .net *"_ivl_14", 0 0, L_000001fb05cf94f0;  1 drivers
L_000001fb05cb1718 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001fb05c96390_0 .net/2u *"_ivl_140", 5 0, L_000001fb05cb1718;  1 drivers
v000001fb05c958f0_0 .net *"_ivl_142", 0 0, L_000001fb05cf9bd0;  1 drivers
v000001fb05c95df0_0 .net *"_ivl_145", 0 0, L_000001fb05d0f8c0;  1 drivers
L_000001fb05cb1760 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001fb05c95530_0 .net/2u *"_ivl_146", 5 0, L_000001fb05cb1760;  1 drivers
v000001fb05c948b0_0 .net *"_ivl_148", 0 0, L_000001fb05cf9130;  1 drivers
v000001fb05c94950_0 .net *"_ivl_151", 0 0, L_000001fb05d0ecf0;  1 drivers
L_000001fb05cb17a8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001fb05c949f0_0 .net/2u *"_ivl_152", 5 0, L_000001fb05cb17a8;  1 drivers
v000001fb05c96430_0 .net *"_ivl_154", 0 0, L_000001fb05cf9810;  1 drivers
v000001fb05c95fd0_0 .net *"_ivl_157", 0 0, L_000001fb05d0f460;  1 drivers
L_000001fb05cb17f0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001fb05c96070_0 .net/2u *"_ivl_158", 5 0, L_000001fb05cb17f0;  1 drivers
L_000001fb05cb10e8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001fb05c94770_0 .net/2u *"_ivl_16", 5 0, L_000001fb05cb10e8;  1 drivers
v000001fb05c94a90_0 .net *"_ivl_160", 0 0, L_000001fb05cf9270;  1 drivers
v000001fb05c94c70_0 .net *"_ivl_163", 0 0, L_000001fb05d0f690;  1 drivers
L_000001fb05cb1838 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fb05c94b30_0 .net/2u *"_ivl_164", 5 0, L_000001fb05cb1838;  1 drivers
v000001fb05c94bd0_0 .net *"_ivl_166", 0 0, L_000001fb05cfb1b0;  1 drivers
v000001fb05c94db0_0 .net *"_ivl_169", 0 0, L_000001fb05d0f000;  1 drivers
L_000001fb05cb1880 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fb05c94e50_0 .net/2u *"_ivl_170", 5 0, L_000001fb05cb1880;  1 drivers
v000001fb05c97aa0_0 .net *"_ivl_172", 0 0, L_000001fb05cfa3f0;  1 drivers
v000001fb05c97280_0 .net *"_ivl_175", 0 0, L_000001fb05d0f770;  1 drivers
L_000001fb05cb18c8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001fb05c97be0_0 .net/2u *"_ivl_176", 5 0, L_000001fb05cb18c8;  1 drivers
v000001fb05c97780_0 .net *"_ivl_178", 0 0, L_000001fb05cfa710;  1 drivers
v000001fb05c98860_0 .net *"_ivl_18", 0 0, L_000001fb05cfa030;  1 drivers
v000001fb05c98220_0 .net *"_ivl_181", 0 0, L_000001fb05d0fa10;  1 drivers
L_000001fb05cb1910 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001fb05c975a0_0 .net/2u *"_ivl_182", 5 0, L_000001fb05cb1910;  1 drivers
v000001fb05c97640_0 .net *"_ivl_184", 0 0, L_000001fb05cfae90;  1 drivers
v000001fb05c96e20_0 .net *"_ivl_187", 0 0, L_000001fb05d0f310;  1 drivers
L_000001fb05cb1958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb05c987c0_0 .net/2u *"_ivl_188", 0 0, L_000001fb05cb1958;  1 drivers
L_000001fb05cb19a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fb05c97960_0 .net/2u *"_ivl_190", 0 0, L_000001fb05cb19a0;  1 drivers
v000001fb05c98900_0 .net *"_ivl_192", 0 0, L_000001fb05cfa8f0;  1 drivers
v000001fb05c97a00_0 .net *"_ivl_194", 0 0, L_000001fb05cfaad0;  1 drivers
L_000001fb05cb0fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb05c971e0_0 .net/2u *"_ivl_2", 0 0, L_000001fb05cb0fc8;  1 drivers
v000001fb05c982c0_0 .net *"_ivl_21", 0 0, L_000001fb05c2ba90;  1 drivers
L_000001fb05cb1130 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001fb05c97000_0 .net/2u *"_ivl_22", 5 0, L_000001fb05cb1130;  1 drivers
v000001fb05c976e0_0 .net *"_ivl_24", 0 0, L_000001fb05cfb110;  1 drivers
v000001fb05c97140_0 .net *"_ivl_27", 0 0, L_000001fb05c2bb70;  1 drivers
L_000001fb05cb1178 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001fb05c98360_0 .net/2u *"_ivl_28", 5 0, L_000001fb05cb1178;  1 drivers
v000001fb05c96ec0_0 .net *"_ivl_30", 0 0, L_000001fb05cfb390;  1 drivers
v000001fb05c98a40_0 .net *"_ivl_33", 0 0, L_000001fb05c2bfd0;  1 drivers
L_000001fb05cb11c0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001fb05c98b80_0 .net/2u *"_ivl_34", 5 0, L_000001fb05cb11c0;  1 drivers
v000001fb05c97c80_0 .net *"_ivl_36", 0 0, L_000001fb05cfb430;  1 drivers
v000001fb05c97b40_0 .net *"_ivl_39", 0 0, L_000001fb05c2bd30;  1 drivers
v000001fb05c973c0_0 .net *"_ivl_4", 31 0, L_000001fb05cf96d0;  1 drivers
L_000001fb05cb1208 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001fb05c98540_0 .net/2u *"_ivl_40", 5 0, L_000001fb05cb1208;  1 drivers
v000001fb05c98040_0 .net *"_ivl_42", 0 0, L_000001fb05cfa530;  1 drivers
v000001fb05c97820_0 .net *"_ivl_45", 0 0, L_000001fb05c2b6a0;  1 drivers
L_000001fb05cb1250 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001fb05c978c0_0 .net/2u *"_ivl_46", 5 0, L_000001fb05cb1250;  1 drivers
v000001fb05c98ae0_0 .net *"_ivl_48", 0 0, L_000001fb05cfa0d0;  1 drivers
v000001fb05c97d20_0 .net *"_ivl_51", 0 0, L_000001fb05c2be80;  1 drivers
L_000001fb05cb1298 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v000001fb05c97dc0_0 .net/2u *"_ivl_52", 5 0, L_000001fb05cb1298;  1 drivers
v000001fb05c97e60_0 .net *"_ivl_54", 0 0, L_000001fb05cf8cd0;  1 drivers
v000001fb05c97f00_0 .net *"_ivl_57", 0 0, L_000001fb05c2be10;  1 drivers
L_000001fb05cb12e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fb05c980e0_0 .net/2u *"_ivl_58", 5 0, L_000001fb05cb12e0;  1 drivers
v000001fb05c989a0_0 .net *"_ivl_60", 0 0, L_000001fb05cfadf0;  1 drivers
v000001fb05c97fa0_0 .net *"_ivl_63", 0 0, L_000001fb05c2c040;  1 drivers
L_000001fb05cb1328 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fb05c98400_0 .net/2u *"_ivl_64", 5 0, L_000001fb05cb1328;  1 drivers
v000001fb05c984a0_0 .net *"_ivl_66", 0 0, L_000001fb05cf8f50;  1 drivers
v000001fb05c97460_0 .net *"_ivl_69", 0 0, L_000001fb05c2c120;  1 drivers
L_000001fb05cb1010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05c97320_0 .net *"_ivl_7", 25 0, L_000001fb05cb1010;  1 drivers
L_000001fb05cb1370 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fb05c98180_0 .net/2u *"_ivl_70", 5 0, L_000001fb05cb1370;  1 drivers
v000001fb05c97500_0 .net *"_ivl_72", 0 0, L_000001fb05cf8eb0;  1 drivers
v000001fb05c985e0_0 .net *"_ivl_75", 0 0, L_000001fb05c2c190;  1 drivers
L_000001fb05cb13b8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001fb05c98680_0 .net/2u *"_ivl_76", 5 0, L_000001fb05cb13b8;  1 drivers
v000001fb05c98720_0 .net *"_ivl_78", 0 0, L_000001fb05cfa170;  1 drivers
L_000001fb05cb1058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05c98c20_0 .net/2u *"_ivl_8", 31 0, L_000001fb05cb1058;  1 drivers
v000001fb05c96f60_0 .net *"_ivl_81", 0 0, L_000001fb05c2c430;  1 drivers
L_000001fb05cb1400 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001fb05c970a0_0 .net/2u *"_ivl_82", 5 0, L_000001fb05cb1400;  1 drivers
v000001fb05c96d80_0 .net *"_ivl_84", 0 0, L_000001fb05cfa2b0;  1 drivers
v000001fb05c9a3e0_0 .net *"_ivl_87", 0 0, L_000001fb05c2b780;  1 drivers
L_000001fb05cb1448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb05c9aa20_0 .net/2u *"_ivl_88", 0 0, L_000001fb05cb1448;  1 drivers
L_000001fb05cb1490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fb05c9b9c0_0 .net/2u *"_ivl_90", 0 0, L_000001fb05cb1490;  1 drivers
v000001fb05c9b920_0 .net *"_ivl_92", 0 0, L_000001fb05cfa5d0;  1 drivers
L_000001fb05cb14d8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fb05c9af20_0 .net/2u *"_ivl_94", 5 0, L_000001fb05cb14d8;  1 drivers
v000001fb05c9aca0_0 .net *"_ivl_96", 0 0, L_000001fb05cf9c70;  1 drivers
L_000001fb05cb1520 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fb05c9ac00_0 .net/2u *"_ivl_98", 5 0, L_000001fb05cb1520;  1 drivers
v000001fb05c9a480_0 .net "clk", 0 0, L_000001fb05c2c3c0;  alias, 1 drivers
v000001fb05c9b380_0 .net "excep_flag", 0 0, L_000001fb05cf9310;  alias, 1 drivers
v000001fb05c99f80_0 .net "funct", 5 0, L_000001fb05cf9ef0;  alias, 1 drivers
v000001fb05c9a5c0_0 .net "opcode", 5 0, L_000001fb05cacd60;  alias, 1 drivers
v000001fb05c9b100_0 .net "rst", 0 0, v000001fb05cacb80_0;  alias, 1 drivers
L_000001fb05cf96d0 .concat [ 6 26 0 0], L_000001fb05cacd60, L_000001fb05cb1010;
L_000001fb05cf8e10 .cmp/eq 32, L_000001fb05cf96d0, L_000001fb05cb1058;
L_000001fb05cf94f0 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb10a0;
L_000001fb05cfa030 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb10e8;
L_000001fb05cfb110 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb1130;
L_000001fb05cfb390 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb1178;
L_000001fb05cfb430 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb11c0;
L_000001fb05cfa530 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb1208;
L_000001fb05cfa0d0 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb1250;
L_000001fb05cf8cd0 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb1298;
L_000001fb05cfadf0 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb12e0;
L_000001fb05cf8f50 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb1328;
L_000001fb05cf8eb0 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb1370;
L_000001fb05cfa170 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb13b8;
L_000001fb05cfa2b0 .cmp/eq 6, L_000001fb05cf9ef0, L_000001fb05cb1400;
L_000001fb05cfa5d0 .functor MUXZ 1, L_000001fb05cb1490, L_000001fb05cb1448, L_000001fb05c2b780, C4<>;
L_000001fb05cf9c70 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb14d8;
L_000001fb05cf9090 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1520;
L_000001fb05cfac10 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1568;
L_000001fb05cf9b30 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb15b0;
L_000001fb05cf8ff0 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb15f8;
L_000001fb05cfaa30 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1640;
L_000001fb05cfa350 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1688;
L_000001fb05cfa670 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb16d0;
L_000001fb05cf9bd0 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1718;
L_000001fb05cf9130 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1760;
L_000001fb05cf9810 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb17a8;
L_000001fb05cf9270 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb17f0;
L_000001fb05cfb1b0 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1838;
L_000001fb05cfa3f0 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1880;
L_000001fb05cfa710 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb18c8;
L_000001fb05cfae90 .cmp/eq 6, L_000001fb05cacd60, L_000001fb05cb1910;
L_000001fb05cfa8f0 .functor MUXZ 1, L_000001fb05cb19a0, L_000001fb05cb1958, L_000001fb05d0f310, C4<>;
L_000001fb05cfaad0 .functor MUXZ 1, L_000001fb05cfa8f0, L_000001fb05cfa5d0, L_000001fb05cf8e10, C4<>;
L_000001fb05cf9310 .functor MUXZ 1, L_000001fb05cfaad0, L_000001fb05cb0fc8, L_000001fb05c2ba20, C4<>;
S_000001fb05bb1300 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001fb05d0ed60 .functor BUFZ 32, L_000001fb05cfb610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb05c9a2a0 .array "InstMem", 0 1023, 31 0;
v000001fb05c9aac0_0 .net *"_ivl_0", 31 0, L_000001fb05cfb610;  1 drivers
v000001fb05c99da0_0 .net *"_ivl_3", 9 0, L_000001fb05cfb750;  1 drivers
v000001fb05c9a340_0 .net *"_ivl_4", 11 0, L_000001fb05cfc650;  1 drivers
L_000001fb05cb1dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb05c99e40_0 .net *"_ivl_7", 1 0, L_000001fb05cb1dd8;  1 drivers
v000001fb05c9ba60_0 .net "address", 31 0, v000001fb05ca5300_0;  alias, 1 drivers
v000001fb05c9a520_0 .var/i "i", 31 0;
v000001fb05c9b1a0_0 .net "q", 31 0, L_000001fb05d0ed60;  alias, 1 drivers
L_000001fb05cfb610 .array/port v000001fb05c9a2a0, L_000001fb05cfc650;
L_000001fb05cfb750 .part v000001fb05ca5300_0, 0, 10;
L_000001fb05cfc650 .concat [ 10 2 0 0], L_000001fb05cfb750, L_000001fb05cb1dd8;
S_000001fb05bb1490 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001fb05d0eeb0 .functor BUFZ 32, L_000001fb05cfcab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb05d0f700 .functor BUFZ 32, L_000001fb05cfb570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb05c9a700_1 .array/port v000001fb05c9a700, 1;
L_000001fb05d0f620 .functor BUFZ 32, v000001fb05c9a700_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb05c9a700_2 .array/port v000001fb05c9a700, 2;
L_000001fb05d0f380 .functor BUFZ 32, v000001fb05c9a700_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb05c9a700_3 .array/port v000001fb05c9a700, 3;
L_000001fb05d0f7e0 .functor BUFZ 32, v000001fb05c9a700_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb05c9a700_4 .array/port v000001fb05c9a700, 4;
L_000001fb05d0ef20 .functor BUFZ 32, v000001fb05c9a700_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb05c9a700_5 .array/port v000001fb05c9a700, 5;
L_000001fb05d0f5b0 .functor BUFZ 32, v000001fb05c9a700_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb05c9a700_6 .array/port v000001fb05c9a700, 6;
L_000001fb05d0f850 .functor BUFZ 32, v000001fb05c9a700_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb05c9ad40_0 .net *"_ivl_0", 31 0, L_000001fb05cfcab0;  1 drivers
v000001fb05c9b600_0 .net *"_ivl_10", 6 0, L_000001fb05cfbbb0;  1 drivers
L_000001fb05cb1eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb05c9ade0_0 .net *"_ivl_13", 1 0, L_000001fb05cb1eb0;  1 drivers
v000001fb05c9ae80_0 .net *"_ivl_2", 6 0, L_000001fb05cfc1f0;  1 drivers
L_000001fb05cb1e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb05c99ee0_0 .net *"_ivl_5", 1 0, L_000001fb05cb1e68;  1 drivers
v000001fb05c9a660_0 .net *"_ivl_8", 31 0, L_000001fb05cfb570;  1 drivers
v000001fb05c9b240_0 .net "clk", 0 0, L_000001fb05c2c3c0;  alias, 1 drivers
v000001fb05c9bba0_0 .var/i "i", 31 0;
v000001fb05c9afc0_0 .net "readData1", 31 0, L_000001fb05d0eeb0;  alias, 1 drivers
v000001fb05c9b060_0 .net "readData2", 31 0, L_000001fb05d0f700;  alias, 1 drivers
v000001fb05c9b2e0_0 .net "readRegister1", 4 0, L_000001fb05cfa210;  alias, 1 drivers
v000001fb05c9a840_0 .net "readRegister2", 4 0, L_000001fb05cf8d70;  alias, 1 drivers
v000001fb05c9a700 .array "registers", 31 0, 31 0;
v000001fb05c9b420_0 .net "regs0", 31 0, L_000001fb05d0f620;  alias, 1 drivers
v000001fb05c9b560_0 .net "regs1", 31 0, L_000001fb05d0f380;  alias, 1 drivers
v000001fb05c9b4c0_0 .net "regs2", 31 0, L_000001fb05d0f7e0;  alias, 1 drivers
v000001fb05c9b6a0_0 .net "regs3", 31 0, L_000001fb05d0ef20;  alias, 1 drivers
v000001fb05c9a7a0_0 .net "regs4", 31 0, L_000001fb05d0f5b0;  alias, 1 drivers
v000001fb05c9a0c0_0 .net "regs5", 31 0, L_000001fb05d0f850;  alias, 1 drivers
v000001fb05c9bb00_0 .net "rst", 0 0, v000001fb05cacb80_0;  alias, 1 drivers
v000001fb05c9a8e0_0 .net "we", 0 0, v000001fb05c95030_0;  alias, 1 drivers
v000001fb05c9b740_0 .net "writeData", 31 0, L_000001fb05d140a0;  alias, 1 drivers
v000001fb05c9a020_0 .net "writeRegister", 4 0, L_000001fb05cfc0b0;  alias, 1 drivers
E_000001fb05c328d0/0 .event negedge, v000001fb05c955d0_0;
E_000001fb05c328d0/1 .event posedge, v000001fb05c9a480_0;
E_000001fb05c328d0 .event/or E_000001fb05c328d0/0, E_000001fb05c328d0/1;
L_000001fb05cfcab0 .array/port v000001fb05c9a700, L_000001fb05cfc1f0;
L_000001fb05cfc1f0 .concat [ 5 2 0 0], L_000001fb05cfa210, L_000001fb05cb1e68;
L_000001fb05cfb570 .array/port v000001fb05c9a700, L_000001fb05cfbbb0;
L_000001fb05cfbbb0 .concat [ 5 2 0 0], L_000001fb05cf8d70, L_000001fb05cb1eb0;
S_000001fb05b7d7e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_000001fb05bb1490;
 .timescale 0 0;
v000001fb05c9ab60_0 .var/i "i", 31 0;
S_000001fb05b7d970 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fb05c32d50 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fb05d0ee40 .functor NOT 1, v000001fb05c94f90_0, C4<0>, C4<0>, C4<0>;
v000001fb05c9b7e0_0 .net *"_ivl_0", 0 0, L_000001fb05d0ee40;  1 drivers
v000001fb05c9b880_0 .net "in1", 4 0, L_000001fb05cf8d70;  alias, 1 drivers
v000001fb05c9a200_0 .net "in2", 4 0, L_000001fb05cfa7b0;  alias, 1 drivers
v000001fb05c9a980_0 .net "out", 4 0, L_000001fb05cfc0b0;  alias, 1 drivers
v000001fb05c9bc40_0 .net "s", 0 0, v000001fb05c94f90_0;  alias, 1 drivers
L_000001fb05cfc0b0 .functor MUXZ 5, L_000001fb05cfa7b0, L_000001fb05cf8d70, L_000001fb05d0ee40, C4<>;
S_000001fb05bd4310 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fb05c33410 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fb05d0f070 .functor NOT 1, v000001fb05c95670_0, C4<0>, C4<0>, C4<0>;
v000001fb05c9a160_0 .net *"_ivl_0", 0 0, L_000001fb05d0f070;  1 drivers
v000001fb05ca42c0_0 .net "in1", 31 0, v000001fb05ca4180_0;  alias, 1 drivers
v000001fb05ca5940_0 .net "in2", 31 0, v000001fb05ca51c0_0;  alias, 1 drivers
v000001fb05ca4d60_0 .net "out", 31 0, L_000001fb05d140a0;  alias, 1 drivers
v000001fb05ca5760_0 .net "s", 0 0, v000001fb05c95670_0;  alias, 1 drivers
L_000001fb05d140a0 .functor MUXZ 32, v000001fb05ca51c0_0, v000001fb05ca4180_0, L_000001fb05d0f070, C4<>;
S_000001fb05bd44a0 .scope module, "alu" "ALU" 3 100, 10 1 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fb05b76af0 .param/l "ADD" 0 10 12, C4<0000>;
P_000001fb05b76b28 .param/l "AND" 0 10 12, C4<0010>;
P_000001fb05b76b60 .param/l "NOR" 0 10 12, C4<0101>;
P_000001fb05b76b98 .param/l "OR" 0 10 12, C4<0011>;
P_000001fb05b76bd0 .param/l "SGT" 0 10 12, C4<0111>;
P_000001fb05b76c08 .param/l "SLL" 0 10 12, C4<1000>;
P_000001fb05b76c40 .param/l "SLT" 0 10 12, C4<0110>;
P_000001fb05b76c78 .param/l "SRL" 0 10 12, C4<1001>;
P_000001fb05b76cb0 .param/l "SUB" 0 10 12, C4<0001>;
P_000001fb05b76ce8 .param/l "XOR" 0 10 12, C4<0100>;
P_000001fb05b76d20 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_000001fb05b76d58 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_000001fb05cb2330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb05ca59e0_0 .net/2u *"_ivl_0", 31 0, L_000001fb05cb2330;  1 drivers
v000001fb05ca5080_0 .net "opSel", 3 0, v000001fb05c1d5c0_0;  alias, 1 drivers
v000001fb05ca5580_0 .net "operand1", 31 0, L_000001fb05d14000;  alias, 1 drivers
v000001fb05ca5800_0 .net "operand2", 31 0, L_000001fb05cfb930;  alias, 1 drivers
v000001fb05ca4180_0 .var "result", 31 0;
v000001fb05ca5a80_0 .net "zero", 0 0, L_000001fb05d12ca0;  alias, 1 drivers
E_000001fb05c33b50 .event anyedge, v000001fb05c1d5c0_0, v000001fb05ca5580_0, v000001fb05c1d160_0;
L_000001fb05d12ca0 .cmp/eq 32, v000001fb05ca4180_0, L_000001fb05cb2330;
S_000001fb05b76da0 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001fb05ca9d90 .param/l "RType" 0 4 2, C4<000000>;
P_000001fb05ca9dc8 .param/l "add" 0 4 5, C4<100000>;
P_000001fb05ca9e00 .param/l "addi" 0 4 8, C4<001000>;
P_000001fb05ca9e38 .param/l "addu" 0 4 5, C4<100001>;
P_000001fb05ca9e70 .param/l "and_" 0 4 5, C4<100100>;
P_000001fb05ca9ea8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fb05ca9ee0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fb05ca9f18 .param/l "bge" 0 4 10, C4<001010>;
P_000001fb05ca9f50 .param/l "bgt" 0 4 10, C4<001001>;
P_000001fb05ca9f88 .param/l "ble" 0 4 10, C4<000111>;
P_000001fb05ca9fc0 .param/l "blt" 0 4 10, C4<000110>;
P_000001fb05ca9ff8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fb05caa030 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fb05caa068 .param/l "j" 0 4 12, C4<000010>;
P_000001fb05caa0a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fb05caa0d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fb05caa110 .param/l "lw" 0 4 8, C4<100011>;
P_000001fb05caa148 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fb05caa180 .param/l "or_" 0 4 5, C4<100101>;
P_000001fb05caa1b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fb05caa1f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fb05caa228 .param/l "sll" 0 4 6, C4<000000>;
P_000001fb05caa260 .param/l "slt" 0 4 5, C4<101010>;
P_000001fb05caa298 .param/l "slti" 0 4 8, C4<101010>;
P_000001fb05caa2d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fb05caa308 .param/l "sub" 0 4 5, C4<100010>;
P_000001fb05caa340 .param/l "subu" 0 4 5, C4<100011>;
P_000001fb05caa378 .param/l "sw" 0 4 8, C4<101011>;
P_000001fb05caa3b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fb05caa3e8 .param/l "xori" 0 4 8, C4<001110>;
v000001fb05ca54e0_0 .var "PCsrc", 1 0;
v000001fb05ca40e0_0 .net "excep_flag", 0 0, L_000001fb05cf9310;  alias, 1 drivers
v000001fb05ca4220_0 .net "funct", 5 0, L_000001fb05cf9ef0;  alias, 1 drivers
v000001fb05ca4c20_0 .net "opcode", 5 0, L_000001fb05cacd60;  alias, 1 drivers
v000001fb05ca5c60_0 .net "operand1", 31 0, L_000001fb05d0eeb0;  alias, 1 drivers
v000001fb05ca4040_0 .net "operand2", 31 0, L_000001fb05cfb930;  alias, 1 drivers
v000001fb05ca4f40_0 .net "rst", 0 0, v000001fb05cacb80_0;  alias, 1 drivers
E_000001fb05c33450/0 .event anyedge, v000001fb05c955d0_0, v000001fb05c9b380_0, v000001fb05c95210_0, v000001fb05c9afc0_0;
E_000001fb05c33450/1 .event anyedge, v000001fb05c1d160_0, v000001fb05c95710_0;
E_000001fb05c33450 .event/or E_000001fb05c33450/0, E_000001fb05c33450/1;
S_000001fb05bacd50 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fb05ca45e0 .array "DataMem", 0 1023, 31 0;
v000001fb05ca4360_0 .net "address", 31 0, v000001fb05ca4180_0;  alias, 1 drivers
v000001fb05ca5b20_0 .net "clock", 0 0, L_000001fb05c2c3c0;  alias, 1 drivers
v000001fb05ca4a40_0 .net "data", 31 0, L_000001fb05d0f700;  alias, 1 drivers
v000001fb05ca4400_0 .var/i "i", 31 0;
v000001fb05ca51c0_0 .var "q", 31 0;
v000001fb05ca4680_0 .net "rden", 0 0, v000001fb05c09e60_0;  alias, 1 drivers
v000001fb05ca4e00_0 .net "wren", 0 0, v000001fb05c95e90_0;  alias, 1 drivers
E_000001fb05c33c50 .event negedge, v000001fb05c9a480_0;
S_000001fb05bacee0 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_000001fb05c2e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fb05c33e90 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v000001fb05ca5bc0_0 .net "PCin", 31 0, L_000001fb05cfc5b0;  alias, 1 drivers
v000001fb05ca5300_0 .var "PCout", 31 0;
v000001fb05ca3dc0_0 .net "clk", 0 0, L_000001fb05c2c3c0;  alias, 1 drivers
v000001fb05ca53a0_0 .net "rst", 0 0, v000001fb05cacb80_0;  alias, 1 drivers
    .scope S_000001fb05b76da0;
T_0 ;
    %wait E_000001fb05c33450;
    %load/vec4 v000001fb05ca4f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fb05ca54e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fb05ca40e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fb05ca54e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001fb05ca4c20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v000001fb05ca5c60_0;
    %load/vec4 v000001fb05ca4040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v000001fb05ca4c20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v000001fb05ca5c60_0;
    %load/vec4 v000001fb05ca4040_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v000001fb05ca4c20_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v000001fb05ca5c60_0;
    %load/vec4 v000001fb05ca4040_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v000001fb05ca4c20_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v000001fb05ca5c60_0;
    %load/vec4 v000001fb05ca4040_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v000001fb05ca4c20_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v000001fb05ca4040_0;
    %load/vec4 v000001fb05ca5c60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001fb05ca4c20_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v000001fb05ca4040_0;
    %load/vec4 v000001fb05ca5c60_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001fb05ca4c20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001fb05ca4c20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001fb05ca4c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v000001fb05ca4220_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fb05ca54e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fb05ca54e0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fb05bacee0;
T_1 ;
    %wait E_000001fb05c328d0;
    %load/vec4 v000001fb05ca53a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fb05ca5300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fb05ca5bc0_0;
    %assign/vec4 v000001fb05ca5300_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fb05bb1300;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb05c9a520_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fb05c9a520_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fb05c9a520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %load/vec4 v000001fb05c9a520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb05c9a520_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a2a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fb05b96330;
T_3 ;
    %wait E_000001fb05c323d0;
    %load/vec4 v000001fb05c955d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fb05c96110_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb05c95030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb05c95e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb05c95670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb05c09e60_0, 0;
    %assign/vec4 v000001fb05c94f90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fb05c96110_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fb05c1d5c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fb05c0b440_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fb05c95030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fb05c95e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fb05c95670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fb05c09e60_0, 0, 1;
    %store/vec4 v000001fb05c94f90_0, 0, 1;
    %load/vec4 v000001fb05c95210_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c96110_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c94f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95030_0, 0;
    %load/vec4 v000001fb05c95710_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c94f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb05c94f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c09e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95670_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c95e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb05c0b440_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb05c1d5c0_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fb05bb1490;
T_4 ;
    %wait E_000001fb05c328d0;
    %fork t_1, S_000001fb05b7d7e0;
    %jmp t_0;
    .scope S_000001fb05b7d7e0;
t_1 ;
    %load/vec4 v000001fb05c9bb00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb05c9ab60_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fb05c9ab60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fb05c9ab60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a700, 0, 4;
    %load/vec4 v000001fb05c9ab60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb05c9ab60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fb05c9a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fb05c9b740_0;
    %load/vec4 v000001fb05c9a020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05c9a700, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fb05bb1490;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fb05bb1490;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb05c9bba0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fb05c9bba0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fb05c9bba0_0;
    %ix/getv/s 4, v000001fb05c9bba0_0;
    %load/vec4a v000001fb05c9a700, 4;
    %ix/getv/s 4, v000001fb05c9bba0_0;
    %load/vec4a v000001fb05c9a700, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fb05c9bba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb05c9bba0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fb05bd44a0;
T_6 ;
    %wait E_000001fb05c33b50;
    %load/vec4 v000001fb05ca5080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fb05ca5580_0;
    %load/vec4 v000001fb05ca5800_0;
    %add;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fb05ca5580_0;
    %load/vec4 v000001fb05ca5800_0;
    %sub;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fb05ca5580_0;
    %load/vec4 v000001fb05ca5800_0;
    %and;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fb05ca5580_0;
    %load/vec4 v000001fb05ca5800_0;
    %or;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fb05ca5580_0;
    %load/vec4 v000001fb05ca5800_0;
    %xor;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fb05ca5580_0;
    %load/vec4 v000001fb05ca5800_0;
    %or;
    %inv;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fb05ca5580_0;
    %load/vec4 v000001fb05ca5800_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fb05ca5800_0;
    %load/vec4 v000001fb05ca5580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fb05ca5580_0;
    %ix/getv 4, v000001fb05ca5800_0;
    %shiftl 4;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fb05ca5580_0;
    %ix/getv 4, v000001fb05ca5800_0;
    %shiftr 4;
    %assign/vec4 v000001fb05ca4180_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fb05bacd50;
T_7 ;
    %wait E_000001fb05c33c50;
    %load/vec4 v000001fb05ca4680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fb05ca4360_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fb05ca45e0, 4;
    %assign/vec4 v000001fb05ca51c0_0, 0;
T_7.0 ;
    %load/vec4 v000001fb05ca4e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fb05ca4a40_0;
    %ix/getv 3, v000001fb05ca4360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fb05bacd50;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb05ca45e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001fb05bacd50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb05ca4400_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fb05ca4400_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fb05ca4400_0;
    %load/vec4a v000001fb05ca45e0, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v000001fb05ca4400_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fb05ca4400_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb05ca4400_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fb05c2e840;
T_10 ;
    %wait E_000001fb05c328d0;
    %load/vec4 v000001fb05cad9e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb05cadc60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fb05cadc60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fb05cadc60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fb05c2e520;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb05cad300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb05cacb80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fb05c2e520;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fb05cad300_0;
    %inv;
    %assign/vec4 v000001fb05cad300_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fb05c2e520;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb05cacb80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb05cacb80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v000001fb05cac900_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
