<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.2" vendor="opalkelly.com" name="SZG_ENET1G" display_name="SZG_ENET1G Peripheral" url="https://opalkelly.com/products/szg-enet1g/" preset_file="preset.xml" supports_ced="false">
  <file_version>1.1</file_version>
  <description>SZG_ENET1G Peripheral</description>
  <compatible_board_revisions>
    <revision id="0">RevB</revision>
  </compatible_board_revisions>
  <components>
    <component name="szg_port_std" type="connector" sub_type="som" display_name="SZG_ENET1G (STD)">
      <pins>
        <pin index="0" name="RX_CTL_1" />
        <pin index="1" name="RESET_ENET_N" />
        <pin index="2" name="TX_CTL_1" />
        <pin index="3" name="INT_N" />
        <pin index="4" name="RXD3" />
        <pin index="5" name="TXD0" />
        <pin index="6" name="RXD2" />
        <pin index="7" name="TXD1" />
        <pin index="8" name="RXD1" />
        <pin index="9" name="TXD2" />
        <pin index="10" name="RXD0" />
        <pin index="11" name="TXD3" />
        <pin index="12" name="EEPROM_SCL" />
        <pin index="13" name="MDC_1" />
        <pin index="14" name="EEPROM_SDA" />
        <pin index="15" name="MDIO_1" />
        <pin index="16" name="unconnected" />
        <pin index="17" name="unconnected" />
        <pin index="18" name="unconnected" />
        <pin index="19" name="unconnected" />
        <pin index="20" name="unconnected" />
        <pin index="21" name="unconnected" />
        <pin index="22" name="unconnected" />
        <pin index="23" name="unconnected" />
        <pin index="24" name="unconnected" />
        <pin index="25" name="unconnected" />
        <pin index="26" name="unconnected" />
        <pin index="27" name="unconnected" />
        <pin index="28" name="RX_CLK" />
        <pin index="29" name="TX_CLK" />
        <pin index="30" name="unconnected" />
        <pin index="31" name="unconnected" />
      </pins>
      <interfaces>
        <interface mode="master" name="rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="phy_onboard">
          <description>Primary interface to communicate with ethernet phy in RGMII mode</description>
          <port_maps>
            <port_map logical_port="RD" physical_port="rgmii_rxd" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="RXD0" />
                <pin_map port_index="1" component_pin="RXD1" />
                <pin_map port_index="2" component_pin="RXD2" />
                <pin_map port_index="3" component_pin="RXD3" />
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CTL" physical_port="rgmii_rx_ctl" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="RX_CTL_1" />
              </pin_maps>
            </port_map>
            <port_map logical_port="RXC" physical_port="rgmii_rxc" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="RX_CLK" />
              </pin_maps>
            </port_map>
            <port_map logical_port="TD" physical_port="rgmii_txd" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="TXD0" />
                <pin_map port_index="1" component_pin="TXD1" />
                <pin_map port_index="2" component_pin="TXD2" />
                <pin_map port_index="3" component_pin="TXD3" />
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CTL" physical_port="rgmii_tx_ctl" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="TX_CTL_1" />
              </pin_maps>
            </port_map>
            <port_map logical_port="TXC" physical_port="rgmii_txc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="TX_CLK" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy.</description>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="MDIO_1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio_o" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="MDIO_1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio_t" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="MDIO_1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="MDC_1"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="enet1g_resetn">
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_resetn_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="RESET_ENET_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="enet1g_resetn" type="xilinx.com:interface:gpio_rtl:1.0" of_component="enet1g_resetn" preset_proc="enet1g_resetn_Preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="phy_resetn_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="RESET_ENET_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="iic_eeprom" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_eeprom">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic0_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="EEPROM_SDA" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic0_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="EEPROM_SDA" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic0_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="EEPROM_SDA" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic0_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="EEPROM_SCL" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic0_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="EEPROM_SCL" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic0_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="EEPROM_SCL" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      </interfaces>
    </component>
    <component name="iic_eeprom" display_name="Pre-programmed MAC address EEPROM" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>MAC Address EEPROM pre-programmed with a EUI-48 MAC Address assigned by the IEEE Registration Authority.</description>
    </component>
    <component name="enet1g_resetn" display_name="RGMII PHY - Reset" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>A component to be used when using the tri_mode_ethernet_mac IP. The tri_mode_ethernet_mac IP doesn't output an external PHY reset, so this component connects the PHY reset to an AXI-GPIO IP for use. The PHY reset is active low (_N).</description>
      <component_modes>
        <component_mode name="enet1g_resetn_config" display_name="Configuration for enet1g_resetn">
          <interfaces>
            <interface name="enet1g_resetn"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" /> 
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_onboard" display_name="RGMII PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="DP83867" vendor="Texas_Instruments" spec_url="www.ti.com">
      <description>Primary interface to communicate with ethernet phy in RGMII mode</description>
      <component_modes>
        <component_mode name="rgmii_config" display_name="Configuration for RGMII">
          <interfaces>
            <interface name="rgmii" />
            <interface name="mdio_mdc" />
            <interface name="phy_reset_out" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="1" />
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
  </components>
  <connections>
    <connection name="szg_port_std_phy_rgmii" component1="szg_port_std" component2="phy_onboard">
      <connection_map name="szg_port_std_rxd0" typical_delay="5" c1_st_index="10" c1_end_index="10" c2_st_index="0" c2_end_index="0" />
      <connection_map name="szg_port_std_rxd1" typical_delay="5" c1_st_index="8" c1_end_index="8" c2_st_index="1" c2_end_index="1" />
      <connection_map name="szg_port_std_rxd2" typical_delay="5" c1_st_index="6" c1_end_index="6" c2_st_index="2" c2_end_index="2" />
      <connection_map name="szg_port_std_rxd3" typical_delay="5" c1_st_index="4" c1_end_index="4" c2_st_index="3" c2_end_index="3" />
      <connection_map name="szg_port_std_rx_ctl_1" typical_delay="5" c1_st_index="0" c1_end_index="0" c2_st_index="4" c2_end_index="4" />
      <connection_map name="szg_port_std_rx_clk" typical_delay="5" c1_st_index="28" c1_end_index="28" c2_st_index="5" c2_end_index="5" />
      <connection_map name="szg_port_std_txd0" typical_delay="5" c1_st_index="5" c1_end_index="5" c2_st_index="6" c2_end_index="6" />
      <connection_map name="szg_port_std_txd1" typical_delay="5" c1_st_index="7" c1_end_index="7" c2_st_index="7" c2_end_index="7" />
      <connection_map name="szg_port_std_txd2" typical_delay="5" c1_st_index="9" c1_end_index="9" c2_st_index="8" c2_end_index="8" />
      <connection_map name="szg_port_std_txd3" typical_delay="5" c1_st_index="11" c1_end_index="11" c2_st_index="9" c2_end_index="9" />
      <connection_map name="szg_port_std_tx_ctl_1" typical_delay="5" c1_st_index="2" c1_end_index="2" c2_st_index="10" c2_end_index="10" />
      <connection_map name="szg_port_std_tx_clk" typical_delay="5" c1_st_index="29" c1_end_index="29" c2_st_index="11" c2_end_index="11" />
      <connection_map name="szg_port_std_mdio_1" typical_delay="5" c1_st_index="15" c1_end_index="15" c2_st_index="12" c2_end_index="12" />
      <connection_map name="szg_port_std_mdc_1" typical_delay="5" c1_st_index="13" c1_end_index="13" c2_st_index="13" c2_end_index="13" />
    </connection>
    <connection name="szg_port_std_enet1g_resetn" component1="szg_port_std" component2="enet1g_resetn">
      <connection_map name="szg_port_std_reset_enet_n" typical_delay="5" c1_st_index="1" c1_end_index="1" c2_st_index="0" c2_end_index="0" />
    </connection>
    <connection name="szg_port_std_iic_eeprom" component1="szg_port_std" component2="iic_eeprom">
      <connection_map name="szg_port_std_eeprom_sclk" typical_delay="5" c1_st_index="12" c1_end_index="12" c2_st_index="0" c2_end_index="0" />
      <connection_map name="szg_port_std_eeprom_sda" typical_delay="5" c1_st_index="14" c1_end_index="14" c2_st_index="1" c2_end_index="1" />
    </connection>
  </connections>
</board>
