----------------------------------------------------------------------
Report for cell top.TECH
Register bits:  51 of 84255 (0.061%)
I/O cells:      10
                                  Cell usage:
                               cell     count   Res Usage(%)
                              CCU2C        11          100.0
                            FD1P3AX        19          100.0
                            FD1P3IX        16          100.0
                            FD1S3AX        11          100.0
                            FD1S3AY         2          100.0
                            FD1S3IX         3          100.0
                                GSR         1          100.0
                                 IB         2          100.0
                               LUT4        62          100.0
                                 OB         8          100.0
                              PFUMX         2          100.0
SUB MODULES
           uart_rx(CLKS_PER_BIT=27)         1
                              TOTAL       138
----------------------------------------------------------------------
Report for cell uart_rx(CLKS_PER_BIT=27).v1
Instance Path : uart_rx1
                                  Cell usage:
                               cell     count   Res Usage(%)
                              CCU2C        11          100.0
                            FD1P3AX        19          100.0
                            FD1P3IX        16          100.0
                            FD1S3AX         3           27.3
                            FD1S3AY         2          100.0
                            FD1S3IX         3          100.0
                               LUT4        62          100.0
                              PFUMX         2          100.0
                              TOTAL       118
