<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Hexapode: IP: USART register block and driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="IN7Robot.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Hexapode
   &#160;<span id="projectnumber">Version 1.0</span>
   </div>
   <div id="projectbrief">Thomas Waquet &amp; Gauthier Dhalluin</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Généré par Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Recherche');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Page&#160;principale</span></a></li>
      <li><a href="pages.html"><span>Pages&#160;associées</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Structures&#160;de&#160;données</span></a></li>
      <li><a href="files.html"><span>Fichiers</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Recherche" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___i_p___u_s_a_r_t__001.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>Tout</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Structures de données</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Fichiers</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Fonctions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Définitions de type</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Énumérations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Valeurs énumérées</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groupes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Structures de données</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Définitions de type</a> &#124;
<a href="#enum-members">Énumérations</a> &#124;
<a href="#func-members">Fonctions</a>  </div>
  <div class="headertitle">
<div class="title">IP: USART register block and driver</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Structures de données</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART register block structure.  <a href="struct_i_p___u_s_a_r_t__001___t.html#details">Plus de détails...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___ring_buffer___t.html">UART_RingBuffer_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Ring buffer structure.  <a href="struct_u_a_r_t___ring_buffer___t.html#details">Plus de détails...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___a_b___c_f_g___t.html">UART_AB_CFG_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Baudrate mode configuration type definition.  <a href="struct_u_a_r_t___a_b___c_f_g___t.html#details">Plus de détails...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html">UART_FIFO_CFG_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Configuration Structure definition.  <a href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html#details">Plus de détails...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga98a009d55ad0d99b3f84391f0552faeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga98a009d55ad0d99b3f84391f0552faeb">UART_BLOCKING_TIMEOUT</a>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="separator:ga98a009d55ad0d99b3f84391f0552faeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b318954fbe283fa5da4dad6990b0b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b318954fbe283fa5da4dad6990b0b20">UART_ACCEPTED_BAUDRATE_ERROR</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga3b318954fbe283fa5da4dad6990b0b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06774e65c2ca095c4373122ed9a390b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga06774e65c2ca095c4373122ed9a390b8">UART_RBR_MASKBIT</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga06774e65c2ca095c4373122ed9a390b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UARTn Receiver Buffer Register.  <a href="#ga06774e65c2ca095c4373122ed9a390b8">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga06774e65c2ca095c4373122ed9a390b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1592b78e87967ae6a06756679cfc855e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1592b78e87967ae6a06756679cfc855e">UART_THR_MASKBIT</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga1592b78e87967ae6a06756679cfc855e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UARTn Transmit Holding Register.  <a href="#ga1592b78e87967ae6a06756679cfc855e">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga1592b78e87967ae6a06756679cfc855e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a89461d99a43769772276e51a6710a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga55a89461d99a43769772276e51a6710a">UART_LOAD_DLL</a>(div)&#160;&#160;&#160;((div) &amp; 0xFF)</td></tr>
<tr class="memdesc:ga55a89461d99a43769772276e51a6710a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UARTn Divisor Latch LSB register.  <a href="#ga55a89461d99a43769772276e51a6710a">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga55a89461d99a43769772276e51a6710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85050a24048ffc2de997cd60ea67f9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga85050a24048ffc2de997cd60ea67f9df">UART_DLL_MASKBIT</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="separator:ga85050a24048ffc2de997cd60ea67f9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d480e07f82896893e45b572adeffcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaf4d480e07f82896893e45b572adeffcd">UART_DLM_MASKBIT</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf4d480e07f82896893e45b572adeffcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UARTn Divisor Latch MSB register.  <a href="#gaf4d480e07f82896893e45b572adeffcd">Plus de détails...</a><br/></td></tr>
<tr class="separator:gaf4d480e07f82896893e45b572adeffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac53f4cc36f13edd3fdf7fd9bab1360e2">UART_LOAD_DLM</a>(div)&#160;&#160;&#160;(((div) &gt;&gt; 8) &amp; 0xFF)</td></tr>
<tr class="separator:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6400102a6ec4fa634656b7ef18d1eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad6400102a6ec4fa634656b7ef18d1eba">UART_IER_RBRINT_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad6400102a6ec4fa634656b7ef18d1eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART interrupt enable register.  <a href="#gad6400102a6ec4fa634656b7ef18d1eba">Plus de détails...</a><br/></td></tr>
<tr class="separator:gad6400102a6ec4fa634656b7ef18d1eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0b05af9d9599e6ce9dd5521c2aa74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga6ad0b05af9d9599e6ce9dd5521c2aa74">UART_IER_THREINT_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga6ad0b05af9d9599e6ce9dd5521c2aa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11515e64ac0353023a4b62a9ca5ad0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga11515e64ac0353023a4b62a9ca5ad0ae">UART_IER_RLSINT_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga11515e64ac0353023a4b62a9ca5ad0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6d84e51cac1e440d91c53fe7b6bed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7f6d84e51cac1e440d91c53fe7b6bed1">UART_IER_MSINT_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga7f6d84e51cac1e440d91c53fe7b6bed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39fa253f4444c2dc37dcd85b7f40ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae39fa253f4444c2dc37dcd85b7f40ca4">UART_IER_CTSINT_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:gae39fa253f4444c2dc37dcd85b7f40ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370755782fbd47ad2c33ad281462bf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga370755782fbd47ad2c33ad281462bf45">UART_IER_ABEOINT_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 8))</td></tr>
<tr class="separator:ga370755782fbd47ad2c33ad281462bf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6579cde413efce70ee1103ef278368f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac6579cde413efce70ee1103ef278368f">UART_IER_ABTOINT_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 9))</td></tr>
<tr class="separator:gac6579cde413efce70ee1103ef278368f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101e57e41855d1262e9d9b747854542f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga101e57e41855d1262e9d9b747854542f">UART_IER_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x307))</td></tr>
<tr class="separator:ga101e57e41855d1262e9d9b747854542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145046fd9bd1d318acffd4770a7432ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga145046fd9bd1d318acffd4770a7432ec">UART1_IER_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x38F))</td></tr>
<tr class="separator:ga145046fd9bd1d318acffd4770a7432ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fadcd32fca709aece83c05f8be1901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gab5fadcd32fca709aece83c05f8be1901">UART_IIR_INTSTAT_PEND</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab5fadcd32fca709aece83c05f8be1901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART interrupt identification register.  <a href="#gab5fadcd32fca709aece83c05f8be1901">Plus de détails...</a><br/></td></tr>
<tr class="separator:gab5fadcd32fca709aece83c05f8be1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4441660d2a99f6b17a79eafbfb0424dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4441660d2a99f6b17a79eafbfb0424dd">UART_IIR_INTID_RLS</a>&#160;&#160;&#160;((uint32_t) (3 &lt;&lt; 1))</td></tr>
<tr class="separator:ga4441660d2a99f6b17a79eafbfb0424dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac646d8f797f3e71e01f4361997fc581b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac646d8f797f3e71e01f4361997fc581b">UART_IIR_INTID_RDA</a>&#160;&#160;&#160;((uint32_t) (2 &lt;&lt; 1))</td></tr>
<tr class="separator:gac646d8f797f3e71e01f4361997fc581b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965ba229214955385f11277549b7ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga965ba229214955385f11277549b7ecce">UART_IIR_INTID_CTI</a>&#160;&#160;&#160;((uint32_t) (6 &lt;&lt; 1))</td></tr>
<tr class="separator:ga965ba229214955385f11277549b7ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93160677afbc9c90f7a0baa917a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gafb93160677afbc9c90f7a0baa917a435">UART_IIR_INTID_THRE</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gafb93160677afbc9c90f7a0baa917a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02dabd5f0b60345c70379ab8df3e899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaf02dabd5f0b60345c70379ab8df3e899">UART_IIR_INTID_MODEM</a>&#160;&#160;&#160;((uint32_t) (0 &lt;&lt; 1))</td></tr>
<tr class="separator:gaf02dabd5f0b60345c70379ab8df3e899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f78952aec5835ac753718323b681910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga6f78952aec5835ac753718323b681910">UART_IIR_INTID_MASK</a>&#160;&#160;&#160;((uint32_t) (7 &lt;&lt; 1))</td></tr>
<tr class="separator:ga6f78952aec5835ac753718323b681910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b20e73585acb416f112502d29554d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga29b20e73585acb416f112502d29554d7">UART_IIR_FIFO_EN</a>&#160;&#160;&#160;((uint32_t) (3 &lt;&lt; 6))</td></tr>
<tr class="separator:ga29b20e73585acb416f112502d29554d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce7f02b02e196d84ef8f6066dd2b9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga6ce7f02b02e196d84ef8f6066dd2b9d4">UART_IIR_ABEO_INT</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 8))</td></tr>
<tr class="separator:ga6ce7f02b02e196d84ef8f6066dd2b9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29486c78b0afdb4b3943defe36d5404c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga29486c78b0afdb4b3943defe36d5404c">UART_IIR_ABTO_INT</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 9))</td></tr>
<tr class="separator:ga29486c78b0afdb4b3943defe36d5404c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad443b74131fa7b7aecf0f1c581172faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad443b74131fa7b7aecf0f1c581172faa">UART_IIR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x3CF))</td></tr>
<tr class="separator:gad443b74131fa7b7aecf0f1c581172faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadec12ecfc7ae1198cee68f2cad982bcb">UART_FCR_FIFO_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART FIFO control register.  <a href="#gadec12ecfc7ae1198cee68f2cad982bcb">Plus de détails...</a><br/></td></tr>
<tr class="separator:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246b37ccd6137c0bb51eb32760cb228e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga246b37ccd6137c0bb51eb32760cb228e">UART_FCR_RX_RS</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga246b37ccd6137c0bb51eb32760cb228e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1a83fcacf333309330eea460d8a6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1c1a83fcacf333309330eea460d8a6a6">UART_FCR_TX_RS</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga1c1a83fcacf333309330eea460d8a6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996e144f7d08cb36aa729f28d74b5801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga996e144f7d08cb36aa729f28d74b5801">UART_FCR_DMAMODE_SEL</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga996e144f7d08cb36aa729f28d74b5801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4b4e15936a075bf5054776fbd59676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaba4b4e15936a075bf5054776fbd59676">UART_FCR_TRG_LEV0</a>&#160;&#160;&#160;((uint8_t) (0))</td></tr>
<tr class="separator:gaba4b4e15936a075bf5054776fbd59676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264238c2dde9248a73d679c32a74004b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga264238c2dde9248a73d679c32a74004b">UART_FCR_TRG_LEV1</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:ga264238c2dde9248a73d679c32a74004b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b655aba90b695210e7ce9f7b00cea89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7b655aba90b695210e7ce9f7b00cea89">UART_FCR_TRG_LEV2</a>&#160;&#160;&#160;((uint8_t) (2 &lt;&lt; 6))</td></tr>
<tr class="separator:ga7b655aba90b695210e7ce9f7b00cea89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6ef12c7a1f3514d6e30d7548ed3e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9e6ef12c7a1f3514d6e30d7548ed3e46">UART_FCR_TRG_LEV3</a>&#160;&#160;&#160;((uint8_t) (3 &lt;&lt; 6))</td></tr>
<tr class="separator:ga9e6ef12c7a1f3514d6e30d7548ed3e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd6b12c7c237b0a52c6a82698f85b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2dd6b12c7c237b0a52c6a82698f85b04">UART_FCR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xCF))</td></tr>
<tr class="separator:ga2dd6b12c7c237b0a52c6a82698f85b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b76465adbb4fb96c821ef0866cbd0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94b76465adbb4fb96c821ef0866cbd0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_TX_FIFO_SIZE</b>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:ga94b76465adbb4fb96c821ef0866cbd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c64fd92092b8ac1e64b6b1204927682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2c64fd92092b8ac1e64b6b1204927682">UART_LCR_WLEN5</a>&#160;&#160;&#160;((uint8_t) (0))</td></tr>
<tr class="memdesc:ga2c64fd92092b8ac1e64b6b1204927682"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART line control register.  <a href="#ga2c64fd92092b8ac1e64b6b1204927682">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga2c64fd92092b8ac1e64b6b1204927682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916fcefe6db8651be1cb1c066726381d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga916fcefe6db8651be1cb1c066726381d">UART_LCR_WLEN6</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="separator:ga916fcefe6db8651be1cb1c066726381d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7746eb5a2aac4b9f86e97ee82e5e2a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7746eb5a2aac4b9f86e97ee82e5e2a10">UART_LCR_WLEN7</a>&#160;&#160;&#160;((uint8_t) (2 &lt;&lt; 0))</td></tr>
<tr class="separator:ga7746eb5a2aac4b9f86e97ee82e5e2a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ecde192fb0c9facb9ef9c6b77cc687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga71ecde192fb0c9facb9ef9c6b77cc687">UART_LCR_WLEN8</a>&#160;&#160;&#160;((uint8_t) (3 &lt;&lt; 0))</td></tr>
<tr class="separator:ga71ecde192fb0c9facb9ef9c6b77cc687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ccdedb76a079b8e7c87e5c3709469c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga70ccdedb76a079b8e7c87e5c3709469c">UART_LCR_SBS_1BIT</a>&#160;&#160;&#160;((uint8_t) (0 &lt;&lt; 2))</td></tr>
<tr class="separator:ga70ccdedb76a079b8e7c87e5c3709469c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d36ad770b49b2354ed5cefbc066b7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga6d36ad770b49b2354ed5cefbc066b7e2">UART_LCR_SBS_2BIT</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga6d36ad770b49b2354ed5cefbc066b7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fba4b3d639bdfa713d12466d411f57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4fba4b3d639bdfa713d12466d411f57c">UART_LCR_PARITY_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga4fba4b3d639bdfa713d12466d411f57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91bc2978f5af5ac9a1f18af284275b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga91bc2978f5af5ac9a1f18af284275b39">UART_LCR_PARITY_DIS</a>&#160;&#160;&#160;((uint8_t) (0 &lt;&lt; 3))</td></tr>
<tr class="separator:ga91bc2978f5af5ac9a1f18af284275b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5ef9bdb85d3f5c3823d667190b19bb40">UART_LCR_PARITY_ODD</a>&#160;&#160;&#160;((uint8_t) (0))</td></tr>
<tr class="separator:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48df31af63d9e3a65b13a32880bb0b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga48df31af63d9e3a65b13a32880bb0b36">UART_LCR_PARITY_EVEN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga48df31af63d9e3a65b13a32880bb0b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17566959150e60563687a91817ddf844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga17566959150e60563687a91817ddf844">UART_LCR_PARITY_F_1</a>&#160;&#160;&#160;((uint8_t) (2 &lt;&lt; 4))</td></tr>
<tr class="separator:ga17566959150e60563687a91817ddf844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d9db8e53dae40ddaa70204fa1b60a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaa5d9db8e53dae40ddaa70204fa1b60a3">UART_LCR_PARITY_F_0</a>&#160;&#160;&#160;((uint8_t) (3 &lt;&lt; 4))</td></tr>
<tr class="separator:gaa5d9db8e53dae40ddaa70204fa1b60a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f83aa82aecd63cf457ea423be643d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2f83aa82aecd63cf457ea423be643d57">UART_LCR_BREAK_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:ga2f83aa82aecd63cf457ea423be643d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9c53e30321d4cac13137c66b022e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaae9c53e30321d4cac13137c66b022e9e">UART_LCR_DLAB_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:gaae9c53e30321d4cac13137c66b022e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e31fe85eeeb124ff6a471978155356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga28e31fe85eeeb124ff6a471978155356">UART_LCR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="separator:ga28e31fe85eeeb124ff6a471978155356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9fdc7f45b2fb3679b64164b34afb9350">UART_MCR_DTR_CTRL</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Modem control register.  <a href="#ga9fdc7f45b2fb3679b64164b34afb9350">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6b55840dea19f6dbc8c8c7077796b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gabf6b55840dea19f6dbc8c8c7077796b3">UART_MCR_RTS_CTRL</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gabf6b55840dea19f6dbc8c8c7077796b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879d10e97b9b5e01f2b25037aa3d3c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga879d10e97b9b5e01f2b25037aa3d3c96">UART_MCR_LOOPB_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga879d10e97b9b5e01f2b25037aa3d3c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26cd92b527d6d6ec9f7fd98aeefd94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae26cd92b527d6d6ec9f7fd98aeefd94a">UART_MCR_AUTO_RTS_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:gae26cd92b527d6d6ec9f7fd98aeefd94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7769292aa692cb12dce90893fc992d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7769292aa692cb12dce90893fc992d2f">UART_MCR_AUTO_CTS_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:ga7769292aa692cb12dce90893fc992d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc006116ea98bd8b00e948073b8d749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0cc006116ea98bd8b00e948073b8d749">UART_MCR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0x0F3))</td></tr>
<tr class="separator:ga0cc006116ea98bd8b00e948073b8d749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d83de31d722cd373ee69a2a38aaed43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3d83de31d722cd373ee69a2a38aaed43">UART_LSR_RDR</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3d83de31d722cd373ee69a2a38aaed43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART line status register.  <a href="#ga3d83de31d722cd373ee69a2a38aaed43">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga3d83de31d722cd373ee69a2a38aaed43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c4312a700f6033bf0a075ae41de57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga85c4312a700f6033bf0a075ae41de57c">UART_LSR_OE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga85c4312a700f6033bf0a075ae41de57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae0ee26be22b855aa08d68a2801d3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3ae0ee26be22b855aa08d68a2801d3d2">UART_LSR_PE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga3ae0ee26be22b855aa08d68a2801d3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b1661d7c37ab40c9310311dd4f647d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga18b1661d7c37ab40c9310311dd4f647d">UART_LSR_FE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga18b1661d7c37ab40c9310311dd4f647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca4bb43e62c7085534b67576e1ddbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaaca4bb43e62c7085534b67576e1ddbeb">UART_LSR_BI</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:gaaca4bb43e62c7085534b67576e1ddbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05118527ef8873b9d7b1b0be0153019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae05118527ef8873b9d7b1b0be0153019">UART_LSR_THRE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:gae05118527ef8873b9d7b1b0be0153019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3f8bb82f0a253700fdb88d8c609710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadb3f8bb82f0a253700fdb88d8c609710">UART_LSR_TEMT</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:gadb3f8bb82f0a253700fdb88d8c609710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5972ac77db6249142b482356427dcf7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5972ac77db6249142b482356427dcf7c">UART_LSR_RXFE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:ga5972ac77db6249142b482356427dcf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3643d58e12f1d3bf342d140a5e3cb1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3643d58e12f1d3bf342d140a5e3cb1ae">UART_LSR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="separator:ga3643d58e12f1d3bf342d140a5e3cb1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad236b1cf377bf1b4600820b8a37c66ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad236b1cf377bf1b4600820b8a37c66ca">UART_MSR_DELTA_CTS</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad236b1cf377bf1b4600820b8a37c66ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Modem status register.  <a href="#gad236b1cf377bf1b4600820b8a37c66ca">Plus de détails...</a><br/></td></tr>
<tr class="separator:gad236b1cf377bf1b4600820b8a37c66ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5cee7872a43558a4c2631459198f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2b5cee7872a43558a4c2631459198f9b">UART_MSR_DELTA_DSR</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga2b5cee7872a43558a4c2631459198f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2defd6ffec805753fbf799838984ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5b2defd6ffec805753fbf799838984ed">UART_MSR_LO2HI_RI</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga5b2defd6ffec805753fbf799838984ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b880ad272a1356b38bb5ff30d972378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0b880ad272a1356b38bb5ff30d972378">UART_MSR_DELTA_DCD</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga0b880ad272a1356b38bb5ff30d972378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd867126cafb765b3d690e10f79b4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2cd867126cafb765b3d690e10f79b4c0">UART_MSR_CTS</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga2cd867126cafb765b3d690e10f79b4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4270c77bd681dee743930df8841765e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae4270c77bd681dee743930df8841765e">UART_MSR_DSR</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:gae4270c77bd681dee743930df8841765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4efd8727007b41de36b8b6ab9d4f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1f4efd8727007b41de36b8b6ab9d4f6b">UART_MSR_RI</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:ga1f4efd8727007b41de36b8b6ab9d4f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a85f5379c5d15ebc486c4b174196afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9a85f5379c5d15ebc486c4b174196afb">UART_MSR_DCD</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:ga9a85f5379c5d15ebc486c4b174196afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79745d229ade663104e0a00c7597aa45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga79745d229ade663104e0a00c7597aa45">UART_MSR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="separator:ga79745d229ade663104e0a00c7597aa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055f27dcd4a5664ffec09bf024e19120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga055f27dcd4a5664ffec09bf024e19120">UART_SCR_BIMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="memdesc:ga055f27dcd4a5664ffec09bf024e19120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Scratch Pad register.  <a href="#ga055f27dcd4a5664ffec09bf024e19120">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga055f27dcd4a5664ffec09bf024e19120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaf6a6a4cb65edff2871ba48d3f2b445dc">UART_ACR_START</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Auto baudrate control register.  <a href="#gaf6a6a4cb65edff2871ba48d3f2b445dc">Plus de détails...</a><br/></td></tr>
<tr class="separator:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706e927ee7abf7027eb88b1e13dd2a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga706e927ee7abf7027eb88b1e13dd2a92">UART_ACR_MODE</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga706e927ee7abf7027eb88b1e13dd2a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20674ae8e687d2161ef3fd88f2649036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga20674ae8e687d2161ef3fd88f2649036">UART_ACR_AUTO_RESTART</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga20674ae8e687d2161ef3fd88f2649036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77450ebf0f86b6b7ea363927f0cd40c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga77450ebf0f86b6b7ea363927f0cd40c2">UART_ACR_ABEOINT_CLR</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 8))</td></tr>
<tr class="separator:ga77450ebf0f86b6b7ea363927f0cd40c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e12222f359d7a5a41668cd729b0731d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2e12222f359d7a5a41668cd729b0731d">UART_ACR_ABTOINT_CLR</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 9))</td></tr>
<tr class="separator:ga2e12222f359d7a5a41668cd729b0731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83190d58b42771ee951dfe88aada715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae83190d58b42771ee951dfe88aada715">UART_ACR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x307))</td></tr>
<tr class="separator:gae83190d58b42771ee951dfe88aada715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716e4830450b44e4f290e6c99879ba99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga716e4830450b44e4f290e6c99879ba99">UART_ICR_IRDAEN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga716e4830450b44e4f290e6c99879ba99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART IrDA control register.  <a href="#ga716e4830450b44e4f290e6c99879ba99">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga716e4830450b44e4f290e6c99879ba99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee5ba619dd3c8f28a7d2ec488614f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gabee5ba619dd3c8f28a7d2ec488614f06">UART_ICR_IRDAINV</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gabee5ba619dd3c8f28a7d2ec488614f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae022dc3e5ad94f95d2805294d97594cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae022dc3e5ad94f95d2805294d97594cd">UART_ICR_FIXPULSE_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:gae022dc3e5ad94f95d2805294d97594cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c4fd2b4e5050b400349138942bfb307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2c4fd2b4e5050b400349138942bfb307">UART_ICR_PULSEDIV</a>(n)&#160;&#160;&#160;((uint32_t) ((n &amp; 0x07) &lt;&lt; 3))</td></tr>
<tr class="separator:ga2c4fd2b4e5050b400349138942bfb307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822d618fad4a8a146fd8113f827b5d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga822d618fad4a8a146fd8113f827b5d09">UART_ICR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x3F))</td></tr>
<tr class="separator:ga822d618fad4a8a146fd8113f827b5d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3affaa6bd622295bd6ea0c9f4a70b19c">UART_HDEN_HDEN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART half duplex register.  <a href="#ga3affaa6bd622295bd6ea0c9f4a70b19c">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac14d3bf09ef0b0956626afe3e0fcf83a">UART_SCICTRL_SCIEN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART smart card interface control register.  <a href="#gac14d3bf09ef0b0956626afe3e0fcf83a">Plus de détails...</a><br/></td></tr>
<tr class="separator:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ad93a6f4c7175b6111716e329bfb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga49ad93a6f4c7175b6111716e329bfb36">UART_SCICTRL_NACKDIS</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga49ad93a6f4c7175b6111716e329bfb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e869912cabe85bef5d11cda3b773f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga48e869912cabe85bef5d11cda3b773f4">UART_SCICTRL_PROTSEL_T1</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga48e869912cabe85bef5d11cda3b773f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd17c8f0f6239c42d18e4af35ee3effc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadd17c8f0f6239c42d18e4af35ee3effc">UART_SCICTRL_TXRETRY</a>(n)&#160;&#160;&#160;((uint32_t) ((n &amp; 0x07) &lt;&lt; 5))</td></tr>
<tr class="separator:gadd17c8f0f6239c42d18e4af35ee3effc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74665d22f8c0c1b18f46a65bbe5031a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac74665d22f8c0c1b18f46a65bbe5031a">UART_SCICTRL_GUARDTIME</a>(n)&#160;&#160;&#160;((uint32_t) ((n &amp; 0xFF) &lt;&lt; 8))</td></tr>
<tr class="separator:gac74665d22f8c0c1b18f46a65bbe5031a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga03c124f3fc8b888e5ee5a3fc7660bb7d">UART_SYNCCTRL_SYNC</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART synchronous control register.  <a href="#ga03c124f3fc8b888e5ee5a3fc7660bb7d">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4776a7aa288f3c34e56db78cfb7032eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4776a7aa288f3c34e56db78cfb7032eb">UART_SYNCCTRL_CSRC_MASTER</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga4776a7aa288f3c34e56db78cfb7032eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f24b5804673c99e8c6f09c95aed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5263f24b5804673c99e8c6f09c95aed4">UART_SYNCCTRL_FES</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga5263f24b5804673c99e8c6f09c95aed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea12c85ea0d6a9fa91242904c707a285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaea12c85ea0d6a9fa91242904c707a285">UART_SYNCCTRL_TSBYPASS</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:gaea12c85ea0d6a9fa91242904c707a285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ff94fa4369905ab4a5f3bf28f44ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga17ff94fa4369905ab4a5f3bf28f44ced">UART_SYNCCTRL_CSCEN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga17ff94fa4369905ab4a5f3bf28f44ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5ebb09ebb7c6794ae8b2d1cd2c5fb193">UART_SYNCCTRL_STARTSTOPDISABLE</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc6fb3d7ba9d561d91f3fdcddcaccce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaedc6fb3d7ba9d561d91f3fdcddcaccce">UART_SYNCCTRL_CCCLR</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:gaedc6fb3d7ba9d561d91f3fdcddcaccce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae53568f606c894a5ffd764cef6171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga08ae53568f606c894a5ffd764cef6171">UART_FDR_DIVADDVAL</a>(n)&#160;&#160;&#160;((uint32_t) (n &amp; 0x0F))</td></tr>
<tr class="memdesc:ga08ae53568f606c894a5ffd764cef6171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Fractional divider register.  <a href="#ga08ae53568f606c894a5ffd764cef6171">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga08ae53568f606c894a5ffd764cef6171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728a262cba31ffd0d7b4fb172f6dead7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga728a262cba31ffd0d7b4fb172f6dead7">UART_FDR_MULVAL</a>(n)&#160;&#160;&#160;((uint32_t) ((n &lt;&lt; 4) &amp; 0xF0))</td></tr>
<tr class="separator:ga728a262cba31ffd0d7b4fb172f6dead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a8f74c3fc22574793c6218b90fec50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga61a8f74c3fc22574793c6218b90fec50">UART_FDR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0xFF))</td></tr>
<tr class="separator:ga61a8f74c3fc22574793c6218b90fec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga78f0ee43aa0e7c030a3cfa1dca5ff072">UART_TER1_TXEN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Tx Enable register.  <a href="#ga78f0ee43aa0e7c030a3cfa1dca5ff072">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d5c083cd05071b48d9fe346f4d7f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae4d5c083cd05071b48d9fe346f4d7f8c">UART_TER1_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0x80))</td></tr>
<tr class="separator:gae4d5c083cd05071b48d9fe346f4d7f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ec0de9b40d5d9dd9fed4836a31122f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac9ec0de9b40d5d9dd9fed4836a31122f">UART_TER2_TXEN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="separator:gac9ec0de9b40d5d9dd9fed4836a31122f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8961ae5bc4a983acae6a32796f99d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9b8961ae5bc4a983acae6a32796f99d0">UART_TER2_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0x01))</td></tr>
<tr class="separator:ga9b8961ae5bc4a983acae6a32796f99d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0b5e5ccc3ad07acad2bfa3f0846cbfd0">UART_RS485CTRL_NMM_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART1 RS485 Control register.  <a href="#ga0b5e5ccc3ad07acad2bfa3f0846cbfd0">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaee14296a914ca14d877069414f88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gacdaee14296a914ca14d877069414f88f">UART_RS485CTRL_RX_DIS</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gacdaee14296a914ca14d877069414f88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4adf900200efcdfaab657b180b30d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1e4adf900200efcdfaab657b180b30d1">UART_RS485CTRL_AADEN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga1e4adf900200efcdfaab657b180b30d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0632053088b7e65c6000274a90a76091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0632053088b7e65c6000274a90a76091">UART_RS485CTRL_SEL_DTR</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga0632053088b7e65c6000274a90a76091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00bb66207fce982ed0dbd6325d8fb66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaa00bb66207fce982ed0dbd6325d8fb66">UART_RS485CTRL_DCTRL_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:gaa00bb66207fce982ed0dbd6325d8fb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf3ec8419a76ba6c3ccd2a4eb9b233b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaadf3ec8419a76ba6c3ccd2a4eb9b233b">UART_RS485CTRL_OINV_1</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:gaadf3ec8419a76ba6c3ccd2a4eb9b233b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab3c90d083989134e4881e0b82e7364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4ab3c90d083989134e4881e0b82e7364">UART_RS485CTRL_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x3F))</td></tr>
<tr class="separator:ga4ab3c90d083989134e4881e0b82e7364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710537301b5580c1484a3808da983a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga710537301b5580c1484a3808da983a70">UART_RS485ADRMATCH_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="memdesc:ga710537301b5580c1484a3808da983a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART1 RS-485 Address Match register.  <a href="#ga710537301b5580c1484a3808da983a70">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga710537301b5580c1484a3808da983a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8600376567bfc78e0be9c43563b67c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga8600376567bfc78e0be9c43563b67c2f">UART_RS485DLY_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="memdesc:ga8600376567bfc78e0be9c43563b67c2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART1 RS-485 Delay value register.  <a href="#ga8600376567bfc78e0be9c43563b67c2f">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga8600376567bfc78e0be9c43563b67c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe06893620e5b031b884dbe67d7d5f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gabe06893620e5b031b884dbe67d7d5f81">UART_FIFOLVL_RXFIFOLVL</a>(n)&#160;&#160;&#160;((uint32_t) (n &amp; 0x0F))</td></tr>
<tr class="memdesc:gabe06893620e5b031b884dbe67d7d5f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART FIFO Level register.  <a href="#gabe06893620e5b031b884dbe67d7d5f81">Plus de détails...</a><br/></td></tr>
<tr class="separator:gabe06893620e5b031b884dbe67d7d5f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa992b8fb5dd2279886a116d571de775b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaa992b8fb5dd2279886a116d571de775b">UART_FIFOLVL_TXFIFOLVL</a>(n)&#160;&#160;&#160;((uint32_t) ((n &gt;&gt; 8) &amp; 0x0F))</td></tr>
<tr class="separator:gaa992b8fb5dd2279886a116d571de775b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a3ea474232bf0d4f9811099ab6e236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga82a3ea474232bf0d4f9811099ab6e236">UART_FIFOLVL_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x0F0F))</td></tr>
<tr class="separator:ga82a3ea474232bf0d4f9811099ab6e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf590c69939edef3039c05ee3b0d053a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gacf590c69939edef3039c05ee3b0d053a">UART_RING_BUFSIZE</a>&#160;&#160;&#160;256</td></tr>
<tr class="memdesc:gacf590c69939edef3039c05ee3b0d053a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for Ring Buffer.  <a href="#gacf590c69939edef3039c05ee3b0d053a">Plus de détails...</a><br/></td></tr>
<tr class="separator:gacf590c69939edef3039c05ee3b0d053a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372ac214adf00edc340245cccac31ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>&#160;&#160;&#160;(<a class="el" href="group___i_p___u_s_a_r_t__001.html#gacf590c69939edef3039c05ee3b0d053a">UART_RING_BUFSIZE</a> - 1)</td></tr>
<tr class="separator:ga372ac214adf00edc340245cccac31ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad781dc491a82042f0289b5027e997ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad781dc491a82042f0289b5027e997ffb">__BUF_IS_FULL</a>(head, tail)&#160;&#160;&#160;((tail &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>) == ((head + 1) &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>))</td></tr>
<tr class="separator:gad781dc491a82042f0289b5027e997ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18e78bf4befd3a23c34a48e5823f926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad18e78bf4befd3a23c34a48e5823f926">__BUF_WILL_FULL</a>(head, tail)&#160;&#160;&#160;((tail &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>) == ((head + 2) &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>))</td></tr>
<tr class="separator:gad18e78bf4befd3a23c34a48e5823f926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad67e14b569dd2b6bab8f39e08668b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaad67e14b569dd2b6bab8f39e08668b41">__BUF_IS_EMPTY</a>(head, tail)&#160;&#160;&#160;((head &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>) == (tail &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>))</td></tr>
<tr class="separator:gaad67e14b569dd2b6bab8f39e08668b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad574e4a5ed8871097caef3db6c72f20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad574e4a5ed8871097caef3db6c72f20c">__BUF_RESET</a>(bufidx)&#160;&#160;&#160;(bufidx = 0)</td></tr>
<tr class="separator:gad574e4a5ed8871097caef3db6c72f20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44b9890fd86b000303c0163a5d60f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaf44b9890fd86b000303c0163a5d60f2c">__BUF_INCR</a>(bufidx)&#160;&#160;&#160;(bufidx = (bufidx + 1) &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>)</td></tr>
<tr class="separator:gaf44b9890fd86b000303c0163a5d60f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Définitions de type</h2></td></tr>
<tr class="memitem:gadb8bf4a87092ca29014141258aab50aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb8bf4a87092ca29014141258aab50aa"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7b973d45c4c594b3a3659587208fc4d0">IP_UART_LS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadb8bf4a87092ca29014141258aab50aa">IP_UART_LS_T</a></td></tr>
<tr class="memdesc:gadb8bf4a87092ca29014141258aab50aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Line Status Type definition. <br/></td></tr>
<tr class="separator:gadb8bf4a87092ca29014141258aab50aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4eb3a24ce9ffa579b07319242eccc61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4eb3a24ce9ffa579b07319242eccc61"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4edf2ae307b870f7a9e018fc8e70629b">IP_UART_SIGNAL_STATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad4eb3a24ce9ffa579b07319242eccc61">IP_UART_SIGNAL_STATE_T</a></td></tr>
<tr class="memdesc:gad4eb3a24ce9ffa579b07319242eccc61"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Full modem - Signal states definition. <br/></td></tr>
<tr class="separator:gad4eb3a24ce9ffa579b07319242eccc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04269e929f1456648e3e65213c66d4db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04269e929f1456648e3e65213c66d4db"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga87b9435b49ff1c3ee676e7a08f7975a9">IP_UART_MODEM_STAT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga04269e929f1456648e3e65213c66d4db">IP_UART_MODEM_STAT_T</a></td></tr>
<tr class="memdesc:ga04269e929f1456648e3e65213c66d4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART modem status type definition. <br/></td></tr>
<tr class="separator:ga04269e929f1456648e3e65213c66d4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26c377b31c6de2a29cc6d4d8215265c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac26c377b31c6de2a29cc6d4d8215265c"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga296c01590ab454939874d799e68e694c">IP_UART_MODEM_PIN</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac26c377b31c6de2a29cc6d4d8215265c">IP_UART_MODEM_PIN_T</a></td></tr>
<tr class="memdesc:gac26c377b31c6de2a29cc6d4d8215265c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem output pin type definition. <br/></td></tr>
<tr class="separator:gac26c377b31c6de2a29cc6d4d8215265c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7ce1e46140ae613912e8b916554b47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada7ce1e46140ae613912e8b916554b47"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#gabdbbc357071524e8d1ad871d3d7f2164">IP_UART_MODEM_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gada7ce1e46140ae613912e8b916554b47">IP_UART_MODEM_MODE_T</a></td></tr>
<tr class="memdesc:gada7ce1e46140ae613912e8b916554b47"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Modem mode type definition. <br/></td></tr>
<tr class="separator:gada7ce1e46140ae613912e8b916554b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13d043e644678bda6dfd9e5e2a28945"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad13d043e644678bda6dfd9e5e2a28945"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga414ee295170450098b86fac2f95b15d3">IP_UART_INT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad13d043e644678bda6dfd9e5e2a28945">IP_UART_INT_T</a></td></tr>
<tr class="memdesc:gad13d043e644678bda6dfd9e5e2a28945"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Type definitions. <br/></td></tr>
<tr class="separator:gad13d043e644678bda6dfd9e5e2a28945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d34cdc8b4ba6a2ba22f66310986a0c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d34cdc8b4ba6a2ba22f66310986a0c4"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga71b21760b0fbf7bfb9b5a2471bd59732">IP_UART_PARITY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7d34cdc8b4ba6a2ba22f66310986a0c4">IP_UART_PARITY_T</a></td></tr>
<tr class="memdesc:ga7d34cdc8b4ba6a2ba22f66310986a0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity type definitions. <br/></td></tr>
<tr class="separator:ga7d34cdc8b4ba6a2ba22f66310986a0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fac5985aa2072148aea717b0723c02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79fac5985aa2072148aea717b0723c02"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#gae29a3346b85799d632bf7bf68668d27f">IP_UART_FITO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga79fac5985aa2072148aea717b0723c02">IP_UART_FITO_LEVEL_T</a></td></tr>
<tr class="memdesc:ga79fac5985aa2072148aea717b0723c02"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Level type definitions. <br/></td></tr>
<tr class="separator:ga79fac5985aa2072148aea717b0723c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8784dba7e7dd1b2a2472777620beb213"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8784dba7e7dd1b2a2472777620beb213"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3a981abd255469dad426402e6e1f4849">IP_UART_STOPBIT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga8784dba7e7dd1b2a2472777620beb213">IP_UART_STOPBIT_T</a></td></tr>
<tr class="memdesc:ga8784dba7e7dd1b2a2472777620beb213"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Stop bit type definitions. <br/></td></tr>
<tr class="separator:ga8784dba7e7dd1b2a2472777620beb213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b137154de88420d75173731ee1470c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b137154de88420d75173731ee1470c0"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#gacb800ef0b2d3c4331a07f0e96bf6f853">IP_UART_DATABIT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9b137154de88420d75173731ee1470c0">IP_UART_DATABIT_T</a></td></tr>
<tr class="memdesc:ga9b137154de88420d75173731ee1470c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Databit type definitions. <br/></td></tr>
<tr class="separator:ga9b137154de88420d75173731ee1470c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b77a577d2f071bb596879adf181da11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b77a577d2f071bb596879adf181da11"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#gafabd3497c951bee4bcf7f9f493295e1a">IP_UART_ID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b77a577d2f071bb596879adf181da11">IP_UART_ID_T</a></td></tr>
<tr class="memdesc:ga3b77a577d2f071bb596879adf181da11"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART ID. <br/></td></tr>
<tr class="separator:ga3b77a577d2f071bb596879adf181da11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b6438075cc646d4de672226f91953e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49b6438075cc646d4de672226f91953e"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga61d035fcbbd75c8d4fd4edb4a03b05c2">IP_UART_INT_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga49b6438075cc646d4de672226f91953e">IP_UART_INT_STATUS_T</a></td></tr>
<tr class="memdesc:ga49b6438075cc646d4de672226f91953e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Status. <br/></td></tr>
<tr class="separator:ga49b6438075cc646d4de672226f91953e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24393d2e3d817100c129a9a4cefad70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab24393d2e3d817100c129a9a4cefad70"></a>
typedef enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga65489f6c4e522aa5c030837f9a874188">IP_UART_AB_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gab24393d2e3d817100c129a9a4cefad70">IP_UART_AB_MODE_T</a></td></tr>
<tr class="memdesc:gab24393d2e3d817100c129a9a4cefad70"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Auto-baudrate mode type definition. <br/></td></tr>
<tr class="separator:gab24393d2e3d817100c129a9a4cefad70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Énumérations</h2></td></tr>
<tr class="memitem:ga7b973d45c4c594b3a3659587208fc4d0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7b973d45c4c594b3a3659587208fc4d0">IP_UART_LS</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7b973d45c4c594b3a3659587208fc4d0ab947186ba7d7733449ceb1bf2a058c5d">UART_LINESTAT_RDR</a> = UART_LSR_RDR, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7b973d45c4c594b3a3659587208fc4d0a08c4d17001d37d2ccb5190fa5b284547">UART_LINESTAT_OE</a> = UART_LSR_OE, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7b973d45c4c594b3a3659587208fc4d0af1f0d15cc0e93f0d7576e6ef43e207a2">UART_LINESTAT_PE</a> = UART_LSR_PE, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7b973d45c4c594b3a3659587208fc4d0a66c63ef21673ce11b705b563bc1e2045">UART_LINESTAT_FE</a> = UART_LSR_FE, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7b973d45c4c594b3a3659587208fc4d0a11a3713f432041c0d0536fe494792cf1">UART_LINESTAT_BI</a> = UART_LSR_BI, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7b973d45c4c594b3a3659587208fc4d0a872c97a0e539217a173e6fc22f80421d">UART_LINESTAT_THRE</a> = UART_LSR_THRE, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7b973d45c4c594b3a3659587208fc4d0ad72f2a70b4f9352d478fdff4c7815867">UART_LINESTAT_TEMT</a> = UART_LSR_TEMT, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7b973d45c4c594b3a3659587208fc4d0a145e4a60ee30310ef52400e0e2eefd88">UART_LINESTAT_RXFE</a> = UART_LSR_RXFE
<br/>
 }</td></tr>
<tr class="memdesc:ga7b973d45c4c594b3a3659587208fc4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Line Status Type definition.  <a href="group___i_p___u_s_a_r_t__001.html#ga7b973d45c4c594b3a3659587208fc4d0">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga7b973d45c4c594b3a3659587208fc4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf2ae307b870f7a9e018fc8e70629b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4edf2ae307b870f7a9e018fc8e70629b">IP_UART_SIGNAL_STATE</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#gga4edf2ae307b870f7a9e018fc8e70629ba3ff8ba88da6f8947ab7c22b7825c6bb6">INACTIVE</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga4edf2ae307b870f7a9e018fc8e70629ba33cf1d8ef1d06ee698a7fabf40eb3a7f">ACTIVE</a> = !INACTIVE
 }</td></tr>
<tr class="memdesc:ga4edf2ae307b870f7a9e018fc8e70629b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Full modem - Signal states definition.  <a href="group___i_p___u_s_a_r_t__001.html#ga4edf2ae307b870f7a9e018fc8e70629b">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga4edf2ae307b870f7a9e018fc8e70629b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b9435b49ff1c3ee676e7a08f7975a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga87b9435b49ff1c3ee676e7a08f7975a9">IP_UART_MODEM_STAT</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga87b9435b49ff1c3ee676e7a08f7975a9aa070e8845222ee94480822cb523b57de">UART_MODEM_STAT_DELTA_CTS</a> = UART_MSR_DELTA_CTS, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga87b9435b49ff1c3ee676e7a08f7975a9afba020654e22387cdc00e32af6286f45">UART_MODEM_STAT_DELTA_DSR</a> = UART_MSR_DELTA_DSR, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga87b9435b49ff1c3ee676e7a08f7975a9adbe995e3d2a7ada7cb3d1f505495dce3">UART_MODEM_STAT_LO2HI_RI</a> = UART_MSR_LO2HI_RI, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga87b9435b49ff1c3ee676e7a08f7975a9a0bb992fbaacdfe88038e1e6cff014704">UART_MODEM_STAT_DELTA_DCD</a> = UART_MSR_DELTA_DCD, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga87b9435b49ff1c3ee676e7a08f7975a9a247393603fb34376238cb1ee1d196582">UART_MODEM_STAT_CTS</a> = UART_MSR_CTS, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga87b9435b49ff1c3ee676e7a08f7975a9a695f8eebeaed35af7f588fd9f5223845">UART_MODEM_STAT_DSR</a> = UART_MSR_DSR, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga87b9435b49ff1c3ee676e7a08f7975a9ae443bca16fc8f127c534a047ed2be69b">UART_MODEM_STAT_RI</a> = UART_MSR_RI, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga87b9435b49ff1c3ee676e7a08f7975a9a94ec1357e5b719beb432c95ab1b7d9ef">UART_MODEM_STAT_DCD</a> = UART_MSR_DCD
<br/>
 }</td></tr>
<tr class="memdesc:ga87b9435b49ff1c3ee676e7a08f7975a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART modem status type definition.  <a href="group___i_p___u_s_a_r_t__001.html#ga87b9435b49ff1c3ee676e7a08f7975a9">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga87b9435b49ff1c3ee676e7a08f7975a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296c01590ab454939874d799e68e694c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga296c01590ab454939874d799e68e694c">IP_UART_MODEM_PIN</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#gga296c01590ab454939874d799e68e694ca37fdade8393b3c5274451f0ff9c50320">UART_MODEM_PIN_DTR</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga296c01590ab454939874d799e68e694ca1aa38cb39cec9e91b6ebe62722bca978">UART_MODEM_PIN_RTS</a>
 }</td></tr>
<tr class="memdesc:ga296c01590ab454939874d799e68e694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem output pin type definition.  <a href="group___i_p___u_s_a_r_t__001.html#ga296c01590ab454939874d799e68e694c">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga296c01590ab454939874d799e68e694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbbc357071524e8d1ad871d3d7f2164"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gabdbbc357071524e8d1ad871d3d7f2164">IP_UART_MODEM_MODE</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#ggabdbbc357071524e8d1ad871d3d7f2164a3c1ac2894e3e22491d0f01dea25e9f64">UART_MODEM_MODE_LOOPBACK</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggabdbbc357071524e8d1ad871d3d7f2164a1b4968966c43b42c7890c8541ed78849">UART_MODEM_MODE_AUTO_RTS</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggabdbbc357071524e8d1ad871d3d7f2164aaa12dd0e3c6f3f95aa464eafc4dfd6fc">UART_MODEM_MODE_AUTO_CTS</a>
 }</td></tr>
<tr class="memdesc:gabdbbc357071524e8d1ad871d3d7f2164"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Modem mode type definition.  <a href="group___i_p___u_s_a_r_t__001.html#gabdbbc357071524e8d1ad871d3d7f2164">Plus de détails...</a><br/></td></tr>
<tr class="separator:gabdbbc357071524e8d1ad871d3d7f2164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414ee295170450098b86fac2f95b15d3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga414ee295170450098b86fac2f95b15d3">IP_UART_INT</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga414ee295170450098b86fac2f95b15d3acc310a6b8547b644e07e769df4fde8fa">UART_INTCFG_RBR</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga414ee295170450098b86fac2f95b15d3a67b291fd89766fa19cb89288b25af35b">UART_INTCFG_THRE</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga414ee295170450098b86fac2f95b15d3a77a61936f15e2a4069cdf45d71b140c9">UART_INTCFG_RLS</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga414ee295170450098b86fac2f95b15d3a4995579acfb08cc1d2a41a1a43dc0e1b">UART_INTCFG_MS</a>, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga414ee295170450098b86fac2f95b15d3a1f78569be9c516689d805347ee61dd53">UART_INTCFG_CTS</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga414ee295170450098b86fac2f95b15d3ac0a7b0a2b1bf47b4ea548a1a6a53e174">UART_INTCFG_ABEO</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga414ee295170450098b86fac2f95b15d3a773e56dd8db09799644143cf91cda057">UART_INTCFG_ABTO</a>
<br/>
 }</td></tr>
<tr class="memdesc:ga414ee295170450098b86fac2f95b15d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#ga414ee295170450098b86fac2f95b15d3">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga414ee295170450098b86fac2f95b15d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b21760b0fbf7bfb9b5a2471bd59732"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga71b21760b0fbf7bfb9b5a2471bd59732">IP_UART_PARITY</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga71b21760b0fbf7bfb9b5a2471bd59732aa80d2d8ea61454045ebe71d155e85b3d">UART_PARITY_NONE</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga71b21760b0fbf7bfb9b5a2471bd59732ad90cc425f5ba447773a44a75be6593e2">UART_PARITY_ODD</a> = (4 &lt;&lt; 3), 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga71b21760b0fbf7bfb9b5a2471bd59732ad908a637b1dd23f93b149dd2d8bdfdb8">UART_PARITY_EVEN</a> = (5 &lt;&lt; 3), 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga71b21760b0fbf7bfb9b5a2471bd59732ae9f804cb1d440a3a890fd7617450d2a1">UART_PARITY_SP_1</a> = (6 &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga71b21760b0fbf7bfb9b5a2471bd59732a7b7ef44908952b2188985f07f81420f6">UART_PARITY_SP_0</a> = (7 &lt;&lt; 3)
<br/>
 }</td></tr>
<tr class="memdesc:ga71b21760b0fbf7bfb9b5a2471bd59732"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#ga71b21760b0fbf7bfb9b5a2471bd59732">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga71b21760b0fbf7bfb9b5a2471bd59732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29a3346b85799d632bf7bf68668d27f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae29a3346b85799d632bf7bf68668d27f">IP_UART_FITO_LEVEL</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#ggae29a3346b85799d632bf7bf68668d27fa31c04a9c2880b330633c41a16014a9d5">UART_FIFO_TRGLEV0</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggae29a3346b85799d632bf7bf68668d27faea4c7e4f74b82f0bd9b442d8c1d03809">UART_FIFO_TRGLEV1</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggae29a3346b85799d632bf7bf68668d27fa365bdb7edeb70b948cd269807e564999">UART_FIFO_TRGLEV2</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggae29a3346b85799d632bf7bf68668d27fabbfb98226ee6b9a20b5b91ffc8d46f1a">UART_FIFO_TRGLEV3</a>
 }</td></tr>
<tr class="memdesc:gae29a3346b85799d632bf7bf68668d27f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Level type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#gae29a3346b85799d632bf7bf68668d27f">Plus de détails...</a><br/></td></tr>
<tr class="separator:gae29a3346b85799d632bf7bf68668d27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a981abd255469dad426402e6e1f4849"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3a981abd255469dad426402e6e1f4849">IP_UART_STOPBIT</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#gga3a981abd255469dad426402e6e1f4849ab9c26fe02b2f4407d7106ea4da1f74ab">UART_STOPBIT_1</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga3a981abd255469dad426402e6e1f4849acdc53828459d69a364db0fc85c4dd7b1">UART_STOPBIT_2</a> = (1 &lt;&lt; 2)
 }</td></tr>
<tr class="memdesc:ga3a981abd255469dad426402e6e1f4849"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Stop bit type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#ga3a981abd255469dad426402e6e1f4849">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga3a981abd255469dad426402e6e1f4849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb800ef0b2d3c4331a07f0e96bf6f853"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gacb800ef0b2d3c4331a07f0e96bf6f853">IP_UART_DATABIT</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#ggacb800ef0b2d3c4331a07f0e96bf6f853ab8edf3c4ac9cd19a77a78046c8d7c21d">UART_DATABIT_5</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggacb800ef0b2d3c4331a07f0e96bf6f853a28d637fedc642319e85aa69ee7460143">UART_DATABIT_6</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggacb800ef0b2d3c4331a07f0e96bf6f853a64eeea6c1646790ebd4acc2557aaf393">UART_DATABIT_7</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggacb800ef0b2d3c4331a07f0e96bf6f853a5a1857edfe041a41ef5e7f098be8ead2">UART_DATABIT_8</a>
 }</td></tr>
<tr class="memdesc:gacb800ef0b2d3c4331a07f0e96bf6f853"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Databit type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#gacb800ef0b2d3c4331a07f0e96bf6f853">Plus de détails...</a><br/></td></tr>
<tr class="separator:gacb800ef0b2d3c4331a07f0e96bf6f853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabd3497c951bee4bcf7f9f493295e1a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gafabd3497c951bee4bcf7f9f493295e1a">IP_UART_ID</a> { <br/>
&#160;&#160;<b>UART_0</b> = 0, 
<b>UART_1</b>, 
<b>UART_2</b>, 
<b>UART_3</b>, 
<br/>
&#160;&#160;<b>UART_4</b>
<br/>
 }</td></tr>
<tr class="memdesc:gafabd3497c951bee4bcf7f9f493295e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART ID. <br/></td></tr>
<tr class="separator:gafabd3497c951bee4bcf7f9f493295e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d035fcbbd75c8d4fd4edb4a03b05c2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga61d035fcbbd75c8d4fd4edb4a03b05c2">IP_UART_INT_STATUS</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga61d035fcbbd75c8d4fd4edb4a03b05c2abd633a3aec9aaed025581871f34a5818">UART_INTSTS_ERROR</a> = 1 &lt;&lt; 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga61d035fcbbd75c8d4fd4edb4a03b05c2a13db358fd1d2d7e22b76c1dcc9dc488b">UART_INTSTS_RTS</a> = 1 &lt;&lt; 1, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga61d035fcbbd75c8d4fd4edb4a03b05c2aae206f0a098a3932adbcbd7f069a984d">UART_INTSTS_RTR</a> = 1 &lt;&lt; 2, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga61d035fcbbd75c8d4fd4edb4a03b05c2abed4859dc217f90b77e119243cc23879">UART_INTSTS_ABEO</a> = UART_IIR_ABEO_INT, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga61d035fcbbd75c8d4fd4edb4a03b05c2a2f2a2c0b40a4f0e01c53b1b4a0367096">UART_INTSTS_ABTO</a> = UART_IIR_ABTO_INT
<br/>
 }</td></tr>
<tr class="memdesc:ga61d035fcbbd75c8d4fd4edb4a03b05c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Status.  <a href="group___i_p___u_s_a_r_t__001.html#ga61d035fcbbd75c8d4fd4edb4a03b05c2">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga61d035fcbbd75c8d4fd4edb4a03b05c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65489f6c4e522aa5c030837f9a874188"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga65489f6c4e522aa5c030837f9a874188">IP_UART_AB_MODE</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#gga65489f6c4e522aa5c030837f9a874188abc4d62d047a6bc05fc2642091508c97a">UART_AUTOBAUD_MODE0</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga65489f6c4e522aa5c030837f9a874188ae7ac1b0008b5c99529b71d970969761f">UART_AUTOBAUD_MODE1</a>
 }</td></tr>
<tr class="memdesc:ga65489f6c4e522aa5c030837f9a874188"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Auto-baudrate mode type definition.  <a href="group___i_p___u_s_a_r_t__001.html#ga65489f6c4e522aa5c030837f9a874188">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga65489f6c4e522aa5c030837f9a874188"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Fonctions</h2></td></tr>
<tr class="memitem:gaebd40d4da99e73ae4d9d16a5acdfee39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaebd40d4da99e73ae4d9d16a5acdfee39">IP_UART_Init</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b77a577d2f071bb596879adf181da11">IP_UART_ID_T</a> UARTPort)</td></tr>
<tr class="memdesc:gaebd40d4da99e73ae4d9d16a5acdfee39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the UARTx peripheral according to the specified parameters in the UART_ConfigStruct.  <a href="#gaebd40d4da99e73ae4d9d16a5acdfee39">Plus de détails...</a><br/></td></tr>
<tr class="separator:gaebd40d4da99e73ae4d9d16a5acdfee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a77339b9f717a07a6e65988b4a88a07"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7a77339b9f717a07a6e65988b4a88a07">IP_UART_DeInit</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b77a577d2f071bb596879adf181da11">IP_UART_ID_T</a> UARTPort)</td></tr>
<tr class="memdesc:ga7a77339b9f717a07a6e65988b4a88a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the UARTx peripheral registers to their default reset values.  <a href="#ga7a77339b9f717a07a6e65988b4a88a07">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga7a77339b9f717a07a6e65988b4a88a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df51724426ff381e28f75398a96f055"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2df51724426ff381e28f75398a96f055">IP_UART_SetBaud</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, uint32_t baudrate, uint32_t uClk)</td></tr>
<tr class="memdesc:ga2df51724426ff381e28f75398a96f055"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines best dividers to get a target clock rate.  <a href="#ga2df51724426ff381e28f75398a96f055">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga2df51724426ff381e28f75398a96f055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ed578823f07059457a98a0834e7c25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga67ed578823f07059457a98a0834e7c25">IP_UART_ConfigData</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9b137154de88420d75173731ee1470c0">IP_UART_DATABIT_T</a> Databits, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7d34cdc8b4ba6a2ba22f66310986a0c4">IP_UART_PARITY_T</a> Parity, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga8784dba7e7dd1b2a2472777620beb213">IP_UART_STOPBIT_T</a> Stopbits)</td></tr>
<tr class="memdesc:ga67ed578823f07059457a98a0834e7c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure data width, parity mode and stop bits.  <a href="#ga67ed578823f07059457a98a0834e7c25">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga67ed578823f07059457a98a0834e7c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa422864e9e54ad23dd36beffcd30e676"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaa422864e9e54ad23dd36beffcd30e676">IP_UART_SendByte</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, uint8_t data)</td></tr>
<tr class="memdesc:gaa422864e9e54ad23dd36beffcd30e676"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit a single data through UART peripheral.  <a href="#gaa422864e9e54ad23dd36beffcd30e676">Plus de détails...</a><br/></td></tr>
<tr class="separator:gaa422864e9e54ad23dd36beffcd30e676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48938d9e5b45d79dd8a933d0260586f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga48938d9e5b45d79dd8a933d0260586f9">IP_UART_ReceiveByte</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, uint8_t *Data)</td></tr>
<tr class="memdesc:ga48938d9e5b45d79dd8a933d0260586f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive a single data from UART peripheral.  <a href="#ga48938d9e5b45d79dd8a933d0260586f9">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga48938d9e5b45d79dd8a933d0260586f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c17fa5179ec077ee6f00a2f14a170d0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4c17fa5179ec077ee6f00a2f14a170d0">IP_UART_Send</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, uint8_t *txbuf, uint32_t buflen, <a class="el" href="group___l_p_c___types___public___types.html#gaf5297347bed33665c55dd0e9c7840403">TRANSFER_BLOCK_T</a> flag)</td></tr>
<tr class="memdesc:ga4c17fa5179ec077ee6f00a2f14a170d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a block of data via UART peripheral.  <a href="#ga4c17fa5179ec077ee6f00a2f14a170d0">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga4c17fa5179ec077ee6f00a2f14a170d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c587863e988a177c24eb61723122a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga26c587863e988a177c24eb61723122a9">IP_UART_Receive</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, uint8_t *rxbuf, uint32_t buflen, <a class="el" href="group___l_p_c___types___public___types.html#gaf5297347bed33665c55dd0e9c7840403">TRANSFER_BLOCK_T</a> flag)</td></tr>
<tr class="memdesc:ga26c587863e988a177c24eb61723122a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive a block of data via UART peripheral.  <a href="#ga26c587863e988a177c24eb61723122a9">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga26c587863e988a177c24eb61723122a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff5eb7be9fa46398f54b8c5e3e5274a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadff5eb7be9fa46398f54b8c5e3e5274a">IP_UART_IntConfig</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#gad13d043e644678bda6dfd9e5e2a28945">IP_UART_INT_T</a> UARTIntCfg, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gadff5eb7be9fa46398f54b8c5e3e5274a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable specified UART interrupt.  <a href="#gadff5eb7be9fa46398f54b8c5e3e5274a">Plus de détails...</a><br/></td></tr>
<tr class="separator:gadff5eb7be9fa46398f54b8c5e3e5274a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce">IP_UART_IntGetStatus</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART)</td></tr>
<tr class="memdesc:ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Source Interrupt.  <a href="#ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b43c142bb8d59ef94cae7a5152acf7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b43c142bb8d59ef94cae7a5152acf7e">IP_UART_ForceBreak</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART)</td></tr>
<tr class="memdesc:ga3b43c142bb8d59ef94cae7a5152acf7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force BREAK character on UART line, output pin UARTx TXD is forced to logic 0.  <a href="#ga3b43c142bb8d59ef94cae7a5152acf7e">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga3b43c142bb8d59ef94cae7a5152acf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fed67de36fdd1e2fd2a4aa706c008cf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4fed67de36fdd1e2fd2a4aa706c008cf">IP_UART_GetLineStatus</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART)</td></tr>
<tr class="memdesc:ga4fed67de36fdd1e2fd2a4aa706c008cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current value of Line Status register in UART peripheral.  <a href="#ga4fed67de36fdd1e2fd2a4aa706c008cf">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga4fed67de36fdd1e2fd2a4aa706c008cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7800491079baa7d62fa7538c0f877685"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7800491079baa7d62fa7538c0f877685">IP_UART_CheckBusy</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART)</td></tr>
<tr class="memdesc:ga7800491079baa7d62fa7538c0f877685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether if UART is busy or not.  <a href="#ga7800491079baa7d62fa7538c0f877685">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga7800491079baa7d62fa7538c0f877685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109d9b0d76198596a1c800fdab1033bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga109d9b0d76198596a1c800fdab1033bf">IP_UART_TxCmd</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b77a577d2f071bb596879adf181da11">IP_UART_ID_T</a> UARTPort, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga109d9b0d76198596a1c800fdab1033bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable transmission on UART TxD pin.  <a href="#ga109d9b0d76198596a1c800fdab1033bf">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga109d9b0d76198596a1c800fdab1033bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d21d40066ad56a97850deba8746a4bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0d21d40066ad56a97850deba8746a4bc">IP_UART_FIFOConfig</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html">UART_FIFO_CFG_T</a> *FIFOCfg)</td></tr>
<tr class="memdesc:ga0d21d40066ad56a97850deba8746a4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO function on selected UART peripheral.  <a href="#ga0d21d40066ad56a97850deba8746a4bc">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga0d21d40066ad56a97850deba8746a4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d14a8b37a34d019e778e13cbf44796d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9d14a8b37a34d019e778e13cbf44796d">IP_UART_FIFOConfigStructInit</a> (<a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html">UART_FIFO_CFG_T</a> *UART_FIFOInitStruct)</td></tr>
<tr class="memdesc:ga9d14a8b37a34d019e778e13cbf44796d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each UART_FIFOInitStruct member with its default value:  <a href="#ga9d14a8b37a34d019e778e13cbf44796d">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga9d14a8b37a34d019e778e13cbf44796d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f5bb5ef3c43e7cf439a8438afbe938"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga44f5bb5ef3c43e7cf439a8438afbe938">IP_UART_ABCmd</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="struct_u_a_r_t___a_b___c_f_g___t.html">UART_AB_CFG_T</a> *ABConfigStruct, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga44f5bb5ef3c43e7cf439a8438afbe938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start/Stop Auto Baudrate activity.  <a href="#ga44f5bb5ef3c43e7cf439a8438afbe938">Plus de détails...</a><br/></td></tr>
<tr class="separator:ga44f5bb5ef3c43e7cf439a8438afbe938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe39e592c6a33e679fee46f0b9afb58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadfe39e592c6a33e679fee46f0b9afb58">IP_UART_ABClearIntPending</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga49b6438075cc646d4de672226f91953e">IP_UART_INT_STATUS_T</a> ABIntType)</td></tr>
<tr class="memdesc:gadfe39e592c6a33e679fee46f0b9afb58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Autobaud Interrupt.  <a href="#gadfe39e592c6a33e679fee46f0b9afb58">Plus de détails...</a><br/></td></tr>
<tr class="separator:gadfe39e592c6a33e679fee46f0b9afb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description détaillée</h2>
<h2 class="groupheader">Documentation des macros</h2>
<a class="anchor" id="gaf44b9890fd86b000303c0163a5d60f2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BUF_INCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bufidx</td><td>)</td>
          <td>&#160;&#160;&#160;(bufidx = (bufidx + 1) &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Increase buf </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00326">326</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad67e14b569dd2b6bab8f39e08668b41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BUF_IS_EMPTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">head, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tail&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((head &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>) == (tail &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check buf is empty </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00324">324</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad781dc491a82042f0289b5027e997ffb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BUF_IS_FULL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">head, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tail&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((tail &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>) == ((head + 1) &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check buf is full or not </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00322">322</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga372ac214adf00edc340245cccac31ce8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BUF_MASK&#160;&#160;&#160;(<a class="el" href="group___i_p___u_s_a_r_t__001.html#gacf590c69939edef3039c05ee3b0d053a">UART_RING_BUFSIZE</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Buf mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00321">321</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad574e4a5ed8871097caef3db6c72f20c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BUF_RESET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bufidx</td><td>)</td>
          <td>&#160;&#160;&#160;(bufidx = 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset buf </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00325">325</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad18e78bf4befd3a23c34a48e5823f926"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BUF_WILL_FULL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">head, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tail&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((tail &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>) == ((head + 2) &amp; <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga372ac214adf00edc340245cccac31ce8">__BUF_MASK</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check buf will be full in next receiving or not </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00323">323</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga145046fd9bd1d318acffd4770a7432ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IER_BITMASK&#160;&#160;&#160;((uint32_t) (0x38F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 interrupt enable register bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00133">133</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b318954fbe283fa5da4dad6990b0b20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACCEPTED_BAUDRATE_ERROR&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acceptable UART baudrate error </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00097">97</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77450ebf0f86b6b7ea363927f0cd40c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_ABEOINT_CLR&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART End of auto-baud interrupt clear </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00230">230</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e12222f359d7a5a41668cd729b0731d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_ABTOINT_CLR&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 9))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Auto-baud time-out interrupt clear </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00231">231</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20674ae8e687d2161ef3fd88f2649036"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_AUTO_RESTART&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Auto baudrate restart </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00229">229</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae83190d58b42771ee951dfe88aada715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_BITMASK&#160;&#160;&#160;((uint32_t) (0x307))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Auto Baudrate register bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00232">232</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga706e927ee7abf7027eb88b1e13dd2a92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_MODE&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Auto baudrate Mode 1 </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00228">228</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6a6a4cb65edff2871ba48d3f2b445dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_START&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Auto baudrate control register. </p>
<p>UART Auto-baud start </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00227">227</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98a009d55ad0d99b3f84391f0552faeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BLOCKING_TIMEOUT&#160;&#160;&#160;(0xFFFFFFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART time-out definitions in case of using Read/Write function with Blocking Flag mode </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00095">95</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85050a24048ffc2de997cd60ea67f9df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLL_MASKBIT&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divisor latch LSB bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00114">114</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4d480e07f82896893e45b572adeffcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLM_MASKBIT&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UARTn Divisor Latch MSB register. </p>
<p>Divisor latch MSB bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00119">119</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dd6b12c7c237b0a52c6a82698f85b04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_BITMASK&#160;&#160;&#160;((uint8_t) (0xCF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO control bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00161">161</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga996e144f7d08cb36aa729f28d74b5801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_DMAMODE_SEL&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART DMA mode selection </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00156">156</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadec12ecfc7ae1198cee68f2cad982bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_EN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART FIFO control register. </p>
<p>UART FIFO enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00153">153</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga246b37ccd6137c0bb51eb32760cb228e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_RX_RS&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO RX reset </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00154">154</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba4b4e15936a075bf5054776fbd59676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV0&#160;&#160;&#160;((uint8_t) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO trigger level 0: 1 character </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00157">157</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga264238c2dde9248a73d679c32a74004b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV1&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO trigger level 1: 4 character </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00158">158</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b655aba90b695210e7ce9f7b00cea89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV2&#160;&#160;&#160;((uint8_t) (2 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO trigger level 2: 8 character </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00159">159</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e6ef12c7a1f3514d6e30d7548ed3e46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV3&#160;&#160;&#160;((uint8_t) (3 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO trigger level 3: 14 character </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00160">160</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c1a83fcacf333309330eea460d8a6a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TX_RS&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO TX reset </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00155">155</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61a8f74c3fc22574793c6218b90fec50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FDR_BITMASK&#160;&#160;&#160;((uint32_t) (0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Fractional Divider register bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00273">273</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08ae53568f606c894a5ffd764cef6171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FDR_DIVADDVAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) (n &amp; 0x0F))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Fractional divider register. </p>
<p>Baud-rate generation pre-scaler divisor </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00271">271</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga728a262cba31ffd0d7b4fb172f6dead7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FDR_MULVAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n &lt;&lt; 4) &amp; 0xF0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud-rate pre-scaler multiplier value </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00272">272</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82a3ea474232bf0d4f9811099ab6e236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FIFOLVL_BITMASK&#160;&#160;&#160;((uint32_t) (0x0F0F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO Level Register bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00315">315</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe06893620e5b031b884dbe67d7d5f81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FIFOLVL_RXFIFOLVL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) (n &amp; 0x0F))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART FIFO Level register. </p>
<p>Reflects the current level of the UART receiver FIFO </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00313">313</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa992b8fb5dd2279886a116d571de775b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FIFOLVL_TXFIFOLVL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n &gt;&gt; 8) &amp; 0x0F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reflects the current level of the UART transmitter FIFO </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00314">314</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3affaa6bd622295bd6ea0c9f4a70b19c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_HDEN_HDEN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART half duplex register. </p>
<p>enable half-duplex mode </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00246">246</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga822d618fad4a8a146fd8113f827b5d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_BITMASK&#160;&#160;&#160;((uint32_t) (0x3F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART IRDA bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00241">241</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae022dc3e5ad94f95d2805294d97594cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_FIXPULSE_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA fixed pulse width mode </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00239">239</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga716e4830450b44e4f290e6c99879ba99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_IRDAEN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART IrDA control register. </p>
<p>IrDA mode enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00237">237</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabee5ba619dd3c8f28a7d2ec488614f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_IRDAINV&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA serial input inverted </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00238">238</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c4fd2b4e5050b400349138942bfb307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_PULSEDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n &amp; 0x07) &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PulseDiv - Configures the pulse when FixPulseEn = 1 </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00240">240</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga370755782fbd47ad2c33ad281462bf45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ABEOINT_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the end of auto-baud interrupt </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00130">130</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6579cde413efce70ee1103ef278368f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ABTOINT_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 9))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the auto-baud time-out interrupt </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00131">131</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga101e57e41855d1262e9d9b747854542f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_BITMASK&#160;&#160;&#160;((uint32_t) (0x307))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART interrupt enable register bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00132">132</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae39fa253f4444c2dc37dcd85b7f40ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_CTSINT_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS1 signal transition interrupt enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00129">129</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f6d84e51cac1e440d91c53fe7b6bed1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_MSINT_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status interrupt enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00128">128</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6400102a6ec4fa634656b7ef18d1eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RBRINT_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART interrupt enable register. </p>
<p>RBR Interrupt enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00125">125</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11515e64ac0353023a4b62a9ca5ad0ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RLSINT_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX line status interrupt enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00127">127</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ad0b05af9d9599e6ce9dd5521c2aa74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_THREINT_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THR Interrupt enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00126">126</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ce7f02b02e196d84ef8f6066dd2b9d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_ABEO_INT&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of auto-baud interrupt </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00146">146</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29486c78b0afdb4b3943defe36d5404c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_ABTO_INT&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 9))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-baud time-out interrupt </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00147">147</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad443b74131fa7b7aecf0f1c581172faa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_BITMASK&#160;&#160;&#160;((uint32_t) (0x3CF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART interrupt identification register bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00148">148</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29b20e73585acb416f112502d29554d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_FIFO_EN&#160;&#160;&#160;((uint32_t) (3 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>These bits are equivalent to UnFCR[0] </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00145">145</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga965ba229214955385f11277549b7ecce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_CTI&#160;&#160;&#160;((uint32_t) (6 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Character time-out indicator </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00141">141</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f78952aec5835ac753718323b681910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_MASK&#160;&#160;&#160;((uint32_t) (7 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Interrupt ID mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00144">144</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf02dabd5f0b60345c70379ab8df3e899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_MODEM&#160;&#160;&#160;((uint32_t) (0 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Modem interrupt </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00143">143</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac646d8f797f3e71e01f4361997fc581b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_RDA&#160;&#160;&#160;((uint32_t) (2 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Receive data available </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00140">140</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4441660d2a99f6b17a79eafbfb0424dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_RLS&#160;&#160;&#160;((uint32_t) (3 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Receive line status </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00139">139</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb93160677afbc9c90f7a0baa917a435"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_THRE&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: THRE interrupt </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00142">142</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5fadcd32fca709aece83c05f8be1901"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTSTAT_PEND&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART interrupt identification register. </p>
<p>Interrupt Status - Active low </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00138">138</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28e31fe85eeeb124ff6a471978155356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_BITMASK&#160;&#160;&#160;((uint8_t) (0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART line control bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00181">181</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f83aa82aecd63cf457ea423be643d57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_BREAK_EN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Transmission Break enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00179">179</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae9c53e30321d4cac13137c66b022e9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_DLAB_EN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Divisor Latches Access bit enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00180">180</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91bc2978f5af5ac9a1f18af284275b39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_DIS&#160;&#160;&#160;((uint8_t) (0 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Parity Disable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00174">174</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fba4b3d639bdfa713d12466d411f57c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_EN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Parity Enable </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00173">173</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48df31af63d9e3a65b13a32880bb0b36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_EVEN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Even Parity Select </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00176">176</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5d9db8e53dae40ddaa70204fa1b60a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_F_0&#160;&#160;&#160;((uint8_t) (3 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART force 0 stick parity </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00178">178</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17566959150e60563687a91817ddf844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_F_1&#160;&#160;&#160;((uint8_t) (2 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART force 1 stick parity </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00177">177</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ef9bdb85d3f5c3823d667190b19bb40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_ODD&#160;&#160;&#160;((uint8_t) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Odd Parity Select </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00175">175</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70ccdedb76a079b8e7c87e5c3709469c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_SBS_1BIT&#160;&#160;&#160;((uint8_t) (0 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART One Stop Bit Select </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00171">171</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d36ad770b49b2354ed5cefbc066b7e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_SBS_2BIT&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Two Stop Bits Select </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00172">172</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c64fd92092b8ac1e64b6b1204927682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN5&#160;&#160;&#160;((uint8_t) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART line control register. </p>
<p>UART 5 bit data mode </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00167">167</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga916fcefe6db8651be1cb1c066726381d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN6&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 6 bit data mode </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00168">168</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7746eb5a2aac4b9f86e97ee82e5e2a10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN7&#160;&#160;&#160;((uint8_t) (2 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7 bit data mode </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00169">169</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71ecde192fb0c9facb9ef9c6b77cc687"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN8&#160;&#160;&#160;((uint8_t) (3 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 8 bit data mode </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00170">170</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55a89461d99a43769772276e51a6710a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LOAD_DLL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">div</td><td>)</td>
          <td>&#160;&#160;&#160;((div) &amp; 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UARTn Divisor Latch LSB register. </p>
<p>Macro for loading least significant halfs of divisors </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00113">113</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac53f4cc36f13edd3fdf7fd9bab1360e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LOAD_DLM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">div</td><td>)</td>
          <td>&#160;&#160;&#160;(((div) &gt;&gt; 8) &amp; 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro for loading most significant halfs of divisors </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00120">120</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaca4bb43e62c7085534b67576e1ddbeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_BI&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status register: Break interrupt </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00200">200</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3643d58e12f1d3bf342d140a5e3cb1ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_BITMASK&#160;&#160;&#160;((uint8_t) (0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Line status bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00204">204</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18b1661d7c37ab40c9310311dd4f647d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_FE&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status register: Framing error </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00199">199</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85c4312a700f6033bf0a075ae41de57c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_OE&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status register: Overrun error </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00197">197</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ae0ee26be22b855aa08d68a2801d3d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_PE&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status register: Parity error </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00198">198</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d83de31d722cd373ee69a2a38aaed43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_RDR&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART line status register. </p>
<p>Line status register: Receive data ready </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00196">196</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5972ac77db6249142b482356427dcf7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_RXFE&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error in RX FIFO </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00203">203</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb3f8bb82f0a253700fdb88d8c609710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_TEMT&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status register: Transmitter empty </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00202">202</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae05118527ef8873b9d7b1b0be0153019"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_THRE&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status register: Transmit holding register empty </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00201">201</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7769292aa692cb12dce90893fc992d2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_AUTO_CTS_EN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Auto CTS flow-control </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00190">190</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae26cd92b527d6d6ec9f7fd98aeefd94a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_AUTO_RTS_EN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Auto RTS flow-control </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00189">189</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cc006116ea98bd8b00e948073b8d749"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_BITMASK&#160;&#160;&#160;((uint8_t) (0x0F3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 bit mask value </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00191">191</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fdc7f45b2fb3679b64164b34afb9350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_DTR_CTRL&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Modem control register. </p>
<p>Source for modem output pin DTR </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00186">186</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga879d10e97b9b5e01f2b25037aa3d3c96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_LOOPB_EN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Loop back mode select </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00188">188</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf6b55840dea19f6dbc8c8c7077796b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_RTS_CTRL&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Source for modem output pin RTS </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00187">187</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79745d229ade663104e0a00c7597aa45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_BITMASK&#160;&#160;&#160;((uint8_t) (0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSR register bit-mask value </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00217">217</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cd867126cafb765b3d690e10f79b4c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_CTS&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear To Send State </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00213">213</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a85f5379c5d15ebc486c4b174196afb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DCD&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Carrier Detect State </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00216">216</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad236b1cf377bf1b4600820b8a37c66ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DELTA_CTS&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Modem status register. </p>
<p>Set upon state change of input CTS </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00209">209</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b880ad272a1356b38bb5ff30d972378"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DELTA_DCD&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set upon state change of input DCD </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00212">212</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b5cee7872a43558a4c2631459198f9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DELTA_DSR&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set upon state change of input DSR </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00210">210</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4270c77bd681dee743930df8841765e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DSR&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Set Ready State </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00214">214</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b2defd6ffec805753fbf799838984ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_LO2HI_RI&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set upon low to high transition of input RI </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00211">211</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f4efd8727007b41de36b8b6ab9d4f6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_RI&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ring Indicator State </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00215">215</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06774e65c2ca095c4373122ed9a390b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RBR_MASKBIT&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UARTn Receiver Buffer Register. </p>
<p>UART Received Buffer mask bit (8 bits) </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00103">103</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf590c69939edef3039c05ee3b0d053a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RING_BUFSIZE&#160;&#160;&#160;256</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for Ring Buffer. </p>
<p>buffer size definition </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00320">320</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga710537301b5580c1484a3808da983a70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485ADRMATCH_BITMASK&#160;&#160;&#160;((uint8_t) (0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART1 RS-485 Address Match register. </p>
<p>Bit mask value </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00303">303</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e4adf900200efcdfaab657b180b30d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_AADEN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto Address Detect (AAD) is enabled </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00288">288</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ab3c90d083989134e4881e0b82e7364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_BITMASK&#160;&#160;&#160;((uint32_t) (0x3F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS485 control bit-mask value </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00298">298</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa00bb66207fce982ed0dbd6325d8fb66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_DCTRL_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Auto Direction Control </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00292">292</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_NMM_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART1 RS485 Control register. </p>
<p>RS-485/EIA-485 Normal Multi-drop Mode (NMM) is disabled </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00286">286</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadf3ec8419a76ba6c3ccd2a4eb9b233b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_OINV_1&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This bit reverses the polarity of the direction control signal on the RTS (or DTR) pin. The direction control pin will be driven to logic "1" when the transmitter has data to be sent </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00293">293</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdaee14296a914ca14d877069414f88f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_RX_DIS&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The receiver is disabled </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00287">287</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0632053088b7e65c6000274a90a76091"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_SEL_DTR&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>If direction control is enabled (bit DCTRL = 1), pin DTR is used for direction control </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00289">289</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8600376567bfc78e0be9c43563b67c2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485DLY_BITMASK&#160;&#160;&#160;((uint8_t) (0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART1 RS-485 Delay value register. </p>
<p>Bit mask value </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00308">308</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac74665d22f8c0c1b18f46a65bbe5031a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_GUARDTIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n &amp; 0xFF) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extra guard time </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00255">255</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49ad93a6f4c7175b6111716e329bfb36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_NACKDIS&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NACK response is inhibited </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00252">252</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48e869912cabe85bef5d11cda3b773f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_PROTSEL_T1&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816-3 protocol T1 is selected </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00253">253</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac14d3bf09ef0b0956626afe3e0fcf83a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_SCIEN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART smart card interface control register. </p>
<p>enable asynchronous half-duplex smart card interface </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00251">251</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd17c8f0f6239c42d18e4af35ee3effc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_TXRETRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n &amp; 0x07) &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>number of retransmission </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00254">254</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga055f27dcd4a5664ffec09bf024e19120"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCR_BIMASK&#160;&#160;&#160;((uint8_t) (0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Scratch Pad register. </p>
<p>UART Scratch Pad bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00222">222</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaedc6fb3d7ba9d561d91f3fdcddcaccce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_CCCLR&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>stop continuous clock </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00266">266</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17ff94fa4369905ab4a5f3bf28f44ced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_CSCEN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>continuous running clock enable (master mode only) </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00264">264</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4776a7aa288f3c34e56db78cfb7032eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_CSRC_MASTER&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>synchronous master mode </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00261">261</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5263f24b5804673c99e8c6f09c95aed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_FES&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>sample on falling edge </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00262">262</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_STARTSTOPDISABLE&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>do not send start/stop bit </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00265">265</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03c124f3fc8b888e5ee5a3fc7660bb7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_SYNC&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART synchronous control register. </p>
<p>enable synchronous mode </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00260">260</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea12c85ea0d6a9fa91242904c707a285"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_TSBYPASS&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>to be defined </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00263">263</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4d5c083cd05071b48d9fe346f4d7f8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TER1_BITMASK&#160;&#160;&#160;((uint8_t) (0x80))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Transmit Enable Register bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00279">279</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78f0ee43aa0e7c030a3cfa1dca5ff072"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TER1_TXEN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Tx Enable register. </p>
<p>Transmit enable bit </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00278">278</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b8961ae5bc4a983acae6a32796f99d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TER2_BITMASK&#160;&#160;&#160;((uint8_t) (0x01))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Transmit Enable Register bit mask </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00281">281</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9ec0de9b40d5d9dd9fed4836a31122f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TER2_TXEN&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit enable bit </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00280">280</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1592b78e87967ae6a06756679cfc855e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_MASKBIT&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UARTn Transmit Holding Register. </p>
<p>UART Transmit Holding mask bit (8 bits) </p>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00108">108</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Documentation du type de l'énumération</h2>
<a class="anchor" id="ga65489f6c4e522aa5c030837f9a874188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga65489f6c4e522aa5c030837f9a874188">IP_UART_AB_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Auto-baudrate mode type definition. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga65489f6c4e522aa5c030837f9a874188abc4d62d047a6bc05fc2642091508c97a"></a>UART_AUTOBAUD_MODE0</em>&nbsp;</td><td class="fielddoc">
<p>UART Auto baudrate Mode 0 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga65489f6c4e522aa5c030837f9a874188ae7ac1b0008b5c99529b71d970969761f"></a>UART_AUTOBAUD_MODE1</em>&nbsp;</td><td class="fielddoc">
<p>UART Auto baudrate Mode 1 </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00470">470</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb800ef0b2d3c4331a07f0e96bf6f853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#gacb800ef0b2d3c4331a07f0e96bf6f853">IP_UART_DATABIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Databit type definitions. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggacb800ef0b2d3c4331a07f0e96bf6f853ab8edf3c4ac9cd19a77a78046c8d7c21d"></a>UART_DATABIT_5</em>&nbsp;</td><td class="fielddoc">
<p>UART 5 bit data mode </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggacb800ef0b2d3c4331a07f0e96bf6f853a28d637fedc642319e85aa69ee7460143"></a>UART_DATABIT_6</em>&nbsp;</td><td class="fielddoc">
<p>UART 6 bit data mode </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggacb800ef0b2d3c4331a07f0e96bf6f853a64eeea6c1646790ebd4acc2557aaf393"></a>UART_DATABIT_7</em>&nbsp;</td><td class="fielddoc">
<p>UART 7 bit data mode </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggacb800ef0b2d3c4331a07f0e96bf6f853a5a1857edfe041a41ef5e7f098be8ead2"></a>UART_DATABIT_8</em>&nbsp;</td><td class="fielddoc">
<p>UART 8 bit data mode </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00438">438</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae29a3346b85799d632bf7bf68668d27f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#gae29a3346b85799d632bf7bf68668d27f">IP_UART_FITO_LEVEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Level type definitions. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggae29a3346b85799d632bf7bf68668d27fa31c04a9c2880b330633c41a16014a9d5"></a>UART_FIFO_TRGLEV0</em>&nbsp;</td><td class="fielddoc">
<p>UART FIFO trigger level 0: 1 character </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggae29a3346b85799d632bf7bf68668d27faea4c7e4f74b82f0bd9b442d8c1d03809"></a>UART_FIFO_TRGLEV1</em>&nbsp;</td><td class="fielddoc">
<p>UART FIFO trigger level 1: 4 character </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggae29a3346b85799d632bf7bf68668d27fa365bdb7edeb70b948cd269807e564999"></a>UART_FIFO_TRGLEV2</em>&nbsp;</td><td class="fielddoc">
<p>UART FIFO trigger level 2: 8 character </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggae29a3346b85799d632bf7bf68668d27fabbfb98226ee6b9a20b5b91ffc8d46f1a"></a>UART_FIFO_TRGLEV3</em>&nbsp;</td><td class="fielddoc">
<p>UART FIFO trigger level 3: 14 character </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00420">420</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga414ee295170450098b86fac2f95b15d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga414ee295170450098b86fac2f95b15d3">IP_UART_INT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Interrupt Type definitions. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga414ee295170450098b86fac2f95b15d3acc310a6b8547b644e07e769df4fde8fa"></a>UART_INTCFG_RBR</em>&nbsp;</td><td class="fielddoc">
<p>RBR Interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga414ee295170450098b86fac2f95b15d3a67b291fd89766fa19cb89288b25af35b"></a>UART_INTCFG_THRE</em>&nbsp;</td><td class="fielddoc">
<p>THR Interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga414ee295170450098b86fac2f95b15d3a77a61936f15e2a4069cdf45d71b140c9"></a>UART_INTCFG_RLS</em>&nbsp;</td><td class="fielddoc">
<p>RX line status interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga414ee295170450098b86fac2f95b15d3a4995579acfb08cc1d2a41a1a43dc0e1b"></a>UART_INTCFG_MS</em>&nbsp;</td><td class="fielddoc">
<p>Modem status interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga414ee295170450098b86fac2f95b15d3a1f78569be9c516689d805347ee61dd53"></a>UART_INTCFG_CTS</em>&nbsp;</td><td class="fielddoc">
<p>CTS1 signal transition interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga414ee295170450098b86fac2f95b15d3ac0a7b0a2b1bf47b4ea548a1a6a53e174"></a>UART_INTCFG_ABEO</em>&nbsp;</td><td class="fielddoc">
<p>Enables the end of auto-baud interrupt </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga414ee295170450098b86fac2f95b15d3a773e56dd8db09799644143cf91cda057"></a>UART_INTCFG_ABTO</em>&nbsp;</td><td class="fielddoc">
<p>Enables the auto-baud time-out interrupt </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00396">396</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61d035fcbbd75c8d4fd4edb4a03b05c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga61d035fcbbd75c8d4fd4edb4a03b05c2">IP_UART_INT_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Interrupt Status. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga61d035fcbbd75c8d4fd4edb4a03b05c2abd633a3aec9aaed025581871f34a5818"></a>UART_INTSTS_ERROR</em>&nbsp;</td><td class="fielddoc">
<p>UART Interrupt Error </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga61d035fcbbd75c8d4fd4edb4a03b05c2a13db358fd1d2d7e22b76c1dcc9dc488b"></a>UART_INTSTS_RTS</em>&nbsp;</td><td class="fielddoc">
<p>UART Interrupt status: Ready to Send </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga61d035fcbbd75c8d4fd4edb4a03b05c2aae206f0a098a3932adbcbd7f069a984d"></a>UART_INTSTS_RTR</em>&nbsp;</td><td class="fielddoc">
<p>UART Interrupt status: Ready to Receive </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga61d035fcbbd75c8d4fd4edb4a03b05c2abed4859dc217f90b77e119243cc23879"></a>UART_INTSTS_ABEO</em>&nbsp;</td><td class="fielddoc">
<p>UART End of auto-baud interrupt </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga61d035fcbbd75c8d4fd4edb4a03b05c2a2f2a2c0b40a4f0e01c53b1b4a0367096"></a>UART_INTSTS_ABTO</em>&nbsp;</td><td class="fielddoc">
<p>UART Auto-baud time-out interrupt </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00459">459</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b973d45c4c594b3a3659587208fc4d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7b973d45c4c594b3a3659587208fc4d0">IP_UART_LS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Line Status Type definition. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga7b973d45c4c594b3a3659587208fc4d0ab947186ba7d7733449ceb1bf2a058c5d"></a>UART_LINESTAT_RDR</em>&nbsp;</td><td class="fielddoc">
<p>Line status register: Receive data ready </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7b973d45c4c594b3a3659587208fc4d0a08c4d17001d37d2ccb5190fa5b284547"></a>UART_LINESTAT_OE</em>&nbsp;</td><td class="fielddoc">
<p>Line status register: Overrun error </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7b973d45c4c594b3a3659587208fc4d0af1f0d15cc0e93f0d7576e6ef43e207a2"></a>UART_LINESTAT_PE</em>&nbsp;</td><td class="fielddoc">
<p>Line status register: Parity error </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7b973d45c4c594b3a3659587208fc4d0a66c63ef21673ce11b705b563bc1e2045"></a>UART_LINESTAT_FE</em>&nbsp;</td><td class="fielddoc">
<p>Line status register: Framing error </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7b973d45c4c594b3a3659587208fc4d0a11a3713f432041c0d0536fe494792cf1"></a>UART_LINESTAT_BI</em>&nbsp;</td><td class="fielddoc">
<p>Line status register: Break interrupt </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7b973d45c4c594b3a3659587208fc4d0a872c97a0e539217a173e6fc22f80421d"></a>UART_LINESTAT_THRE</em>&nbsp;</td><td class="fielddoc">
<p>Line status register: Transmit holding register empty </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7b973d45c4c594b3a3659587208fc4d0ad72f2a70b4f9352d478fdff4c7815867"></a>UART_LINESTAT_TEMT</em>&nbsp;</td><td class="fielddoc">
<p>Line status register: Transmitter empty </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga7b973d45c4c594b3a3659587208fc4d0a145e4a60ee30310ef52400e0e2eefd88"></a>UART_LINESTAT_RXFE</em>&nbsp;</td><td class="fielddoc">
<p>Error in RX FIFO </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00343">343</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdbbc357071524e8d1ad871d3d7f2164"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#gabdbbc357071524e8d1ad871d3d7f2164">IP_UART_MODEM_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Modem mode type definition. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggabdbbc357071524e8d1ad871d3d7f2164a3c1ac2894e3e22491d0f01dea25e9f64"></a>UART_MODEM_MODE_LOOPBACK</em>&nbsp;</td><td class="fielddoc">
<p>Loop back mode select </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggabdbbc357071524e8d1ad871d3d7f2164a1b4968966c43b42c7890c8541ed78849"></a>UART_MODEM_MODE_AUTO_RTS</em>&nbsp;</td><td class="fielddoc">
<p>Enable Auto RTS flow-control </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggabdbbc357071524e8d1ad871d3d7f2164aaa12dd0e3c6f3f95aa464eafc4dfd6fc"></a>UART_MODEM_MODE_AUTO_CTS</em>&nbsp;</td><td class="fielddoc">
<p>Enable Auto CTS flow-control </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00387">387</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga296c01590ab454939874d799e68e694c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga296c01590ab454939874d799e68e694c">IP_UART_MODEM_PIN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem output pin type definition. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga296c01590ab454939874d799e68e694ca37fdade8393b3c5274451f0ff9c50320"></a>UART_MODEM_PIN_DTR</em>&nbsp;</td><td class="fielddoc">
<p>Source for modem output pin DTR </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga296c01590ab454939874d799e68e694ca1aa38cb39cec9e91b6ebe62722bca978"></a>UART_MODEM_PIN_RTS</em>&nbsp;</td><td class="fielddoc">
<p>Source for modem output pin RTS </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00379">379</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87b9435b49ff1c3ee676e7a08f7975a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga87b9435b49ff1c3ee676e7a08f7975a9">IP_UART_MODEM_STAT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART modem status type definition. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga87b9435b49ff1c3ee676e7a08f7975a9aa070e8845222ee94480822cb523b57de"></a>UART_MODEM_STAT_DELTA_CTS</em>&nbsp;</td><td class="fielddoc">
<p>Set upon state change of input CTS </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b9435b49ff1c3ee676e7a08f7975a9afba020654e22387cdc00e32af6286f45"></a>UART_MODEM_STAT_DELTA_DSR</em>&nbsp;</td><td class="fielddoc">
<p>Set upon state change of input DSR </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b9435b49ff1c3ee676e7a08f7975a9adbe995e3d2a7ada7cb3d1f505495dce3"></a>UART_MODEM_STAT_LO2HI_RI</em>&nbsp;</td><td class="fielddoc">
<p>Set upon low to high transition of input RI </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b9435b49ff1c3ee676e7a08f7975a9a0bb992fbaacdfe88038e1e6cff014704"></a>UART_MODEM_STAT_DELTA_DCD</em>&nbsp;</td><td class="fielddoc">
<p>Set upon state change of input DCD </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b9435b49ff1c3ee676e7a08f7975a9a247393603fb34376238cb1ee1d196582"></a>UART_MODEM_STAT_CTS</em>&nbsp;</td><td class="fielddoc">
<p>Clear To Send State </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b9435b49ff1c3ee676e7a08f7975a9a695f8eebeaed35af7f588fd9f5223845"></a>UART_MODEM_STAT_DSR</em>&nbsp;</td><td class="fielddoc">
<p>Data Set Ready State </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b9435b49ff1c3ee676e7a08f7975a9ae443bca16fc8f127c534a047ed2be69b"></a>UART_MODEM_STAT_RI</em>&nbsp;</td><td class="fielddoc">
<p>Ring Indicator State </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b9435b49ff1c3ee676e7a08f7975a9a94ec1357e5b719beb432c95ab1b7d9ef"></a>UART_MODEM_STAT_DCD</em>&nbsp;</td><td class="fielddoc">
<p>Data Carrier Detect State </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00365">365</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71b21760b0fbf7bfb9b5a2471bd59732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga71b21760b0fbf7bfb9b5a2471bd59732">IP_UART_PARITY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Parity type definitions. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga71b21760b0fbf7bfb9b5a2471bd59732aa80d2d8ea61454045ebe71d155e85b3d"></a>UART_PARITY_NONE</em>&nbsp;</td><td class="fielddoc">
<p>No parity </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga71b21760b0fbf7bfb9b5a2471bd59732ad90cc425f5ba447773a44a75be6593e2"></a>UART_PARITY_ODD</em>&nbsp;</td><td class="fielddoc">
<p>Odd parity </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga71b21760b0fbf7bfb9b5a2471bd59732ad908a637b1dd23f93b149dd2d8bdfdb8"></a>UART_PARITY_EVEN</em>&nbsp;</td><td class="fielddoc">
<p>Even parity </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga71b21760b0fbf7bfb9b5a2471bd59732ae9f804cb1d440a3a890fd7617450d2a1"></a>UART_PARITY_SP_1</em>&nbsp;</td><td class="fielddoc">
<p>Forced "1" stick parity </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga71b21760b0fbf7bfb9b5a2471bd59732a7b7ef44908952b2188985f07f81420f6"></a>UART_PARITY_SP_0</em>&nbsp;</td><td class="fielddoc">
<p>Forced "0" stick parity </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00409">409</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4edf2ae307b870f7a9e018fc8e70629b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4edf2ae307b870f7a9e018fc8e70629b">IP_UART_SIGNAL_STATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Full modem - Signal states definition. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga4edf2ae307b870f7a9e018fc8e70629ba3ff8ba88da6f8947ab7c22b7825c6bb6"></a>INACTIVE</em>&nbsp;</td><td class="fielddoc">
<p>In-active state </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4edf2ae307b870f7a9e018fc8e70629ba33cf1d8ef1d06ee698a7fabf40eb3a7f"></a>ACTIVE</em>&nbsp;</td><td class="fielddoc">
<p>Active state </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00357">357</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a981abd255469dad426402e6e1f4849"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3a981abd255469dad426402e6e1f4849">IP_UART_STOPBIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Stop bit type definitions. </p>
<table class="fieldtable">
<tr><th colspan="2">Valeurs énumérées</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga3a981abd255469dad426402e6e1f4849ab9c26fe02b2f4407d7106ea4da1f74ab"></a>UART_STOPBIT_1</em>&nbsp;</td><td class="fielddoc">
<p>UART One Stop Bit Select </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga3a981abd255469dad426402e6e1f4849acdc53828459d69a364db0fc85c4dd7b1"></a>UART_STOPBIT_2</em>&nbsp;</td><td class="fielddoc">
<p>UART Two Stop Bits Select </p>
</td></tr>
</table>

<p>Définition à la ligne <a class="el" href="usart__001_8h_source.html#l00430">430</a> du fichier <a class="el" href="usart__001_8h_source.html">usart_001.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Documentation des fonctions</h2>
<a class="anchor" id="gadfe39e592c6a33e679fee46f0b9afb58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_ABClearIntPending </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga49b6438075cc646d4de672226f91953e">IP_UART_INT_STATUS_T</a>&#160;</td>
          <td class="paramname"><em>ABIntType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Autobaud Interrupt. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">ABIntType</td><td>: type of auto-baud interrupt, should be:<ul>
<li>UART_AUTOBAUD_INTSTAT_ABEO: End of Auto-baud interrupt</li>
<li>UART_AUTOBAUD_INTSTAT_ABTO: Auto-baud time out interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00551">551</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga44f5bb5ef3c43e7cf439a8438afbe938"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_ABCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_u_a_r_t___a_b___c_f_g___t.html">UART_AB_CFG_T</a> *&#160;</td>
          <td class="paramname"><em>ABConfigStruct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start/Stop Auto Baudrate activity. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">ABConfigStruct</td><td>: A pointer to <a class="el" href="struct_u_a_r_t___a_b___c_f_g___t.html" title="Auto Baudrate mode configuration type definition. ">UART_AB_CFG_T</a> structure that contains specified information about UAR auto baud configuration </td></tr>
    <tr><td class="paramname">NewState</td><td>: New State of Auto baudrate activity, should be ENABLE or DISABLE </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Auto-baudrate mode enable bit will be cleared once this mode completed. </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00525">525</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga7800491079baa7d62fa7538c0f877685"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> IP_UART_CheckBusy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check whether if UART is busy or not. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>RESET if UART is not busy, otherwise return SET. </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00420">420</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga67ed578823f07059457a98a0834e7c25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_ConfigData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9b137154de88420d75173731ee1470c0">IP_UART_DATABIT_T</a>&#160;</td>
          <td class="paramname"><em>Databits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7d34cdc8b4ba6a2ba22f66310986a0c4">IP_UART_PARITY_T</a>&#160;</td>
          <td class="paramname"><em>Parity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga8784dba7e7dd1b2a2472777620beb213">IP_UART_STOPBIT_T</a>&#160;</td>
          <td class="paramname"><em>Stopbits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure data width, parity mode and stop bits. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">Databits</td><td>: UART Data width, should be: UART_DATABIT_5: UART 5 bit data mode UART_DATABIT_6: UART 6 bit data mode UART_DATABIT_7: UART 7 bit data mode UART_DATABIT_8: UART 8 bit data mode </td></tr>
    <tr><td class="paramname">Parity</td><td>: UART Parity mode, should be: UART_PARITY_NONE: No parity UART_PARITY_ODD: Odd parity UART_PARITY_EVEN: Even parity UART_PARITY_SP_1: Forced "1" stick parity UART_PARITY_SP_0: Forced "0" stick parity </td></tr>
    <tr><td class="paramname">Stopbits</td><td>: Number of stop bits, should be: UART_STOPBIT_1: One Stop Bit Select UART_STOPBIT_2: Two Stop Bits Select </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00236">236</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a77339b9f717a07a6e65988b4a88a07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b77a577d2f071bb596879adf181da11">IP_UART_ID_T</a>&#160;</td>
          <td class="paramname"><em>UARTPort</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the UARTx peripheral registers to their default reset values. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">UARTPort</td><td>: UART ID type </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00139">139</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d21d40066ad56a97850deba8746a4bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_FIFOConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html">UART_FIFO_CFG_T</a> *&#160;</td>
          <td class="paramname"><em>FIFOCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure FIFO function on selected UART peripheral. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">FIFOCfg</td><td>: Pointer to a <a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html" title="UART FIFO Configuration Structure definition. ">UART_FIFO_CFG_T</a> Structure that contains specified information about FIFO configuration </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00477">477</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d14a8b37a34d019e778e13cbf44796d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_FIFOConfigStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html">UART_FIFO_CFG_T</a> *&#160;</td>
          <td class="paramname"><em>UART_FIFOInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each UART_FIFOInitStruct member with its default value: </p>
<pre class="fragment">    - FIFO_DMAMode = DISABLE
    - FIFO_Level = UART_FIFO_TRGLEV0
    - FIFO_ResetRxBuf = ENABLE
    - FIFO_ResetTxBuf = ENABLE
    - FIFO_State = ENABLE
</pre> <dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">UART_FIFOInitStruct</td><td>: Pointer to a <a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html" title="UART FIFO Configuration Structure definition. ">UART_FIFO_CFG_T</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00516">516</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b43c142bb8d59ef94cae7a5152acf7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_ForceBreak </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force BREAK character on UART line, output pin UARTx TXD is forced to logic 0. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00408">408</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fed67de36fdd1e2fd2a4aa706c008cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t IP_UART_GetLineStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get current value of Line Status register in UART peripheral. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Current value of Line Status register in UART peripheral </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The return value of this function must be ANDed with each member in UART_LS_T enumeration to determine current flag status corresponding to each Line status type. Because some flags in Line Status register will be cleared after reading, the next reading Line Status register could not be correct. So this function used to read Line status register in one time only, then the return value used to check all flags. </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00414">414</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaebd40d4da99e73ae4d9d16a5acdfee39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b77a577d2f071bb596879adf181da11">IP_UART_ID_T</a>&#160;</td>
          <td class="paramname"><em>UARTPort</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the UARTx peripheral according to the specified parameters in the UART_ConfigStruct. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">UARTPort</td><td>: UART ID type </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00052">52</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadff5eb7be9fa46398f54b8c5e3e5274a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_IntConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad13d043e644678bda6dfd9e5e2a28945">IP_UART_INT_T</a>&#160;</td>
          <td class="paramname"><em>UARTIntCfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable specified UART interrupt. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">UARTIntCfg</td><td>: Specifies the interrupt flag, should be one of the following:<ul>
<li>UART_INTCFG_RBR : RBR Interrupt enable</li>
<li>UART_INTCFG_THRE : THR Interrupt enable</li>
<li>UART_INTCFG_RLS : RX line status interrupt enable</li>
<li>UART1_INTCFG_MS : Modem status interrupt enable (UART1 only)</li>
<li>UART1_INTCFG_CTS : CTS1 signal transition interrupt enable (UART1 only)</li>
<li>UART_INTCFG_ABEO : Enables the end of auto-baud interrupt</li>
<li>UART_INTCFG_ABTO : Enables the auto-baud time-out interrupt </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>: New state of specified UART interrupt type, should be:<ul>
<li>ENALBE : Enable this UART interrupt type</li>
<li>DISALBE : Disable this UART interrupt type </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00357">357</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IP_UART_IntGetStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Source Interrupt. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Return the value of IIR register </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00402">402</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga26c587863e988a177c24eb61723122a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IP_UART_Receive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>rxbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>buflen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___l_p_c___types___public___types.html#gaf5297347bed33665c55dd0e9c7840403">TRANSFER_BLOCK_T</a>&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive a block of data via UART peripheral. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">rxbuf</td><td>: Pointer to Received buffer </td></tr>
    <tr><td class="paramname">buflen</td><td>: Length of Received buffer </td></tr>
    <tr><td class="paramname">flag</td><td>: Flag mode, should be NONE_BLOCKING or BLOCKING </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Number of bytes received </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Note: when using UART in BLOCKING mode, a time-out condition is used via defined symbol UART_BLOCKING_TIMEOUT. </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00312">312</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga48938d9e5b45d79dd8a933d0260586f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> IP_UART_ReceiveByte </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>Data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive a single data from UART peripheral. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">*Data</td><td>: Pointer to Data to receive (must be 8-bit long) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Status, should be ERROR or (Receive data is ready) or SUCCESS (Receive data is not ready yet) </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00258">258</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c17fa5179ec077ee6f00a2f14a170d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IP_UART_Send </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>txbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>buflen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___l_p_c___types___public___types.html#gaf5297347bed33665c55dd0e9c7840403">TRANSFER_BLOCK_T</a>&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send a block of data via UART peripheral. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">txbuf</td><td>: Pointer to Transmit buffer </td></tr>
    <tr><td class="paramname">buflen</td><td>: Length of Transmit buffer </td></tr>
    <tr><td class="paramname">flag</td><td>: Flag used in UART transfer, should be NONE_BLOCKING or BLOCKING </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Number of bytes sent</dd></dl>
<p>Note: when using UART in BLOCKING mode, a time-out condition is used via defined symbol UART_BLOCKING_TIMEOUT. </p>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00268">268</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa422864e9e54ad23dd36beffcd30e676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> IP_UART_SendByte </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit a single data through UART peripheral. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">data</td><td>: Data to transmit (must be 8-bit long) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Status, should be ERROR (THR is empty, ready to send) or SUCCESS (THR is not empty)</dd></dl>
<p>Transmit a single data through UART peripheral.</p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">data</td><td>: Byte to transmit </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function attempts to place a byte into the UART transmit FIFO or transmit hold register regard regardless of UART state. </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00248">248</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2df51724426ff381e28f75398a96f055"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> IP_UART_SetBaud </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baudrate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uClk</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determines best dividers to get a target clock rate. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">baudrate</td><td>: Desired UART baud rate. </td></tr>
    <tr><td class="paramname">uClk</td><td>: Current Uart Block Clock. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Error status, could be SUCCESS or ERROR </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00153">153</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga109d9b0d76198596a1c800fdab1033bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_UART_TxCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b77a577d2f071bb596879adf181da11">IP_UART_ID_T</a>&#160;</td>
          <td class="paramname"><em>UARTPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/Disable transmission on UART TxD pin. </p>
<dl class="params"><dt>Paramètres</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UARTx peripheral </td></tr>
    <tr><td class="paramname">UARTPort</td><td>: UART ID type </td></tr>
    <tr><td class="paramname">NewState</td><td>: New State of Tx transmission function, should be ENABLE or DISABLE </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Renvoie</dt><dd>Nothing </dd></dl>

<p>Définition à la ligne <a class="el" href="usart__001_8c_source.html#l00431">431</a> du fichier <a class="el" href="usart__001_8c_source.html">usart_001.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Généré le Mardi Janvier 7 2014 11:23:09 pour Hexapode par
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.5 </li>
  </ul>
</div>
</body>
</html>
