# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Prueba_run_msim_rtl_systemverilog.do
# if ![file isdirectory Prueba_iputf_libs] {
# 	file mkdir Prueba_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/User/Desktop/VGA_Draw/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:20 on May 31,2024
# vlog -reportprogress 300 C:/Users/User/Desktop/VGA_Draw/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:15:20 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/User/Desktop/VGA_Draw {C:/Users/User/Desktop/VGA_Draw/Ram1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:21 on May 31,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/User/Desktop/VGA_Draw" C:/Users/User/Desktop/VGA_Draw/Ram1.v 
# -- Compiling module Ram1
# 
# Top level modules:
# 	Ram1
# End time: 14:15:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Desktop/VGA_Draw {C:/Users/User/Desktop/VGA_Draw/vga.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:21 on May 31,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/VGA_Draw" C:/Users/User/Desktop/VGA_Draw/vga.sv 
# -- Compiling module vga
# -- Compiling module vgaController
# -- Compiling module videoGen
# -- Compiling module chargenrom
# 
# Top level modules:
# 	vga
# End time: 14:15:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/User/Desktop/VGA_Draw {C:/Users/User/Desktop/VGA_Draw/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:21 on May 31,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/VGA_Draw" C:/Users/User/Desktop/VGA_Draw/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:15:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/User/Desktop/VGA_Draw {C:/Users/User/Desktop/VGA_Draw/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:21 on May 31,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/User/Desktop/VGA_Draw" C:/Users/User/Desktop/VGA_Draw/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:15:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Desktop/VGA_Draw {C:/Users/User/Desktop/VGA_Draw/vga.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:21 on May 31,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/VGA_Draw" C:/Users/User/Desktop/VGA_Draw/vga.sv 
# -- Compiling module vga
# -- Compiling module vgaController
# -- Compiling module videoGen
# -- Compiling module chargenrom
# 
# Top level modules:
# 	vga
# End time: 14:15:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/User/Desktop/VGA_Draw {C:/Users/User/Desktop/VGA_Draw/Ram1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:21 on May 31,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/User/Desktop/VGA_Draw" C:/Users/User/Desktop/VGA_Draw/Ram1.v 
# -- Compiling module Ram1
# 
# Top level modules:
# 	Ram1
# End time: 14:15:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/User/Desktop/VGA_Draw {C:/Users/User/Desktop/VGA_Draw/Ram1_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:21 on May 31,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/User/Desktop/VGA_Draw" C:/Users/User/Desktop/VGA_Draw/Ram1_bb.v 
# -- Compiling module Ram1
# 
# Top level modules:
# 	Ram1
# End time: 14:15:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/User/Desktop/VGA_Draw/pll {C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:21 on May 31,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/User/Desktop/VGA_Draw/pll" C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:15:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:15:21 on May 31,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.vga
# Loading work.pll
# Loading work.pll_0002
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.vgaController
# Loading work.videoGen
# Loading work.chargenrom
# Loading work.Ram1
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/newvga/vgapll/pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/User/Desktop/VGA_Draw/pll/pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) C:/Users/User/Desktop/VGA_Draw/vga.sv(95): [PCDPC] - Port size (5) does not match connection size (10) for port 'address'. The port definition is at: C:/Users/User/Desktop/VGA_Draw/Ram1_bb.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/newvga/videoGen/chargenromb/Ram1 File: C:/Users/User/Desktop/VGA_Draw/Ram1_bb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.newvga.vgapll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = testbench.newvga.vgapll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# ** Warning: (vsim-7) Failed to open readmem file "charrom.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/User/Desktop/VGA_Draw/vga.sv(99)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/newvga/videoGen/chargenromb
# Info: hierarchical_name = testbench.newvga.vgapll.pll_inst.altera_pll_i.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# ** Note: $finish    : C:/Users/User/Desktop/VGA_Draw/testbench.sv(72)
#    Time: 10 sec  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at C:/Users/User/Desktop/VGA_Draw/testbench.sv line 72
# End time: 14:20:54 on May 31,2024, Elapsed time: 0:05:33
# Errors: 0, Warnings: 23
