// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        p_kernel_val_0_V_0_read,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_read,
        p_kernel_val_0_V_3_read,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_2_read,
        p_kernel_val_1_V_4_read,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_read,
        p_kernel_val_2_V_3_read,
        p_kernel_val_2_V_4_read,
        p_kernel_val_3_V_0_read,
        p_kernel_val_3_V_2_read,
        p_kernel_val_3_V_4_read,
        p_kernel_val_4_V_1_read,
        p_kernel_val_4_V_2_read,
        p_kernel_val_4_V_3_read,
        p_kernel_val_4_V_4_read
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_pp0_stage0 = 7'd8;
parameter    ap_ST_fsm_pp0_stage1 = 7'd16;
parameter    ap_ST_fsm_pp0_stage2 = 7'd32;
parameter    ap_ST_fsm_state20 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [5:0] p_kernel_val_0_V_0_read;
input  [6:0] p_kernel_val_0_V_1_read;
input  [7:0] p_kernel_val_0_V_2_read;
input  [6:0] p_kernel_val_0_V_3_read;
input  [7:0] p_kernel_val_1_V_0_read;
input  [7:0] p_kernel_val_1_V_2_read;
input  [6:0] p_kernel_val_1_V_4_read;
input  [7:0] p_kernel_val_2_V_0_read;
input  [7:0] p_kernel_val_2_V_1_read;
input  [7:0] p_kernel_val_2_V_3_read;
input  [7:0] p_kernel_val_2_V_4_read;
input  [7:0] p_kernel_val_3_V_0_read;
input  [6:0] p_kernel_val_3_V_2_read;
input  [6:0] p_kernel_val_3_V_4_read;
input  [7:0] p_kernel_val_4_V_1_read;
input  [7:0] p_kernel_val_4_V_2_read;
input  [7:0] p_kernel_val_4_V_3_read;
input  [5:0] p_kernel_val_4_V_4_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond449_i_reg_4667;
reg   [0:0] or_cond_i_reg_4690;
reg    p_src_data_stream_1_V_blk_n;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    p_src_data_stream_2_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] or_cond451_i_reg_4752;
reg   [0:0] or_cond451_i_reg_4752_pp0_iter4_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [7:0] t_V_2_reg_854;
reg   [7:0] src_kernel_win_0_va_22_reg_890;
reg   [7:0] src_kernel_win_1_va_22_reg_968;
reg   [7:0] src_kernel_win_2_va_22_reg_1058;
wire   [1:0] tmp_3_fu_1104_p2;
wire    ap_CS_fsm_state2;
wire  signed [13:0] tmp_102_2_0_cast_fu_1116_p1;
reg  signed [13:0] tmp_102_2_0_cast_reg_4515;
wire   [0:0] tmp_4_fu_1110_p2;
wire  signed [14:0] tmp_102_2_0_1_cast_fu_1119_p1;
reg  signed [14:0] tmp_102_2_0_1_cast_reg_4522;
wire  signed [15:0] tmp_102_2_0_2_fu_1122_p1;
reg  signed [15:0] tmp_102_2_0_2_reg_4529;
wire  signed [14:0] tmp_102_2_0_3_cast_fu_1125_p1;
reg  signed [14:0] tmp_102_2_0_3_cast_reg_4536;
wire  signed [15:0] tmp_102_2_1_fu_1128_p1;
reg  signed [15:0] tmp_102_2_1_reg_4543;
wire   [15:0] tmp_102_2_1_2_fu_1131_p1;
reg   [15:0] tmp_102_2_1_2_reg_4550;
wire  signed [14:0] tmp_102_2_1_4_cast_fu_1134_p1;
reg  signed [14:0] tmp_102_2_1_4_cast_reg_4557;
wire   [15:0] tmp_102_2_2_fu_1137_p1;
reg   [15:0] tmp_102_2_2_reg_4564;
wire  signed [15:0] tmp_102_2_2_1_fu_1140_p1;
reg  signed [15:0] tmp_102_2_2_1_reg_4571;
wire   [15:0] tmp_102_2_2_3_fu_1143_p1;
reg   [15:0] tmp_102_2_2_3_reg_4578;
wire  signed [15:0] tmp_102_2_2_4_fu_1146_p1;
reg  signed [15:0] tmp_102_2_2_4_reg_4585;
wire  signed [14:0] tmp_102_2_3_2_cast_fu_1149_p1;
reg  signed [14:0] tmp_102_2_3_2_cast_reg_4592;
wire  signed [14:0] tmp_102_2_3_4_cast_fu_1152_p1;
reg  signed [14:0] tmp_102_2_3_4_cast_reg_4599;
wire   [15:0] tmp_102_2_4_2_fu_1155_p1;
reg   [15:0] tmp_102_2_4_2_reg_4606;
wire  signed [15:0] tmp_102_2_4_3_fu_1158_p1;
reg  signed [15:0] tmp_102_2_4_3_reg_4613;
wire  signed [13:0] tmp_102_2_4_4_cast_fu_1161_p1;
reg  signed [13:0] tmp_102_2_4_4_cast_reg_4620;
wire   [14:0] tmp_19_fu_1164_p1;
reg   [14:0] tmp_19_reg_4627;
wire   [14:0] tmp_20_fu_1167_p1;
reg   [14:0] tmp_20_reg_4634;
wire   [0:0] exitcond450_i_fu_1170_p2;
wire    ap_CS_fsm_state3;
wire   [7:0] i_V_fu_1176_p2;
reg   [7:0] i_V_reg_4645;
wire   [0:0] tmp_5_fu_1182_p2;
reg   [0:0] tmp_5_reg_4650;
wire   [0:0] tmp_6_fu_1188_p2;
reg   [0:0] tmp_6_reg_4658;
wire   [0:0] icmp_fu_1204_p2;
reg   [0:0] icmp_reg_4662;
wire   [0:0] exitcond449_i_fu_1210_p2;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_predicate_op457_read_state7;
reg    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state10_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state16_pp0_stage0_iter4;
reg    ap_block_state19_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond449_i_reg_4667_pp0_iter1_reg;
wire   [0:0] tmp_8_fu_1216_p2;
reg   [0:0] tmp_8_reg_4671;
reg   [0:0] tmp_8_reg_4671_pp0_iter1_reg;
wire   [0:0] or_cond_i_fu_1222_p2;
reg   [0:0] or_cond_i_reg_4690_pp0_iter1_reg;
wire   [0:0] tmp_9_fu_1227_p2;
reg   [0:0] tmp_9_reg_4694;
reg   [0:0] tmp_9_reg_4694_pp0_iter1_reg;
wire   [0:0] or_cond451_i_fu_1249_p2;
reg   [0:0] or_cond451_i_reg_4752_pp0_iter1_reg;
reg   [0:0] or_cond451_i_reg_4752_pp0_iter2_reg;
reg   [0:0] or_cond451_i_reg_4752_pp0_iter3_reg;
reg   [7:0] k_buf_0_val_3_addr_reg_4756;
reg   [7:0] k_buf_0_val_2_addr_reg_4761;
reg   [7:0] k_buf_0_val_1_addr_reg_4766;
reg   [7:0] k_buf_0_val_0_addr_reg_4771;
wire   [7:0] p_src_kernel_win_val_1_fu_1284_p3;
reg   [7:0] p_src_kernel_win_val_1_reg_4777;
reg   [7:0] k_buf_1_val_3_addr_reg_4788;
reg   [7:0] k_buf_1_val_2_addr_reg_4793;
reg   [7:0] k_buf_1_val_1_addr_reg_4798;
reg   [7:0] k_buf_1_val_0_addr_reg_4803;
reg   [7:0] k_buf_1_val_0_addr_reg_4803_pp0_iter1_reg;
wire   [7:0] p_src_kernel_win_val_20_fu_1310_p3;
reg   [7:0] p_src_kernel_win_val_20_reg_4809;
reg   [7:0] k_buf_2_val_3_addr_reg_4820;
reg   [7:0] k_buf_2_val_2_addr_reg_4825;
reg   [7:0] k_buf_2_val_1_addr_reg_4830;
reg   [7:0] k_buf_2_val_0_addr_reg_4835;
reg   [7:0] k_buf_2_val_0_addr_reg_4835_pp0_iter1_reg;
wire   [7:0] p_src_kernel_win_val_40_fu_1336_p3;
reg   [7:0] p_src_kernel_win_val_40_reg_4840;
reg    ap_predicate_op218_read_state5;
reg    ap_block_state5_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state11_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state17_pp0_stage1_iter4;
reg    ap_block_pp0_stage1_11001;
wire   [7:0] k_buf_0_val_3_q0;
reg   [7:0] col_buf_0_val_0_4_reg_4856;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] col_buf_0_val_0_3_reg_4861;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] col_buf_0_val_0_2_reg_4867;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] col_buf_0_val_0_1_reg_4873;
wire   [7:0] p_src_kernel_win_val_16_fu_1381_p3;
reg   [7:0] p_src_kernel_win_val_16_reg_4879;
wire   [14:0] r_V_2_0_0_1_fu_1391_p2;
reg  signed [14:0] r_V_2_0_0_1_reg_4885;
wire   [7:0] k_buf_1_val_3_q0;
reg   [7:0] col_buf_1_val_0_4_reg_4905;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] col_buf_1_val_0_3_reg_4910;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] col_buf_1_val_0_2_reg_4916;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] col_buf_1_val_0_1_reg_4922;
wire   [7:0] p_src_kernel_win_val_36_fu_1431_p3;
reg   [7:0] p_src_kernel_win_val_36_reg_4928;
reg   [7:0] p_src_kernel_win_val_36_reg_4928_pp0_iter1_reg;
wire   [14:0] r_V_2_1_0_1_fu_1441_p2;
reg  signed [14:0] r_V_2_1_0_1_reg_4934;
wire   [7:0] k_buf_2_val_3_q0;
reg   [7:0] col_buf_2_val_0_4_reg_4949;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] col_buf_2_val_0_3_reg_4954;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] col_buf_2_val_0_2_reg_4960;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] col_buf_2_val_0_1_reg_4966;
wire   [14:0] r_V_2_2_0_1_fu_1467_p2;
reg  signed [14:0] r_V_2_2_0_1_reg_4972;
wire   [7:0] j_V_fu_1512_p2;
reg   [7:0] j_V_reg_4982;
reg    ap_predicate_op331_read_state6;
reg    ap_block_state6_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state12_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
reg    ap_block_state18_pp0_stage2_iter4;
reg    ap_block_pp0_stage2_11001;
wire   [7:0] col_buf_val_0_0_4_1_fu_1518_p3;
wire   [7:0] col_buf_val_0_0_3_1_fu_1524_p3;
wire   [7:0] col_buf_val_0_0_2_1_fu_1530_p3;
wire   [7:0] col_buf_val_0_0_1_1_fu_1536_p3;
wire   [7:0] col_buf_0_val_0_0_1_fu_1554_p3;
reg   [7:0] col_buf_0_val_0_0_1_reg_5011;
wire   [7:0] p_src_kernel_win_val_10_fu_1587_p3;
reg   [7:0] p_src_kernel_win_val_10_reg_5017;
wire   [7:0] p_src_kernel_win_val_18_fu_1594_p3;
reg   [7:0] p_src_kernel_win_val_18_reg_5022;
wire  signed [15:0] grp_fu_3750_p3;
reg  signed [15:0] sum_V_0_0_1_reg_5028;
wire   [14:0] tmp_103_0_4_1_cast_c_fu_1615_p2;
reg   [14:0] tmp_103_0_4_1_cast_c_reg_5043;
wire   [7:0] col_buf_val_1_0_4_1_fu_1620_p3;
reg   [7:0] col_buf_val_1_0_4_1_reg_5053;
wire   [7:0] col_buf_val_1_0_3_1_fu_1626_p3;
reg   [7:0] col_buf_val_1_0_3_1_reg_5059;
wire   [7:0] col_buf_val_1_0_2_1_fu_1632_p3;
reg   [7:0] col_buf_val_1_0_2_1_reg_5065;
wire   [7:0] col_buf_val_1_0_1_1_fu_1638_p3;
reg   [7:0] col_buf_val_1_0_1_1_reg_5071;
wire   [7:0] p_src_kernel_win_val_30_fu_1682_p3;
reg   [7:0] p_src_kernel_win_val_30_reg_5077;
wire   [7:0] p_src_kernel_win_val_38_fu_1689_p3;
reg   [7:0] p_src_kernel_win_val_38_reg_5082;
wire  signed [15:0] grp_fu_3757_p3;
reg  signed [15:0] sum_V_1_0_1_reg_5088;
wire   [14:0] tmp_103_1_4_1_cast_c_fu_1714_p2;
reg   [14:0] tmp_103_1_4_1_cast_c_reg_5108;
wire   [7:0] col_buf_val_2_0_4_1_fu_1722_p3;
reg   [7:0] col_buf_val_2_0_4_1_reg_5113;
wire   [7:0] col_buf_val_2_0_3_1_fu_1728_p3;
reg   [7:0] col_buf_val_2_0_3_1_reg_5119;
wire   [7:0] col_buf_val_2_0_2_1_fu_1734_p3;
reg   [7:0] col_buf_val_2_0_2_1_reg_5125;
wire   [7:0] col_buf_val_2_0_1_1_fu_1740_p3;
reg   [7:0] col_buf_val_2_0_1_1_reg_5131;
wire   [7:0] p_src_kernel_win_val_56_fu_1781_p3;
reg   [7:0] p_src_kernel_win_val_56_reg_5137;
reg   [7:0] p_src_kernel_win_val_56_reg_5137_pp0_iter1_reg;
wire  signed [15:0] grp_fu_3764_p3;
reg  signed [15:0] sum_V_2_0_1_reg_5143;
wire   [7:0] p_src_kernel_win_val_8_fu_1816_p3;
reg   [7:0] p_src_kernel_win_val_8_reg_5158;
wire   [7:0] p_src_kernel_win_val_12_fu_1823_p3;
reg   [7:0] p_src_kernel_win_val_12_reg_5163;
wire   [7:0] p_src_kernel_win_val_14_fu_1830_p3;
reg   [7:0] p_src_kernel_win_val_14_reg_5168;
wire   [7:0] p_src_kernel_win_val_17_fu_1837_p3;
reg   [7:0] p_src_kernel_win_val_17_reg_5174;
reg   [7:0] p_src_kernel_win_val_17_reg_5174_pp0_iter2_reg;
wire  signed [16:0] grp_fu_3771_p3;
reg  signed [16:0] sum_V_0_0_2_reg_5179;
wire  signed [15:0] grp_fu_3778_p3;
reg  signed [15:0] tmp11_reg_5184;
wire   [14:0] grp_fu_3785_p3;
reg   [14:0] tmp24_reg_5204;
wire   [15:0] r_V_2_0_4_3_fu_1884_p2;
reg   [15:0] r_V_2_0_4_3_reg_5209;
wire   [7:0] col_buf_1_val_0_0_1_fu_1893_p3;
reg   [7:0] col_buf_1_val_0_0_1_reg_5219;
wire   [7:0] p_src_kernel_win_val_32_fu_1916_p3;
reg   [7:0] p_src_kernel_win_val_32_reg_5225;
wire   [7:0] p_src_kernel_win_val_37_fu_1923_p3;
reg   [7:0] p_src_kernel_win_val_37_reg_5230;
reg   [7:0] p_src_kernel_win_val_37_reg_5230_pp0_iter2_reg;
wire  signed [16:0] grp_fu_3791_p3;
reg  signed [16:0] sum_V_1_0_2_reg_5235;
wire   [14:0] grp_fu_3798_p3;
reg   [14:0] tmp42_reg_5240;
wire   [15:0] r_V_2_1_4_3_fu_1936_p2;
reg   [15:0] r_V_2_1_4_3_reg_5245;
wire   [7:0] p_src_kernel_win_val_50_fu_1954_p3;
reg   [7:0] p_src_kernel_win_val_50_reg_5255;
wire  signed [16:0] grp_fu_3804_p3;
reg  signed [16:0] sum_V_2_0_2_reg_5260;
wire   [14:0] tmp_103_2_4_1_cast_c_fu_1975_p2;
reg   [14:0] tmp_103_2_4_1_cast_c_reg_5275;
wire   [7:0] p_src_kernel_win_val_5_fu_2054_p3;
reg   [7:0] p_src_kernel_win_val_5_reg_5280;
wire   [7:0] p_src_kernel_win_val_7_fu_2068_p3;
reg   [7:0] p_src_kernel_win_val_7_reg_5285;
wire   [7:0] p_src_kernel_win_val_9_fu_2075_p3;
reg   [7:0] p_src_kernel_win_val_9_reg_5290;
wire   [7:0] p_src_kernel_win_val_15_fu_2096_p3;
reg   [7:0] p_src_kernel_win_val_15_reg_5295;
wire  signed [16:0] grp_fu_3811_p3;
reg  signed [16:0] tmp10_reg_5300;
wire   [15:0] r_V_2_0_2_fu_2110_p2;
reg   [15:0] r_V_2_0_2_reg_5310;
wire   [16:0] tmp21_fu_2161_p2;
reg  signed [16:0] tmp21_reg_5320;
wire   [15:0] grp_fu_3817_p3;
reg   [15:0] tmp25_reg_5325;
wire   [7:0] p_src_kernel_win_val_24_fu_2179_p3;
reg   [7:0] p_src_kernel_win_val_24_reg_5330;
wire   [7:0] p_src_kernel_win_val_27_fu_2186_p3;
reg   [7:0] p_src_kernel_win_val_27_reg_5335;
wire   [7:0] p_src_kernel_win_val_34_fu_2193_p3;
reg   [7:0] p_src_kernel_win_val_34_reg_5340;
wire  signed [16:0] grp_fu_3831_p3;
reg  signed [16:0] tmp32_reg_5346;
wire  signed [15:0] grp_fu_3824_p3;
reg  signed [15:0] tmp33_reg_5351;
wire   [15:0] grp_fu_3837_p3;
reg   [15:0] tmp43_reg_5371;
reg   [15:0] tmp43_reg_5371_pp0_iter2_reg;
wire   [7:0] col_buf_2_val_0_0_1_fu_2241_p3;
reg   [7:0] col_buf_2_val_0_0_1_reg_5381;
wire   [7:0] p_src_kernel_win_val_44_fu_2271_p3;
reg   [7:0] p_src_kernel_win_val_44_reg_5386;
reg   [7:0] p_src_kernel_win_val_44_reg_5386_pp0_iter2_reg;
wire   [7:0] p_src_kernel_win_val_47_fu_2278_p3;
reg   [7:0] p_src_kernel_win_val_47_reg_5391;
wire   [7:0] p_src_kernel_win_val_52_fu_2285_p3;
reg   [7:0] p_src_kernel_win_val_52_reg_5396;
wire   [7:0] p_src_kernel_win_val_57_fu_2292_p3;
reg   [7:0] p_src_kernel_win_val_57_reg_5401;
reg   [7:0] p_src_kernel_win_val_57_reg_5401_pp0_iter2_reg;
wire  signed [16:0] grp_fu_3844_p3;
reg  signed [16:0] tmp50_reg_5406;
wire   [14:0] grp_fu_3850_p3;
reg   [14:0] tmp60_reg_5411;
wire   [17:0] sum_V_0_1_fu_2397_p2;
reg   [17:0] sum_V_0_1_reg_5416;
wire  signed [15:0] grp_fu_3856_p3;
reg  signed [15:0] tmp14_reg_5421;
wire  signed [17:0] grp_fu_3862_p3;
reg  signed [17:0] tmp22_reg_5426;
reg  signed [17:0] tmp22_reg_5426_pp0_iter2_reg;
wire  signed [14:0] grp_fu_3869_p3;
reg  signed [14:0] tmp26_reg_5431;
wire  signed [15:0] grp_fu_3876_p3;
reg  signed [15:0] tmp30_reg_5436;
reg  signed [15:0] tmp30_reg_5436_pp0_iter2_reg;
reg  signed [15:0] tmp30_reg_5436_pp0_iter3_reg;
wire   [7:0] p_src_kernel_win_val_26_fu_2442_p3;
reg   [7:0] p_src_kernel_win_val_26_reg_5441;
wire   [7:0] p_src_kernel_win_val_28_fu_2449_p3;
reg   [7:0] p_src_kernel_win_val_28_reg_5446;
wire   [7:0] p_src_kernel_win_val_35_fu_2470_p3;
reg   [7:0] p_src_kernel_win_val_35_reg_5451;
wire   [17:0] sum_V_1_1_fu_2483_p2;
reg   [17:0] sum_V_1_1_reg_5456;
wire   [15:0] r_V_2_1_2_fu_2496_p2;
reg   [15:0] r_V_2_1_2_reg_5466;
wire   [16:0] tmp39_fu_2547_p2;
reg  signed [16:0] tmp39_reg_5476;
wire   [7:0] p_src_kernel_win_val_54_fu_2562_p3;
reg   [7:0] p_src_kernel_win_val_54_reg_5481;
wire   [7:0] p_src_kernel_win_val_58_fu_2569_p3;
reg   [7:0] p_src_kernel_win_val_58_reg_5487;
wire  signed [15:0] grp_fu_3882_p3;
reg  signed [15:0] tmp51_reg_5492;
wire   [15:0] r_V_2_2_2_fu_2605_p2;
reg   [15:0] r_V_2_2_2_reg_5502;
wire   [15:0] grp_fu_3889_p3;
reg   [15:0] tmp61_reg_5517;
reg   [15:0] tmp61_reg_5517_pp0_iter2_reg;
wire   [16:0] tmp12_fu_2734_p2;
reg   [16:0] tmp12_reg_5527;
wire  signed [16:0] grp_fu_3896_p3;
reg  signed [16:0] tmp15_reg_5532;
reg    ap_enable_reg_pp0_iter2;
wire  signed [15:0] grp_fu_3903_p3;
reg  signed [15:0] tmp27_reg_5542;
wire  signed [15:0] grp_fu_3910_p3;
reg  signed [15:0] tmp36_reg_5547;
wire  signed [17:0] grp_fu_3916_p3;
reg  signed [17:0] tmp40_reg_5552;
reg  signed [17:0] tmp40_reg_5552_pp0_iter3_reg;
wire  signed [14:0] grp_fu_3923_p3;
reg  signed [14:0] tmp44_reg_5557;
wire  signed [15:0] grp_fu_3930_p3;
reg  signed [15:0] tmp48_reg_5562;
reg  signed [15:0] tmp48_reg_5562_pp0_iter3_reg;
wire   [7:0] p_src_kernel_win_val_46_fu_2788_p3;
reg   [7:0] p_src_kernel_win_val_46_reg_5567;
wire   [7:0] p_src_kernel_win_val_48_fu_2795_p3;
reg   [7:0] p_src_kernel_win_val_48_reg_5572;
wire   [7:0] p_src_kernel_win_val_55_fu_2816_p3;
reg   [7:0] p_src_kernel_win_val_55_reg_5577;
wire   [17:0] sum_V_2_1_fu_2829_p2;
reg   [17:0] sum_V_2_1_reg_5582;
wire   [16:0] tmp57_fu_2885_p2;
reg  signed [16:0] tmp57_reg_5597;
wire   [15:0] r_V_2_2_4_3_fu_2894_p2;
reg   [15:0] r_V_2_2_4_3_reg_5602;
(* use_dsp48 = "no" *) wire   [18:0] sum_V_0_2_fu_2956_p2;
reg   [18:0] sum_V_0_2_reg_5607;
wire   [16:0] tmp28_fu_2968_p2;
reg   [16:0] tmp28_reg_5612;
wire   [16:0] tmp34_fu_3016_p2;
reg   [16:0] tmp34_reg_5617;
wire  signed [16:0] grp_fu_3936_p3;
reg  signed [16:0] tmp37_reg_5622;
wire  signed [15:0] grp_fu_3943_p3;
reg  signed [15:0] tmp45_reg_5632;
wire  signed [15:0] grp_fu_3950_p3;
reg  signed [15:0] tmp54_reg_5637;
wire  signed [17:0] grp_fu_3956_p3;
reg  signed [17:0] tmp58_reg_5642;
reg  signed [17:0] tmp58_reg_5642_pp0_iter3_reg;
wire  signed [14:0] grp_fu_3963_p3;
reg  signed [14:0] tmp62_reg_5647;
wire  signed [15:0] grp_fu_3970_p3;
reg  signed [15:0] tmp66_reg_5652;
reg  signed [15:0] tmp66_reg_5652_pp0_iter3_reg;
wire  signed [18:0] grp_fu_3976_p3;
reg  signed [18:0] tmp20_reg_5657;
(* use_dsp48 = "no" *) wire   [18:0] sum_V_1_2_fu_3060_p2;
reg   [18:0] sum_V_1_2_reg_5662;
wire   [16:0] tmp46_fu_3072_p2;
reg   [16:0] tmp46_reg_5667;
wire   [16:0] tmp52_fu_3120_p2;
reg   [16:0] tmp52_reg_5672;
wire  signed [16:0] grp_fu_3982_p3;
reg  signed [16:0] tmp55_reg_5677;
wire  signed [15:0] grp_fu_3989_p3;
reg  signed [15:0] tmp63_reg_5687;
(* use_dsp48 = "no" *) wire   [19:0] sum_V_0_4_1_fu_3150_p2;
reg   [19:0] sum_V_0_4_1_reg_5692;
wire  signed [18:0] grp_fu_3996_p3;
reg  signed [18:0] tmp38_reg_5702;
reg    ap_enable_reg_pp0_iter3;
(* use_dsp48 = "no" *) wire   [18:0] sum_V_2_2_fu_3177_p2;
reg   [18:0] sum_V_2_2_reg_5712;
wire   [16:0] tmp64_fu_3189_p2;
reg   [16:0] tmp64_reg_5717;
(* use_dsp48 = "no" *) wire   [19:0] sum_V_1_4_1_fu_3210_p2;
reg   [19:0] sum_V_1_4_1_reg_5722;
wire  signed [18:0] grp_fu_4002_p3;
reg  signed [18:0] tmp56_reg_5727;
wire   [19:0] grp_fu_4008_p3;
reg   [19:0] tmp29_reg_5737;
wire   [19:0] grp_fu_4014_p3;
reg   [19:0] tmp47_reg_5742;
(* use_dsp48 = "no" *) wire   [19:0] sum_V_2_4_1_fu_3234_p2;
reg   [19:0] sum_V_2_4_1_reg_5747;
reg   [0:0] p_Result_s_reg_5752;
wire   [7:0] p_Val2_2_fu_3286_p2;
reg   [7:0] p_Val2_2_reg_5759;
wire   [0:0] carry_1_fu_3306_p2;
reg   [0:0] carry_1_reg_5765;
wire   [0:0] Range1_all_ones_fu_3322_p2;
reg   [0:0] Range1_all_ones_reg_5771;
wire   [0:0] Range1_all_zeros_fu_3328_p2;
reg   [0:0] Range1_all_zeros_reg_5777;
reg   [0:0] p_Result_2_reg_5782;
wire   [7:0] p_Val2_6_fu_3380_p2;
reg   [7:0] p_Val2_6_reg_5789;
wire   [0:0] carry_3_fu_3400_p2;
reg   [0:0] carry_3_reg_5795;
wire   [0:0] Range1_all_ones_1_fu_3416_p2;
reg   [0:0] Range1_all_ones_1_reg_5801;
wire   [0:0] Range1_all_zeros_1_fu_3422_p2;
reg   [0:0] Range1_all_zeros_1_reg_5807;
wire   [19:0] grp_fu_4020_p3;
reg   [19:0] tmp65_reg_5812;
wire   [7:0] p_Val2_12_fu_3496_p3;
reg   [7:0] p_Val2_12_reg_5817;
wire   [7:0] p_Val2_13_fu_3572_p3;
reg   [7:0] p_Val2_13_reg_5822;
reg   [0:0] p_Result_4_reg_5827;
wire   [7:0] p_Val2_10_fu_3626_p2;
reg   [7:0] p_Val2_10_reg_5834;
wire   [0:0] carry_5_fu_3646_p2;
reg   [0:0] carry_5_reg_5840;
wire   [0:0] Range1_all_ones_2_fu_3662_p2;
reg   [0:0] Range1_all_ones_2_reg_5846;
wire   [0:0] Range1_all_zeros_2_fu_3668_p2;
reg   [0:0] Range1_all_zeros_2_reg_5852;
wire   [7:0] p_Val2_14_fu_3742_p3;
reg   [7:0] p_Val2_14_reg_5857;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg    k_buf_0_val_0_we0;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
reg   [7:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg    k_buf_0_val_1_we0;
reg   [7:0] k_buf_0_val_1_d0;
reg   [7:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg    k_buf_0_val_2_we0;
reg   [7:0] k_buf_0_val_2_d0;
reg   [7:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
reg    k_buf_0_val_3_we0;
reg   [7:0] k_buf_0_val_3_d0;
reg   [7:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg    k_buf_1_val_0_we0;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
reg   [7:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg    k_buf_1_val_1_we0;
reg   [7:0] k_buf_1_val_1_d0;
reg   [7:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
reg    k_buf_1_val_2_we0;
reg   [7:0] k_buf_1_val_2_d0;
reg   [7:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
reg    k_buf_1_val_3_we0;
reg   [7:0] k_buf_1_val_3_d0;
reg   [7:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg    k_buf_2_val_0_we0;
reg   [7:0] k_buf_2_val_0_d0;
reg   [7:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg    k_buf_2_val_1_we0;
reg   [7:0] k_buf_2_val_1_d0;
reg   [7:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
reg    k_buf_2_val_2_we0;
reg   [7:0] k_buf_2_val_2_d0;
reg   [7:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
reg    k_buf_2_val_3_we0;
reg   [7:0] k_buf_2_val_3_d0;
reg   [1:0] tmp_2_reg_832;
reg   [7:0] t_V_reg_843;
wire    ap_CS_fsm_state20;
reg   [7:0] ap_phi_mux_t_V_2_phi_fu_858_p4;
reg   [7:0] ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4;
reg   [7:0] ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_866;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_21_reg_877;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_22_reg_890;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_23_reg_904;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_24_reg_917;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917;
wire   [7:0] ap_phi_reg_pp0_iter0_p_0_6_i_reg_930;
reg   [7:0] ap_phi_reg_pp0_iter1_p_0_6_i_reg_930;
reg   [7:0] ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_col_buf_1_val_0_0_reg_943;
reg   [7:0] ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_1_va_21_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_1_va_22_reg_968;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_1_va_23_reg_982;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_1_va_24_reg_995;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995;
wire   [7:0] ap_phi_reg_pp0_iter0_p_0_6_i_1_reg_1008;
reg   [7:0] ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008;
reg   [7:0] ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_col_buf_2_val_0_0_reg_1021;
reg   [7:0] ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021;
reg   [7:0] ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6;
wire   [7:0] ap_phi_reg_pp0_iter1_p_0_6_i_2_reg_1032;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_2_va_21_reg_1045;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_2_va_22_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_2_va_23_reg_1072;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072;
wire   [7:0] ap_phi_reg_pp0_iter0_src_kernel_win_2_va_24_reg_1085;
reg   [7:0] ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085;
wire   [63:0] tmp_12_fu_1254_p1;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] col_buf_2_val_0_0_2_fu_268;
reg   [7:0] src_kernel_win_0_va_fu_272;
reg   [7:0] src_kernel_win_0_va_1_fu_276;
reg   [7:0] src_kernel_win_0_va_2_fu_280;
reg   [7:0] src_kernel_win_0_va_3_fu_284;
reg   [7:0] src_kernel_win_0_va_4_fu_288;
reg   [7:0] src_kernel_win_0_va_5_fu_292;
reg   [7:0] src_kernel_win_0_va_6_fu_296;
wire   [7:0] p_src_kernel_win_val_13_fu_2089_p3;
reg   [7:0] src_kernel_win_0_va_7_fu_300;
reg   [7:0] src_kernel_win_0_va_8_fu_304;
reg   [7:0] src_kernel_win_0_va_9_fu_308;
reg   [7:0] src_kernel_win_0_va_10_fu_312;
wire   [7:0] p_src_kernel_win_val_59_fu_2082_p3;
reg   [7:0] src_kernel_win_0_va_11_fu_316;
reg   [7:0] src_kernel_win_0_va_12_fu_320;
reg   [7:0] src_kernel_win_0_va_13_fu_324;
reg   [7:0] src_kernel_win_0_va_14_fu_328;
wire   [7:0] p_src_kernel_win_val_6_fu_2061_p3;
reg   [7:0] src_kernel_win_0_va_15_fu_332;
reg   [7:0] src_kernel_win_0_va_16_fu_336;
reg   [7:0] src_kernel_win_0_va_17_fu_340;
wire   [7:0] p_src_kernel_win_val_3_fu_1367_p3;
reg   [7:0] src_kernel_win_0_va_18_fu_344;
wire   [7:0] p_src_kernel_win_val_2_fu_1360_p3;
reg   [7:0] src_kernel_win_0_va_19_fu_348;
reg   [7:0] src_kernel_win_1_va_fu_352;
reg   [7:0] src_kernel_win_1_va_1_fu_356;
reg   [7:0] src_kernel_win_1_va_2_fu_360;
reg   [7:0] src_kernel_win_1_va_3_fu_364;
reg   [7:0] src_kernel_win_1_va_4_fu_368;
reg   [7:0] src_kernel_win_1_va_5_fu_372;
reg   [7:0] src_kernel_win_1_va_6_fu_376;
wire   [7:0] p_src_kernel_win_val_33_fu_2463_p3;
reg   [7:0] src_kernel_win_1_va_7_fu_380;
reg   [7:0] src_kernel_win_1_va_8_fu_384;
reg   [7:0] src_kernel_win_1_va_9_fu_388;
reg   [7:0] src_kernel_win_1_va_10_fu_392;
wire   [7:0] p_src_kernel_win_val_29_fu_2456_p3;
reg   [7:0] src_kernel_win_1_va_11_fu_396;
reg   [7:0] src_kernel_win_1_va_12_fu_400;
reg   [7:0] src_kernel_win_1_va_13_fu_404;
reg   [7:0] src_kernel_win_1_va_14_fu_408;
wire   [7:0] p_src_kernel_win_val_25_fu_2435_p3;
reg   [7:0] src_kernel_win_1_va_15_fu_412;
reg   [7:0] src_kernel_win_1_va_16_fu_416;
reg   [7:0] src_kernel_win_1_va_17_fu_420;
wire   [7:0] p_src_kernel_win_val_22_fu_1668_p3;
reg   [7:0] src_kernel_win_1_va_18_fu_424;
wire   [7:0] p_src_kernel_win_val_21_fu_1417_p3;
reg   [7:0] src_kernel_win_1_va_19_fu_428;
reg   [7:0] src_kernel_win_2_va_fu_432;
reg   [7:0] src_kernel_win_2_va_1_fu_436;
reg   [7:0] src_kernel_win_2_va_2_fu_440;
reg   [7:0] src_kernel_win_2_va_3_fu_444;
reg   [7:0] src_kernel_win_2_va_4_fu_448;
reg   [7:0] src_kernel_win_2_va_5_fu_452;
reg   [7:0] src_kernel_win_2_va_6_fu_456;
wire   [7:0] p_src_kernel_win_val_53_fu_2809_p3;
reg   [7:0] src_kernel_win_2_va_7_fu_460;
reg   [7:0] src_kernel_win_2_va_8_fu_464;
reg   [7:0] src_kernel_win_2_va_9_fu_468;
reg   [7:0] src_kernel_win_2_va_10_fu_472;
wire   [7:0] p_src_kernel_win_val_49_fu_2802_p3;
reg   [7:0] src_kernel_win_2_va_11_fu_476;
reg   [7:0] src_kernel_win_2_va_12_fu_480;
reg   [7:0] src_kernel_win_2_va_13_fu_484;
reg   [7:0] src_kernel_win_2_va_14_fu_488;
wire   [7:0] p_src_kernel_win_val_45_fu_2781_p3;
reg   [7:0] src_kernel_win_2_va_15_fu_492;
reg   [7:0] src_kernel_win_2_va_16_fu_496;
reg   [7:0] src_kernel_win_2_va_17_fu_500;
wire   [7:0] p_src_kernel_win_val_42_fu_1947_p3;
reg   [7:0] src_kernel_win_2_va_18_fu_504;
wire   [7:0] p_src_kernel_win_val_41_fu_1457_p3;
reg   [7:0] src_kernel_win_2_va_19_fu_508;
reg   [7:0] src_kernel_win_0_va_20_fu_512;
wire   [7:0] col_buf_val_0_0_0_3_fu_1542_p3;
reg   [7:0] src_kernel_win_1_va_20_fu_516;
wire   [7:0] col_buf_val_1_0_0_3_fu_1644_p3;
reg   [7:0] src_kernel_win_2_va_20_fu_520;
wire   [7:0] col_buf_val_2_0_0_3_fu_1746_p3;
wire   [6:0] tmp_fu_1194_p4;
wire   [6:0] tmp_31_fu_1233_p4;
wire   [0:0] icmp1_fu_1243_p2;
wire   [7:0] p_src_kernel_win_val_s_fu_1276_p3;
wire   [7:0] p_src_kernel_win_val_19_fu_1302_p3;
wire   [7:0] p_src_kernel_win_val_39_fu_1328_p3;
wire  signed [6:0] r_V_2_0_0_1_fu_1391_p0;
wire   [7:0] r_V_2_0_0_1_fu_1391_p1;
wire   [7:0] p_src_kernel_win_val_11_fu_1374_p3;
wire  signed [6:0] r_V_2_1_0_1_fu_1441_p0;
wire   [7:0] r_V_2_1_0_1_fu_1441_p1;
wire   [7:0] p_src_kernel_win_val_31_fu_1424_p3;
wire  signed [6:0] r_V_2_2_0_1_fu_1467_p0;
wire   [7:0] r_V_2_2_0_1_fu_1467_p1;
wire   [7:0] p_src_kernel_win_val_4_fu_1580_p3;
wire   [7:0] tmp_103_0_4_1_cast_c_fu_1615_p0;
wire   [7:0] tmp_103_0_4_1_cast_c_fu_1615_p1;
wire   [7:0] p_src_kernel_win_val_23_fu_1675_p3;
wire   [7:0] tmp_103_1_4_1_cast_c_fu_1714_p0;
wire   [7:0] tmp_103_1_4_1_cast_c_fu_1714_p1;
wire   [7:0] p_src_kernel_win_val_43_fu_1767_p3;
wire   [7:0] p_src_kernel_win_val_51_fu_1774_p3;
wire   [11:0] p_shl1_fu_1847_p3;
wire   [12:0] p_shl1_cast_fu_1855_p1;
wire  signed [12:0] r_V_2_0_0_4_fu_1859_p2;
wire  signed [7:0] r_V_2_0_4_3_fu_1884_p0;
wire   [7:0] r_V_2_0_4_3_fu_1884_p1;
wire  signed [7:0] r_V_2_1_4_3_fu_1936_p0;
wire   [7:0] r_V_2_1_4_3_fu_1936_p1;
wire   [7:0] tmp_103_2_4_1_cast_c_fu_1975_p0;
wire   [7:0] tmp_103_2_4_1_cast_c_fu_1975_p1;
wire   [7:0] r_V_2_0_2_fu_2110_p0;
wire   [7:0] r_V_2_0_2_fu_2110_p1;
wire   [14:0] p_shl4_fu_2115_p3;
wire   [15:0] p_shl4_cast_fu_2122_p1;
wire   [15:0] r_V_2_0_3_1_fu_2126_p2;
wire   [14:0] p_shl_fu_2140_p3;
wire   [15:0] p_shl_cast_fu_2147_p1;
wire   [15:0] r_V_2_0_3_3_fu_2151_p2;
wire  signed [16:0] tmp_103_0_3_3_cast_c_fu_2157_p1;
wire  signed [16:0] tmp_103_0_3_1_cast_c_fu_2132_p1;
wire   [11:0] p_shl5_fu_2200_p3;
wire   [12:0] p_shl5_cast_fu_2208_p1;
wire  signed [12:0] r_V_2_1_0_4_fu_2212_p2;
wire  signed [17:0] tmp53_cast_fu_2391_p1;
wire  signed [17:0] tmp54_cast_fu_2394_p1;
wire   [11:0] r_V_2_0_4_fu_2403_p3;
wire  signed [17:0] tmp71_cast_fu_2477_p1;
wire  signed [17:0] tmp72_cast_fu_2480_p1;
wire   [7:0] r_V_2_1_2_fu_2496_p0;
wire   [7:0] r_V_2_1_2_fu_2496_p1;
wire   [14:0] p_shl8_fu_2501_p3;
wire   [15:0] p_shl8_cast_fu_2508_p1;
wire   [15:0] r_V_2_1_3_1_fu_2512_p2;
wire   [14:0] p_shl9_fu_2526_p3;
wire   [15:0] p_shl9_cast_fu_2533_p1;
wire   [15:0] r_V_2_1_3_3_fu_2537_p2;
wire  signed [16:0] tmp_103_1_3_3_cast_c_fu_2543_p1;
wire  signed [16:0] tmp_103_1_3_1_cast_c_fu_2518_p1;
wire   [11:0] p_shl10_fu_2576_p3;
wire   [12:0] p_shl10_cast_fu_2584_p1;
wire  signed [12:0] r_V_2_2_0_4_fu_2588_p2;
wire   [7:0] r_V_2_2_2_fu_2605_p0;
wire   [7:0] r_V_2_2_2_fu_2605_p1;
wire   [14:0] p_shl2_fu_2692_p3;
wire   [15:0] p_shl2_cast_fu_2699_p1;
wire   [15:0] r_V_2_0_1_1_fu_2703_p2;
wire   [14:0] p_shl3_fu_2713_p3;
wire   [15:0] p_shl3_cast_fu_2720_p1;
wire   [15:0] r_V_2_0_1_3_fu_2724_p2;
wire  signed [16:0] tmp_103_0_1_3_cast_c_fu_2730_p1;
wire  signed [16:0] tmp_103_0_1_1_cast_c_fu_2709_p1;
wire   [11:0] r_V_2_1_4_fu_2749_p3;
wire  signed [17:0] tmp89_cast_fu_2823_p1;
wire  signed [17:0] tmp90_cast_fu_2826_p1;
wire   [14:0] p_shl13_fu_2839_p3;
wire   [15:0] p_shl13_cast_fu_2846_p1;
wire   [15:0] r_V_2_2_3_1_fu_2850_p2;
wire   [14:0] p_shl14_fu_2864_p3;
wire   [15:0] p_shl14_cast_fu_2871_p1;
wire   [15:0] r_V_2_2_3_3_fu_2875_p2;
wire  signed [16:0] tmp_103_2_3_3_cast_c_fu_2881_p1;
wire  signed [16:0] tmp_103_2_3_1_cast_c_fu_2856_p1;
wire  signed [7:0] r_V_2_2_4_3_fu_2894_p0;
wire   [7:0] r_V_2_2_4_3_fu_2894_p1;
wire  signed [18:0] sum_V_0_1_cast_fu_2941_p1;
wire  signed [18:0] tmp56_cast_fu_2944_p1;
wire   [18:0] tmp13_fu_2947_p2;
wire  signed [18:0] tmp57_cast_fu_2953_p1;
wire   [16:0] tmp64_cast_fu_2962_p1;
wire  signed [16:0] tmp66_cast_fu_2965_p1;
wire   [14:0] p_shl6_fu_2974_p3;
wire   [15:0] p_shl6_cast_fu_2981_p1;
wire   [15:0] r_V_2_1_1_1_fu_2985_p2;
wire   [14:0] p_shl7_fu_2995_p3;
wire   [15:0] p_shl7_cast_fu_3002_p1;
wire   [15:0] r_V_2_1_1_3_fu_3006_p2;
wire  signed [16:0] tmp_103_1_1_3_cast_c_fu_3012_p1;
wire  signed [16:0] tmp_103_1_1_1_cast_c_fu_2991_p1;
wire   [11:0] r_V_2_2_4_fu_3031_p3;
wire  signed [18:0] sum_V_1_1_cast_fu_3045_p1;
wire  signed [18:0] tmp74_cast_fu_3048_p1;
wire   [18:0] tmp35_fu_3051_p2;
wire  signed [18:0] tmp75_cast_fu_3057_p1;
wire   [16:0] tmp82_cast_fu_3066_p1;
wire  signed [16:0] tmp84_cast_fu_3069_p1;
wire   [14:0] p_shl11_fu_3078_p3;
wire   [15:0] p_shl11_cast_fu_3085_p1;
wire   [15:0] r_V_2_2_1_1_fu_3089_p2;
wire   [14:0] p_shl12_fu_3099_p3;
wire   [15:0] p_shl12_cast_fu_3106_p1;
wire   [15:0] r_V_2_2_1_3_fu_3110_p2;
wire  signed [16:0] tmp_103_2_1_3_cast_c_fu_3116_p1;
wire  signed [16:0] tmp_103_2_1_1_cast_c_fu_3095_p1;
wire  signed [18:0] tmp61_cast_fu_3135_p1;
(* use_dsp48 = "no" *) wire   [18:0] tmp23_fu_3138_p2;
wire  signed [19:0] tmp59_cast_fu_3143_p1;
wire  signed [19:0] tmp63_cast_fu_3147_p1;
wire  signed [18:0] sum_V_2_1_cast_fu_3162_p1;
wire  signed [18:0] tmp92_cast_fu_3165_p1;
wire   [18:0] tmp53_fu_3168_p2;
wire  signed [18:0] tmp93_cast_fu_3174_p1;
wire   [16:0] tmp100_cast_fu_3183_p1;
wire  signed [16:0] tmp102_cast_fu_3186_p1;
wire  signed [18:0] tmp79_cast_fu_3195_p1;
(* use_dsp48 = "no" *) wire   [18:0] tmp41_fu_3198_p2;
wire  signed [19:0] tmp77_cast_fu_3203_p1;
wire  signed [19:0] tmp81_cast_fu_3207_p1;
wire  signed [18:0] tmp97_cast_fu_3219_p1;
(* use_dsp48 = "no" *) wire   [18:0] tmp59_fu_3222_p2;
wire  signed [19:0] tmp95_cast_fu_3227_p1;
wire  signed [19:0] tmp99_cast_fu_3231_p1;
wire  signed [19:0] tmp70_cast_fu_3240_p1;
(* use_dsp48 = "no" *) wire   [19:0] p_Val2_s_fu_3243_p2;
wire   [0:0] tmp_35_fu_3274_p3;
wire   [7:0] tmp_2_i_cast_i_fu_3282_p1;
wire   [7:0] p_Val2_1_fu_3256_p4;
wire   [0:0] tmp_36_fu_3292_p3;
wire   [0:0] p_Result_1_fu_3266_p3;
wire   [0:0] rev_fu_3300_p2;
wire   [7:0] tmp_21_fu_3312_p4;
wire  signed [19:0] tmp88_cast_fu_3334_p1;
(* use_dsp48 = "no" *) wire   [19:0] p_Val2_4_fu_3337_p2;
wire   [0:0] tmp_51_fu_3368_p3;
wire   [7:0] tmp_2_i_cast_i7_fu_3376_p1;
wire   [7:0] p_Val2_5_fu_3350_p4;
wire   [0:0] tmp_52_fu_3386_p3;
wire   [0:0] p_Result_3_fu_3360_p3;
wire   [0:0] rev1_fu_3394_p2;
wire   [7:0] tmp_24_fu_3406_p4;
wire   [0:0] phitmp_demorgan_i_i_fu_3433_p2;
wire   [0:0] phitmp_i_i_fu_3437_p2;
wire   [0:0] deleted_zeros_fu_3428_p3;
wire   [0:0] p_110_demorgan_i_i_fu_3448_p2;
wire   [0:0] p_Result_not_i_fu_3459_p2;
wire   [0:0] p_not_i_i_fu_3464_p2;
wire   [0:0] overflow_fu_3453_p2;
wire   [0:0] brmerge_not_i_i_fu_3470_p2;
wire   [0:0] neg_src_5_fu_3443_p2;
wire   [0:0] brmerge_i_i_fu_3476_p2;
wire   [7:0] p_mux_i_i_fu_3482_p3;
wire   [7:0] p_i_i_fu_3489_p3;
wire   [0:0] phitmp_demorgan_i_i_1_fu_3509_p2;
wire   [0:0] phitmp_i_i1_fu_3513_p2;
wire   [0:0] deleted_zeros_1_fu_3504_p3;
wire   [0:0] p_110_demorgan_i_i1_fu_3524_p2;
wire   [0:0] p_Result_not_i1_fu_3535_p2;
wire   [0:0] p_not_i_i1_fu_3540_p2;
wire   [0:0] overflow_1_fu_3529_p2;
wire   [0:0] brmerge_not_i_i1_fu_3546_p2;
wire   [0:0] neg_src_6_fu_3519_p2;
wire   [0:0] brmerge_i_i1_fu_3552_p2;
wire   [7:0] p_mux_i_i1_fu_3558_p3;
wire   [7:0] p_i_i1_fu_3565_p3;
wire  signed [19:0] tmp106_cast_fu_3580_p1;
(* use_dsp48 = "no" *) wire   [19:0] p_Val2_8_fu_3583_p2;
wire   [0:0] tmp_69_fu_3614_p3;
wire   [7:0] tmp_2_i_cast_i1_fu_3622_p1;
wire   [7:0] p_Val2_9_fu_3596_p4;
wire   [0:0] tmp_70_fu_3632_p3;
wire   [0:0] p_Result_5_fu_3606_p3;
wire   [0:0] rev2_fu_3640_p2;
wire   [7:0] tmp_27_fu_3652_p4;
wire   [0:0] phitmp_demorgan_i_i_2_fu_3679_p2;
wire   [0:0] phitmp_i_i2_fu_3683_p2;
wire   [0:0] deleted_zeros_2_fu_3674_p3;
wire   [0:0] p_110_demorgan_i_i2_fu_3694_p2;
wire   [0:0] p_Result_not_i2_fu_3705_p2;
wire   [0:0] p_not_i_i2_fu_3710_p2;
wire   [0:0] overflow_2_fu_3699_p2;
wire   [0:0] brmerge_not_i_i2_fu_3716_p2;
wire   [0:0] neg_src_fu_3689_p2;
wire   [0:0] brmerge_i_i2_fu_3722_p2;
wire   [7:0] p_mux_i_i2_fu_3728_p3;
wire   [7:0] p_i_i2_fu_3735_p3;
wire  signed [5:0] grp_fu_3750_p0;
wire   [7:0] grp_fu_3750_p1;
wire  signed [5:0] grp_fu_3757_p0;
wire   [7:0] grp_fu_3757_p1;
wire  signed [5:0] grp_fu_3764_p0;
wire   [7:0] grp_fu_3764_p1;
wire  signed [7:0] grp_fu_3771_p0;
wire   [7:0] grp_fu_3771_p1;
wire  signed [6:0] grp_fu_3778_p0;
wire   [7:0] grp_fu_3778_p1;
wire   [7:0] grp_fu_3785_p0;
wire   [7:0] grp_fu_3785_p1;
wire  signed [7:0] grp_fu_3791_p0;
wire   [7:0] grp_fu_3791_p1;
wire   [7:0] grp_fu_3798_p0;
wire   [7:0] grp_fu_3798_p1;
wire  signed [7:0] grp_fu_3804_p0;
wire   [7:0] grp_fu_3804_p1;
wire  signed [7:0] grp_fu_3811_p0;
wire   [7:0] grp_fu_3811_p1;
wire   [7:0] grp_fu_3817_p0;
wire   [7:0] grp_fu_3817_p1;
wire   [14:0] grp_fu_3817_p2;
wire  signed [6:0] grp_fu_3824_p0;
wire   [7:0] grp_fu_3824_p1;
wire  signed [7:0] grp_fu_3831_p0;
wire   [7:0] grp_fu_3831_p1;
wire   [7:0] grp_fu_3837_p0;
wire   [7:0] grp_fu_3837_p1;
wire   [14:0] grp_fu_3837_p2;
wire  signed [7:0] grp_fu_3844_p0;
wire   [7:0] grp_fu_3844_p1;
wire   [7:0] grp_fu_3850_p0;
wire   [7:0] grp_fu_3850_p1;
wire  signed [6:0] grp_fu_3856_p0;
wire   [7:0] grp_fu_3856_p1;
wire  signed [7:0] grp_fu_3862_p0;
wire   [7:0] grp_fu_3862_p1;
wire  signed [6:0] grp_fu_3869_p0;
wire   [7:0] grp_fu_3869_p1;
wire   [11:0] grp_fu_3869_p2;
wire  signed [5:0] grp_fu_3876_p0;
wire   [7:0] grp_fu_3876_p1;
wire  signed [6:0] grp_fu_3882_p0;
wire   [7:0] grp_fu_3882_p1;
wire   [7:0] grp_fu_3889_p0;
wire   [7:0] grp_fu_3889_p1;
wire   [14:0] grp_fu_3889_p2;
wire   [7:0] grp_fu_3896_p0;
wire   [7:0] grp_fu_3896_p1;
wire  signed [6:0] grp_fu_3903_p0;
wire   [7:0] grp_fu_3903_p1;
wire  signed [6:0] grp_fu_3910_p0;
wire   [7:0] grp_fu_3910_p1;
wire  signed [7:0] grp_fu_3916_p0;
wire   [7:0] grp_fu_3916_p1;
wire  signed [6:0] grp_fu_3923_p0;
wire   [7:0] grp_fu_3923_p1;
wire   [11:0] grp_fu_3923_p2;
wire  signed [5:0] grp_fu_3930_p0;
wire   [7:0] grp_fu_3930_p1;
wire   [7:0] grp_fu_3936_p0;
wire   [7:0] grp_fu_3936_p1;
wire  signed [6:0] grp_fu_3943_p0;
wire   [7:0] grp_fu_3943_p1;
wire  signed [6:0] grp_fu_3950_p0;
wire   [7:0] grp_fu_3950_p1;
wire  signed [7:0] grp_fu_3956_p0;
wire   [7:0] grp_fu_3956_p1;
wire  signed [6:0] grp_fu_3963_p0;
wire   [7:0] grp_fu_3963_p1;
wire   [11:0] grp_fu_3963_p2;
wire  signed [5:0] grp_fu_3970_p0;
wire   [7:0] grp_fu_3970_p1;
wire  signed [7:0] grp_fu_3976_p0;
wire   [7:0] grp_fu_3976_p1;
wire   [7:0] grp_fu_3982_p0;
wire   [7:0] grp_fu_3982_p1;
wire  signed [6:0] grp_fu_3989_p0;
wire   [7:0] grp_fu_3989_p1;
wire  signed [7:0] grp_fu_3996_p0;
wire   [7:0] grp_fu_3996_p1;
wire  signed [7:0] grp_fu_4002_p0;
wire   [7:0] grp_fu_4002_p1;
wire   [7:0] grp_fu_4008_p0;
wire   [7:0] grp_fu_4008_p1;
wire   [7:0] grp_fu_4014_p0;
wire   [7:0] grp_fu_4014_p1;
wire   [7:0] grp_fu_4020_p0;
wire   [7:0] grp_fu_4020_p1;
reg    grp_fu_3750_ce;
reg    grp_fu_3757_ce;
reg    grp_fu_3764_ce;
reg    grp_fu_3771_ce;
reg    grp_fu_3778_ce;
reg    grp_fu_3785_ce;
reg    grp_fu_3791_ce;
reg    grp_fu_3798_ce;
reg    grp_fu_3804_ce;
reg    grp_fu_3811_ce;
reg    grp_fu_3817_ce;
reg    grp_fu_3824_ce;
reg    grp_fu_3831_ce;
reg    grp_fu_3837_ce;
reg    grp_fu_3844_ce;
reg    grp_fu_3850_ce;
reg    grp_fu_3856_ce;
reg    grp_fu_3862_ce;
reg    grp_fu_3869_ce;
reg    grp_fu_3876_ce;
reg    grp_fu_3882_ce;
reg    grp_fu_3889_ce;
reg    grp_fu_3896_ce;
reg    grp_fu_3903_ce;
reg    grp_fu_3910_ce;
reg    grp_fu_3916_ce;
reg    grp_fu_3923_ce;
reg    grp_fu_3930_ce;
reg    grp_fu_3936_ce;
reg    grp_fu_3943_ce;
reg    grp_fu_3950_ce;
reg    grp_fu_3956_ce;
reg    grp_fu_3963_ce;
reg    grp_fu_3970_ce;
reg    grp_fu_3976_ce;
reg    grp_fu_3982_ce;
reg    grp_fu_3989_ce;
reg    grp_fu_3996_ce;
reg    grp_fu_4002_ce;
reg    grp_fu_4008_ce;
reg    grp_fu_4014_ce;
reg    grp_fu_4020_ce;
reg   [6:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [13:0] grp_fu_3750_p10;
wire   [13:0] grp_fu_3757_p10;
wire   [13:0] grp_fu_3764_p10;
wire   [15:0] grp_fu_3771_p10;
wire   [14:0] grp_fu_3778_p10;
wire   [14:0] grp_fu_3785_p10;
wire   [15:0] grp_fu_3791_p10;
wire   [14:0] grp_fu_3798_p10;
wire   [15:0] grp_fu_3804_p10;
wire   [15:0] grp_fu_3811_p10;
wire   [15:0] grp_fu_3817_p10;
wire   [15:0] grp_fu_3817_p20;
wire   [14:0] grp_fu_3824_p10;
wire   [15:0] grp_fu_3831_p10;
wire   [15:0] grp_fu_3837_p10;
wire   [15:0] grp_fu_3837_p20;
wire   [15:0] grp_fu_3844_p10;
wire   [14:0] grp_fu_3850_p10;
wire   [14:0] grp_fu_3856_p10;
wire   [15:0] grp_fu_3862_p10;
wire   [14:0] grp_fu_3869_p10;
wire   [14:0] grp_fu_3869_p20;
wire   [13:0] grp_fu_3876_p10;
wire   [14:0] grp_fu_3882_p10;
wire   [15:0] grp_fu_3889_p10;
wire   [15:0] grp_fu_3889_p20;
wire   [15:0] grp_fu_3896_p10;
wire   [14:0] grp_fu_3903_p10;
wire   [14:0] grp_fu_3910_p10;
wire   [15:0] grp_fu_3916_p10;
wire   [14:0] grp_fu_3923_p10;
wire   [14:0] grp_fu_3923_p20;
wire   [13:0] grp_fu_3930_p10;
wire   [15:0] grp_fu_3936_p10;
wire   [14:0] grp_fu_3943_p10;
wire   [14:0] grp_fu_3950_p10;
wire   [15:0] grp_fu_3956_p10;
wire   [14:0] grp_fu_3963_p10;
wire   [14:0] grp_fu_3963_p20;
wire   [13:0] grp_fu_3970_p10;
wire   [15:0] grp_fu_3976_p10;
wire   [15:0] grp_fu_3982_p10;
wire   [14:0] grp_fu_3989_p10;
wire   [15:0] grp_fu_3996_p10;
wire   [15:0] grp_fu_4002_p10;
wire   [15:0] grp_fu_4008_p10;
wire   [15:0] grp_fu_4014_p10;
wire   [15:0] grp_fu_4020_p10;
wire   [14:0] r_V_2_0_0_1_fu_1391_p10;
wire   [15:0] r_V_2_0_2_fu_2110_p10;
wire   [15:0] r_V_2_0_4_3_fu_1884_p10;
wire   [14:0] r_V_2_1_0_1_fu_1441_p10;
wire   [15:0] r_V_2_1_2_fu_2496_p10;
wire   [15:0] r_V_2_1_4_3_fu_1936_p10;
wire   [14:0] r_V_2_2_0_1_fu_1467_p10;
wire   [15:0] r_V_2_2_2_fu_2605_p10;
wire   [15:0] r_V_2_2_4_3_fu_2894_p10;
wire   [14:0] tmp_103_0_4_1_cast_c_fu_1615_p10;
wire   [14:0] tmp_103_1_4_1_cast_c_fu_1714_p10;
wire   [14:0] tmp_103_2_4_1_cast_c_fu_1975_p10;
reg    ap_condition_457;
reg    ap_condition_1272;
reg    ap_condition_3296;
reg    ap_condition_3300;
reg    ap_condition_3303;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_0_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_0_address0),
    .ce0(k_buf_0_val_0_ce0),
    .we0(k_buf_0_val_0_we0),
    .d0(ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4),
    .q0(k_buf_0_val_0_q0),
    .address1(k_buf_0_val_0_addr_reg_4771),
    .ce1(k_buf_0_val_0_ce1),
    .we1(k_buf_0_val_0_we1),
    .d1(col_buf_0_val_0_0_1_reg_5011)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_0_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_1_address0),
    .ce0(k_buf_0_val_1_ce0),
    .we0(k_buf_0_val_1_we0),
    .d0(k_buf_0_val_1_d0),
    .q0(k_buf_0_val_1_q0)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_0_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_2_address0),
    .ce0(k_buf_0_val_2_ce0),
    .we0(k_buf_0_val_2_we0),
    .d0(k_buf_0_val_2_d0),
    .q0(k_buf_0_val_2_q0)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .we0(k_buf_0_val_3_we0),
    .d0(k_buf_0_val_3_d0),
    .q0(k_buf_0_val_3_q0)
);

Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_1_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_0_address0),
    .ce0(k_buf_1_val_0_ce0),
    .we0(k_buf_1_val_0_we0),
    .d0(col_buf_1_val_0_0_1_reg_5219),
    .q0(k_buf_1_val_0_q0),
    .address1(k_buf_1_val_0_addr_reg_4803),
    .ce1(k_buf_1_val_0_ce1),
    .we1(k_buf_1_val_0_we1),
    .d1(ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_1_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_1_address0),
    .ce0(k_buf_1_val_1_ce0),
    .we0(k_buf_1_val_1_we0),
    .d0(k_buf_1_val_1_d0),
    .q0(k_buf_1_val_1_q0)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_1_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_2_address0),
    .ce0(k_buf_1_val_2_ce0),
    .we0(k_buf_1_val_2_we0),
    .d0(k_buf_1_val_2_d0),
    .q0(k_buf_1_val_2_q0)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_1_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_3_address0),
    .ce0(k_buf_1_val_3_ce0),
    .we0(k_buf_1_val_3_we0),
    .d0(k_buf_1_val_3_d0),
    .q0(k_buf_1_val_3_q0)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_2_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_0_address0),
    .ce0(k_buf_2_val_0_ce0),
    .we0(k_buf_2_val_0_we0),
    .d0(k_buf_2_val_0_d0),
    .q0(k_buf_2_val_0_q0)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_2_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_1_address0),
    .ce0(k_buf_2_val_1_ce0),
    .we0(k_buf_2_val_1_we0),
    .d0(k_buf_2_val_1_d0),
    .q0(k_buf_2_val_1_q0)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_2_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_2_address0),
    .ce0(k_buf_2_val_2_ce0),
    .we0(k_buf_2_val_2_we0),
    .d0(k_buf_2_val_2_d0),
    .q0(k_buf_2_val_2_q0)
);

Filter2D_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 220 ),
    .AddressWidth( 8 ))
k_buf_2_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_3_address0),
    .ce0(k_buf_2_val_3_ce0),
    .we0(k_buf_2_val_3_we0),
    .d0(k_buf_2_val_3_d0),
    .q0(k_buf_2_val_3_q0)
);

image_filter_mac_muladd_6s_8ns_15s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_6s_8ns_15s_16_3_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3750_p0),
    .din1(grp_fu_3750_p1),
    .din2(r_V_2_0_0_1_reg_4885),
    .ce(grp_fu_3750_ce),
    .dout(grp_fu_3750_p3)
);

image_filter_mac_muladd_6s_8ns_15s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_6s_8ns_15s_16_3_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3757_p0),
    .din1(grp_fu_3757_p1),
    .din2(r_V_2_1_0_1_reg_4934),
    .ce(grp_fu_3757_ce),
    .dout(grp_fu_3757_p3)
);

image_filter_mac_muladd_6s_8ns_15s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_6s_8ns_15s_16_3_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3764_p0),
    .din1(grp_fu_3764_p1),
    .din2(r_V_2_2_0_1_reg_4972),
    .ce(grp_fu_3764_ce),
    .dout(grp_fu_3764_p3)
);

image_filter_mac_muladd_8s_8ns_16s_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
image_filter_mac_muladd_8s_8ns_16s_17_3_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3771_p0),
    .din1(grp_fu_3771_p1),
    .din2(sum_V_0_0_1_reg_5028),
    .ce(grp_fu_3771_ce),
    .dout(grp_fu_3771_p3)
);

image_filter_mac_muladd_7s_8ns_13s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_7s_8ns_13s_16_3_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3778_p0),
    .din1(grp_fu_3778_p1),
    .din2(r_V_2_0_0_4_fu_1859_p2),
    .ce(grp_fu_3778_ce),
    .dout(grp_fu_3778_p3)
);

image_filter_mac_muladd_8ns_8ns_15ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
image_filter_mac_muladd_8ns_8ns_15ns_15_3_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3785_p0),
    .din1(grp_fu_3785_p1),
    .din2(tmp_103_0_4_1_cast_c_reg_5043),
    .ce(grp_fu_3785_ce),
    .dout(grp_fu_3785_p3)
);

image_filter_mac_muladd_8s_8ns_16s_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
image_filter_mac_muladd_8s_8ns_16s_17_3_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3791_p0),
    .din1(grp_fu_3791_p1),
    .din2(sum_V_1_0_1_reg_5088),
    .ce(grp_fu_3791_ce),
    .dout(grp_fu_3791_p3)
);

image_filter_mac_muladd_8ns_8ns_15ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
image_filter_mac_muladd_8ns_8ns_15ns_15_3_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3798_p0),
    .din1(grp_fu_3798_p1),
    .din2(tmp_103_1_4_1_cast_c_reg_5108),
    .ce(grp_fu_3798_ce),
    .dout(grp_fu_3798_p3)
);

image_filter_mac_muladd_8s_8ns_16s_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
image_filter_mac_muladd_8s_8ns_16s_17_3_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3804_p0),
    .din1(grp_fu_3804_p1),
    .din2(sum_V_2_0_1_reg_5143),
    .ce(grp_fu_3804_ce),
    .dout(grp_fu_3804_p3)
);

image_filter_mac_muladd_8s_8ns_17s_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
image_filter_mac_muladd_8s_8ns_17s_17_3_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3811_p0),
    .din1(grp_fu_3811_p1),
    .din2(sum_V_0_0_2_reg_5179),
    .ce(grp_fu_3811_ce),
    .dout(grp_fu_3811_p3)
);

image_filter_mac_muladd_8ns_8ns_15ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_8ns_8ns_15ns_16_3_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3817_p0),
    .din1(grp_fu_3817_p1),
    .din2(grp_fu_3817_p2),
    .ce(grp_fu_3817_ce),
    .dout(grp_fu_3817_p3)
);

image_filter_mac_muladd_7s_8ns_13s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_7s_8ns_13s_16_3_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3824_p0),
    .din1(grp_fu_3824_p1),
    .din2(r_V_2_1_0_4_fu_2212_p2),
    .ce(grp_fu_3824_ce),
    .dout(grp_fu_3824_p3)
);

image_filter_mac_muladd_8s_8ns_17s_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
image_filter_mac_muladd_8s_8ns_17s_17_3_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3831_p0),
    .din1(grp_fu_3831_p1),
    .din2(sum_V_1_0_2_reg_5235),
    .ce(grp_fu_3831_ce),
    .dout(grp_fu_3831_p3)
);

image_filter_mac_muladd_8ns_8ns_15ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_8ns_8ns_15ns_16_3_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3837_p0),
    .din1(grp_fu_3837_p1),
    .din2(grp_fu_3837_p2),
    .ce(grp_fu_3837_ce),
    .dout(grp_fu_3837_p3)
);

image_filter_mac_muladd_8s_8ns_17s_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
image_filter_mac_muladd_8s_8ns_17s_17_3_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3844_p0),
    .din1(grp_fu_3844_p1),
    .din2(sum_V_2_0_2_reg_5260),
    .ce(grp_fu_3844_ce),
    .dout(grp_fu_3844_p3)
);

image_filter_mac_muladd_8ns_8ns_15ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
image_filter_mac_muladd_8ns_8ns_15ns_15_3_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3850_p0),
    .din1(grp_fu_3850_p1),
    .din2(tmp_103_2_4_1_cast_c_reg_5275),
    .ce(grp_fu_3850_ce),
    .dout(grp_fu_3850_p3)
);

image_filter_mac_muladd_7s_8ns_16ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_7s_8ns_16ns_16_3_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3856_p0),
    .din1(grp_fu_3856_p1),
    .din2(r_V_2_0_2_reg_5310),
    .ce(grp_fu_3856_ce),
    .dout(grp_fu_3856_p3)
);

image_filter_mac_muladd_8s_8ns_17s_18_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
image_filter_mac_muladd_8s_8ns_17s_18_3_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3862_p0),
    .din1(grp_fu_3862_p1),
    .din2(tmp21_reg_5320),
    .ce(grp_fu_3862_ce),
    .dout(grp_fu_3862_p3)
);

image_filter_mac_muladd_7s_8ns_12ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
image_filter_mac_muladd_7s_8ns_12ns_15_3_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3869_p0),
    .din1(grp_fu_3869_p1),
    .din2(grp_fu_3869_p2),
    .ce(grp_fu_3869_ce),
    .dout(grp_fu_3869_p3)
);

image_filter_mac_muladd_6s_8ns_16ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_6s_8ns_16ns_16_3_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3876_p0),
    .din1(grp_fu_3876_p1),
    .din2(r_V_2_0_4_3_reg_5209),
    .ce(grp_fu_3876_ce),
    .dout(grp_fu_3876_p3)
);

image_filter_mac_muladd_7s_8ns_13s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_7s_8ns_13s_16_3_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3882_p0),
    .din1(grp_fu_3882_p1),
    .din2(r_V_2_2_0_4_fu_2588_p2),
    .ce(grp_fu_3882_ce),
    .dout(grp_fu_3882_p3)
);

image_filter_mac_muladd_8ns_8ns_15ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_8ns_8ns_15ns_16_3_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3889_p0),
    .din1(grp_fu_3889_p1),
    .din2(grp_fu_3889_p2),
    .ce(grp_fu_3889_ce),
    .dout(grp_fu_3889_p3)
);

image_filter_mac_muladd_8ns_8ns_16s_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
image_filter_mac_muladd_8ns_8ns_16s_17_3_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3896_p0),
    .din1(grp_fu_3896_p1),
    .din2(tmp14_reg_5421),
    .ce(grp_fu_3896_ce),
    .dout(grp_fu_3896_p3)
);

image_filter_mac_muladd_7s_8ns_15s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_7s_8ns_15s_16_3_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3903_p0),
    .din1(grp_fu_3903_p1),
    .din2(tmp26_reg_5431),
    .ce(grp_fu_3903_ce),
    .dout(grp_fu_3903_p3)
);

image_filter_mac_muladd_7s_8ns_16ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_7s_8ns_16ns_16_3_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3910_p0),
    .din1(grp_fu_3910_p1),
    .din2(r_V_2_1_2_reg_5466),
    .ce(grp_fu_3910_ce),
    .dout(grp_fu_3910_p3)
);

image_filter_mac_muladd_8s_8ns_17s_18_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
image_filter_mac_muladd_8s_8ns_17s_18_3_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3916_p0),
    .din1(grp_fu_3916_p1),
    .din2(tmp39_reg_5476),
    .ce(grp_fu_3916_ce),
    .dout(grp_fu_3916_p3)
);

image_filter_mac_muladd_7s_8ns_12ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
image_filter_mac_muladd_7s_8ns_12ns_15_3_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3923_p0),
    .din1(grp_fu_3923_p1),
    .din2(grp_fu_3923_p2),
    .ce(grp_fu_3923_ce),
    .dout(grp_fu_3923_p3)
);

image_filter_mac_muladd_6s_8ns_16ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_6s_8ns_16ns_16_3_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3930_p0),
    .din1(grp_fu_3930_p1),
    .din2(r_V_2_1_4_3_reg_5245),
    .ce(grp_fu_3930_ce),
    .dout(grp_fu_3930_p3)
);

image_filter_mac_muladd_8ns_8ns_16s_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
image_filter_mac_muladd_8ns_8ns_16s_17_3_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3936_p0),
    .din1(grp_fu_3936_p1),
    .din2(tmp36_reg_5547),
    .ce(grp_fu_3936_ce),
    .dout(grp_fu_3936_p3)
);

image_filter_mac_muladd_7s_8ns_15s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_7s_8ns_15s_16_3_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3943_p0),
    .din1(grp_fu_3943_p1),
    .din2(tmp44_reg_5557),
    .ce(grp_fu_3943_ce),
    .dout(grp_fu_3943_p3)
);

image_filter_mac_muladd_7s_8ns_16ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_7s_8ns_16ns_16_3_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3950_p0),
    .din1(grp_fu_3950_p1),
    .din2(r_V_2_2_2_reg_5502),
    .ce(grp_fu_3950_ce),
    .dout(grp_fu_3950_p3)
);

image_filter_mac_muladd_8s_8ns_17s_18_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
image_filter_mac_muladd_8s_8ns_17s_18_3_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3956_p0),
    .din1(grp_fu_3956_p1),
    .din2(tmp57_reg_5597),
    .ce(grp_fu_3956_ce),
    .dout(grp_fu_3956_p3)
);

image_filter_mac_muladd_7s_8ns_12ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
image_filter_mac_muladd_7s_8ns_12ns_15_3_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3963_p0),
    .din1(grp_fu_3963_p1),
    .din2(grp_fu_3963_p2),
    .ce(grp_fu_3963_ce),
    .dout(grp_fu_3963_p3)
);

image_filter_mac_muladd_6s_8ns_16ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_6s_8ns_16ns_16_3_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3970_p0),
    .din1(grp_fu_3970_p1),
    .din2(r_V_2_2_4_3_reg_5602),
    .ce(grp_fu_3970_ce),
    .dout(grp_fu_3970_p3)
);

image_filter_mac_muladd_8s_8ns_19ns_19_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
image_filter_mac_muladd_8s_8ns_19ns_19_3_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3976_p0),
    .din1(grp_fu_3976_p1),
    .din2(sum_V_0_2_reg_5607),
    .ce(grp_fu_3976_ce),
    .dout(grp_fu_3976_p3)
);

image_filter_mac_muladd_8ns_8ns_16s_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
image_filter_mac_muladd_8ns_8ns_16s_17_3_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3982_p0),
    .din1(grp_fu_3982_p1),
    .din2(tmp54_reg_5637),
    .ce(grp_fu_3982_ce),
    .dout(grp_fu_3982_p3)
);

image_filter_mac_muladd_7s_8ns_15s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
image_filter_mac_muladd_7s_8ns_15s_16_3_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3989_p0),
    .din1(grp_fu_3989_p1),
    .din2(tmp62_reg_5647),
    .ce(grp_fu_3989_ce),
    .dout(grp_fu_3989_p3)
);

image_filter_mac_muladd_8s_8ns_19ns_19_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
image_filter_mac_muladd_8s_8ns_19ns_19_3_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3996_p0),
    .din1(grp_fu_3996_p1),
    .din2(sum_V_1_2_reg_5662),
    .ce(grp_fu_3996_ce),
    .dout(grp_fu_3996_p3)
);

image_filter_mac_muladd_8s_8ns_19ns_19_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
image_filter_mac_muladd_8s_8ns_19ns_19_3_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4002_p0),
    .din1(grp_fu_4002_p1),
    .din2(sum_V_2_2_reg_5712),
    .ce(grp_fu_4002_ce),
    .dout(grp_fu_4002_p3)
);

image_filter_mac_muladd_8ns_8ns_20ns_20_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
image_filter_mac_muladd_8ns_8ns_20ns_20_3_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4008_p0),
    .din1(grp_fu_4008_p1),
    .din2(sum_V_0_4_1_reg_5692),
    .ce(grp_fu_4008_ce),
    .dout(grp_fu_4008_p3)
);

image_filter_mac_muladd_8ns_8ns_20ns_20_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
image_filter_mac_muladd_8ns_8ns_20ns_20_3_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4014_p0),
    .din1(grp_fu_4014_p1),
    .din2(sum_V_1_4_1_reg_5722),
    .ce(grp_fu_4014_ce),
    .dout(grp_fu_4014_p3)
);

image_filter_mac_muladd_8ns_8ns_20ns_20_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
image_filter_mac_muladd_8ns_8ns_20ns_20_3_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4020_p0),
    .din1(grp_fu_4020_p1),
    .din2(sum_V_2_4_1_reg_5747),
    .ce(grp_fu_4020_ce),
    .dout(grp_fu_4020_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_condition_pp0_exit_iter0_state6))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond450_i_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state6)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state6);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((exitcond450_i_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_457)) begin
        if (((or_cond_i_reg_4690 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943 <= p_src_data_stream_1_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943 <= ap_phi_reg_pp0_iter0_col_buf_1_val_0_0_reg_943;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_4690 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021 <= p_src_data_stream_2_V_dout;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021 <= ap_phi_reg_pp0_iter0_col_buf_2_val_0_0_reg_1021;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008 <= col_buf_1_val_0_0_1_fu_1893_p3;
    end else if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008 <= ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008 <= ap_phi_reg_pp0_iter0_p_0_6_i_1_reg_1008;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_0_6_i_reg_930 <= col_buf_0_val_0_0_1_fu_1554_p3;
    end else if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_p_0_6_i_reg_930 <= ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_0_6_i_reg_930 <= ap_phi_reg_pp0_iter0_p_0_6_i_reg_930;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877 <= col_buf_val_0_0_4_1_fu_1518_p3;
    end else if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_21_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890 <= col_buf_val_0_0_3_1_fu_1524_p3;
    end else if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_22_reg_890;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904 <= col_buf_val_0_0_2_1_fu_1530_p3;
    end else if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_23_reg_904;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917 <= col_buf_val_0_0_1_1_fu_1536_p3;
    end else if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_24_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955 <= col_buf_val_1_0_4_1_reg_5053;
    end else if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955 <= ap_phi_reg_pp0_iter0_src_kernel_win_1_va_21_reg_955;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968 <= col_buf_val_1_0_3_1_reg_5059;
    end else if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968 <= ap_phi_reg_pp0_iter0_src_kernel_win_1_va_22_reg_968;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982 <= col_buf_val_1_0_2_1_reg_5065;
    end else if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982 <= ap_phi_reg_pp0_iter0_src_kernel_win_1_va_23_reg_982;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995 <= col_buf_val_1_0_1_1_reg_5071;
    end else if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995 <= ap_phi_reg_pp0_iter0_src_kernel_win_1_va_24_reg_995;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671_pp0_iter1_reg == 1'd0) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045 <= col_buf_val_2_0_4_1_reg_5113;
    end else if (((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045 <= ap_phi_reg_pp0_iter0_src_kernel_win_2_va_21_reg_1045;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671_pp0_iter1_reg == 1'd0) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058 <= col_buf_val_2_0_3_1_reg_5119;
    end else if (((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058 <= ap_phi_reg_pp0_iter0_src_kernel_win_2_va_22_reg_1058;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671_pp0_iter1_reg == 1'd0) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072 <= col_buf_val_2_0_2_1_reg_5125;
    end else if (((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072 <= ap_phi_reg_pp0_iter0_src_kernel_win_2_va_23_reg_1072;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_8_reg_4671_pp0_iter1_reg == 1'd0) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085 <= col_buf_val_2_0_1_1_reg_5131;
    end else if (((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085 <= ap_phi_reg_pp0_iter0_src_kernel_win_2_va_24_reg_1085;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1272)) begin
        if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1))) begin
            src_kernel_win_0_va_20_fu_512 <= ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4;
        end else if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0))) begin
            src_kernel_win_0_va_20_fu_512 <= col_buf_0_val_0_0_1_fu_1554_p3;
        end else if ((tmp_8_reg_4671 == 1'd0)) begin
            src_kernel_win_0_va_20_fu_512 <= col_buf_val_0_0_0_3_fu_1542_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((exitcond449_i_reg_4667 == 1'd0)) begin
        if ((1'b1 == ap_condition_3303)) begin
            src_kernel_win_1_va_20_fu_516 <= ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4;
        end else if ((1'b1 == ap_condition_3300)) begin
            src_kernel_win_1_va_20_fu_516 <= col_buf_1_val_0_0_1_fu_1893_p3;
        end else if ((1'b1 == ap_condition_3296)) begin
            src_kernel_win_1_va_20_fu_516 <= col_buf_val_1_0_0_3_fu_1644_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        src_kernel_win_2_va_20_fu_520 <= ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4;
    end else if (((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        src_kernel_win_2_va_20_fu_520 <= col_buf_2_val_0_0_1_fu_2241_p3;
    end else if (((tmp_8_reg_4671 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        src_kernel_win_2_va_20_fu_520 <= col_buf_val_2_0_0_3_fu_1746_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_2_reg_854 <= j_V_reg_4982;
    end else if (((exitcond450_i_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_2_reg_854 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        t_V_reg_843 <= i_V_reg_4645;
    end else if (((tmp_4_fu_1110_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_843 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_2_reg_832 <= 2'd0;
    end else if (((tmp_4_fu_1110_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_2_reg_832 <= tmp_3_fu_1104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Range1_all_ones_1_reg_5801 <= Range1_all_ones_1_fu_3416_p2;
        Range1_all_ones_reg_5771 <= Range1_all_ones_fu_3322_p2;
        Range1_all_zeros_1_reg_5807 <= Range1_all_zeros_1_fu_3422_p2;
        Range1_all_zeros_reg_5777 <= Range1_all_zeros_fu_3328_p2;
        carry_1_reg_5765 <= carry_1_fu_3306_p2;
        carry_3_reg_5795 <= carry_3_fu_3400_p2;
        p_Result_2_reg_5782 <= p_Val2_4_fu_3337_p2[32'd19];
        p_Result_s_reg_5752 <= p_Val2_s_fu_3243_p2[32'd19];
        p_Val2_2_reg_5759 <= p_Val2_2_fu_3286_p2;
        p_Val2_6_reg_5789 <= p_Val2_6_fu_3380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Range1_all_ones_2_reg_5846 <= Range1_all_ones_2_fu_3662_p2;
        Range1_all_zeros_2_reg_5852 <= Range1_all_zeros_2_fu_3668_p2;
        carry_5_reg_5840 <= carry_5_fu_3646_p2;
        p_Result_4_reg_5827 <= p_Val2_8_fu_3583_p2[32'd19];
        p_Val2_10_reg_5834 <= p_Val2_10_fu_3626_p2;
        p_Val2_12_reg_5817 <= p_Val2_12_fu_3496_p3;
        p_Val2_13_reg_5822 <= p_Val2_13_fu_3572_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_4690 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_866 <= p_src_data_stream_0_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        col_buf_0_val_0_0_1_reg_5011 <= col_buf_0_val_0_0_1_fu_1554_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_buf_0_val_0_1_reg_4873 <= k_buf_0_val_0_q0;
        col_buf_0_val_0_2_reg_4867 <= k_buf_0_val_1_q0;
        col_buf_0_val_0_3_reg_4861 <= k_buf_0_val_2_q0;
        col_buf_0_val_0_4_reg_4856 <= k_buf_0_val_3_q0;
        col_buf_1_val_0_1_reg_4922 <= k_buf_1_val_0_q0;
        col_buf_1_val_0_2_reg_4916 <= k_buf_1_val_1_q0;
        col_buf_1_val_0_3_reg_4910 <= k_buf_1_val_2_q0;
        col_buf_1_val_0_4_reg_4905 <= k_buf_1_val_3_q0;
        col_buf_2_val_0_1_reg_4966 <= k_buf_2_val_0_q0;
        col_buf_2_val_0_2_reg_4960 <= k_buf_2_val_1_q0;
        col_buf_2_val_0_3_reg_4954 <= k_buf_2_val_2_q0;
        col_buf_2_val_0_4_reg_4949 <= k_buf_2_val_3_q0;
        src_kernel_win_0_va_17_fu_340 <= p_src_kernel_win_val_3_fu_1367_p3;
        src_kernel_win_0_va_18_fu_344 <= p_src_kernel_win_val_2_fu_1360_p3;
        src_kernel_win_0_va_19_fu_348 <= p_src_kernel_win_val_1_reg_4777;
        src_kernel_win_1_va_18_fu_424 <= p_src_kernel_win_val_21_fu_1417_p3;
        src_kernel_win_1_va_19_fu_428 <= p_src_kernel_win_val_20_reg_4809;
        src_kernel_win_2_va_18_fu_504 <= p_src_kernel_win_val_41_fu_1457_p3;
        src_kernel_win_2_va_19_fu_508 <= p_src_kernel_win_val_40_reg_4840;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_buf_1_val_0_0_1_reg_5219 <= col_buf_1_val_0_0_1_fu_1893_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_buf_2_val_0_0_1_reg_5381 <= col_buf_2_val_0_0_1_fu_2241_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        col_buf_2_val_0_0_2_fu_268 <= ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6;
        src_kernel_win_0_va_10_fu_312 <= p_src_kernel_win_val_59_fu_2082_p3;
        src_kernel_win_0_va_11_fu_316 <= p_src_kernel_win_val_9_fu_2075_p3;
        src_kernel_win_0_va_12_fu_320 <= src_kernel_win_0_va_22_reg_890;
        src_kernel_win_0_va_13_fu_324 <= p_src_kernel_win_val_7_fu_2068_p3;
        src_kernel_win_0_va_14_fu_328 <= p_src_kernel_win_val_6_fu_2061_p3;
        src_kernel_win_0_va_15_fu_332 <= p_src_kernel_win_val_5_fu_2054_p3;
        src_kernel_win_0_va_3_fu_284 <= p_src_kernel_win_val_16_reg_4879;
        src_kernel_win_0_va_5_fu_292 <= p_src_kernel_win_val_14_reg_5168;
        src_kernel_win_0_va_6_fu_296 <= p_src_kernel_win_val_13_fu_2089_p3;
        src_kernel_win_0_va_9_fu_308 <= p_src_kernel_win_val_10_reg_5017;
        src_kernel_win_1_va_15_fu_412 <= p_src_kernel_win_val_24_fu_2179_p3;
        src_kernel_win_1_va_16_fu_416 <= ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955;
        src_kernel_win_1_va_4_fu_368 <= ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995;
        src_kernel_win_1_va_8_fu_384 <= ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982;
        src_kernel_win_1_va_fu_352 <= src_kernel_win_1_va_20_fu_516;
        src_kernel_win_2_va_15_fu_492 <= p_src_kernel_win_val_44_fu_2271_p3;
        src_kernel_win_2_va_2_fu_440 <= p_src_kernel_win_val_57_fu_2292_p3;
        src_kernel_win_2_va_7_fu_460 <= p_src_kernel_win_val_52_fu_2285_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        col_buf_val_1_0_1_1_reg_5071 <= col_buf_val_1_0_1_1_fu_1638_p3;
        col_buf_val_1_0_2_1_reg_5065 <= col_buf_val_1_0_2_1_fu_1632_p3;
        col_buf_val_1_0_3_1_reg_5059 <= col_buf_val_1_0_3_1_fu_1626_p3;
        col_buf_val_1_0_4_1_reg_5053 <= col_buf_val_1_0_4_1_fu_1620_p3;
        col_buf_val_2_0_1_1_reg_5131 <= col_buf_val_2_0_1_1_fu_1740_p3;
        col_buf_val_2_0_2_1_reg_5125 <= col_buf_val_2_0_2_1_fu_1734_p3;
        col_buf_val_2_0_3_1_reg_5119 <= col_buf_val_2_0_3_1_fu_1728_p3;
        col_buf_val_2_0_4_1_reg_5113 <= col_buf_val_2_0_4_1_fu_1722_p3;
        p_src_kernel_win_val_10_reg_5017 <= p_src_kernel_win_val_10_fu_1587_p3;
        p_src_kernel_win_val_18_reg_5022 <= p_src_kernel_win_val_18_fu_1594_p3;
        p_src_kernel_win_val_30_reg_5077 <= p_src_kernel_win_val_30_fu_1682_p3;
        p_src_kernel_win_val_38_reg_5082 <= p_src_kernel_win_val_38_fu_1689_p3;
        p_src_kernel_win_val_56_reg_5137 <= p_src_kernel_win_val_56_fu_1781_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond449_i_reg_4667 <= exitcond449_i_fu_1210_p2;
        exitcond449_i_reg_4667_pp0_iter1_reg <= exitcond449_i_reg_4667;
        k_buf_1_val_0_addr_reg_4803_pp0_iter1_reg <= k_buf_1_val_0_addr_reg_4803;
        k_buf_2_val_0_addr_reg_4835_pp0_iter1_reg <= k_buf_2_val_0_addr_reg_4835;
        or_cond451_i_reg_4752_pp0_iter1_reg <= or_cond451_i_reg_4752;
        or_cond451_i_reg_4752_pp0_iter2_reg <= or_cond451_i_reg_4752_pp0_iter1_reg;
        or_cond451_i_reg_4752_pp0_iter3_reg <= or_cond451_i_reg_4752_pp0_iter2_reg;
        or_cond451_i_reg_4752_pp0_iter4_reg <= or_cond451_i_reg_4752_pp0_iter3_reg;
        or_cond_i_reg_4690_pp0_iter1_reg <= or_cond_i_reg_4690;
        p_src_kernel_win_val_12_reg_5163 <= p_src_kernel_win_val_12_fu_1823_p3;
        p_src_kernel_win_val_14_reg_5168 <= p_src_kernel_win_val_14_fu_1830_p3;
        p_src_kernel_win_val_17_reg_5174 <= p_src_kernel_win_val_17_fu_1837_p3;
        p_src_kernel_win_val_17_reg_5174_pp0_iter2_reg <= p_src_kernel_win_val_17_reg_5174;
        p_src_kernel_win_val_32_reg_5225 <= p_src_kernel_win_val_32_fu_1916_p3;
        p_src_kernel_win_val_37_reg_5230 <= p_src_kernel_win_val_37_fu_1923_p3;
        p_src_kernel_win_val_37_reg_5230_pp0_iter2_reg <= p_src_kernel_win_val_37_reg_5230;
        p_src_kernel_win_val_46_reg_5567 <= p_src_kernel_win_val_46_fu_2788_p3;
        p_src_kernel_win_val_48_reg_5572 <= p_src_kernel_win_val_48_fu_2795_p3;
        p_src_kernel_win_val_50_reg_5255 <= p_src_kernel_win_val_50_fu_1954_p3;
        p_src_kernel_win_val_55_reg_5577 <= p_src_kernel_win_val_55_fu_2816_p3;
        p_src_kernel_win_val_8_reg_5158 <= p_src_kernel_win_val_8_fu_1816_p3;
        tmp40_reg_5552_pp0_iter3_reg <= tmp40_reg_5552;
        tmp48_reg_5562_pp0_iter3_reg <= tmp48_reg_5562;
        tmp_8_reg_4671_pp0_iter1_reg <= tmp_8_reg_4671;
        tmp_9_reg_4694_pp0_iter1_reg <= tmp_9_reg_4694;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_V_reg_4645 <= i_V_fu_1176_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond450_i_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_reg_4662 <= icmp_fu_1204_p2;
        tmp_5_reg_4650 <= tmp_5_fu_1182_p2;
        tmp_6_reg_4658 <= tmp_6_fu_1188_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        j_V_reg_4982 <= j_V_fu_1512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_fu_1210_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_0_addr_reg_4771 <= tmp_12_fu_1254_p1;
        k_buf_0_val_1_addr_reg_4766 <= tmp_12_fu_1254_p1;
        k_buf_0_val_2_addr_reg_4761 <= tmp_12_fu_1254_p1;
        k_buf_0_val_3_addr_reg_4756 <= tmp_12_fu_1254_p1;
        k_buf_1_val_0_addr_reg_4803 <= tmp_12_fu_1254_p1;
        k_buf_1_val_1_addr_reg_4798 <= tmp_12_fu_1254_p1;
        k_buf_1_val_2_addr_reg_4793 <= tmp_12_fu_1254_p1;
        k_buf_1_val_3_addr_reg_4788 <= tmp_12_fu_1254_p1;
        k_buf_2_val_0_addr_reg_4835 <= tmp_12_fu_1254_p1;
        k_buf_2_val_1_addr_reg_4830 <= tmp_12_fu_1254_p1;
        k_buf_2_val_2_addr_reg_4825 <= tmp_12_fu_1254_p1;
        k_buf_2_val_3_addr_reg_4820 <= tmp_12_fu_1254_p1;
        or_cond451_i_reg_4752 <= or_cond451_i_fu_1249_p2;
        or_cond_i_reg_4690 <= or_cond_i_fu_1222_p2;
        p_src_kernel_win_val_1_reg_4777 <= p_src_kernel_win_val_1_fu_1284_p3;
        p_src_kernel_win_val_20_reg_4809 <= p_src_kernel_win_val_20_fu_1310_p3;
        p_src_kernel_win_val_40_reg_4840 <= p_src_kernel_win_val_40_fu_1336_p3;
        tmp_8_reg_4671 <= tmp_8_fu_1216_p2;
        tmp_9_reg_4694 <= tmp_9_fu_1227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_14_reg_5857 <= p_Val2_14_fu_3742_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_src_kernel_win_val_15_reg_5295 <= p_src_kernel_win_val_15_fu_2096_p3;
        p_src_kernel_win_val_24_reg_5330 <= p_src_kernel_win_val_24_fu_2179_p3;
        p_src_kernel_win_val_27_reg_5335 <= p_src_kernel_win_val_27_fu_2186_p3;
        p_src_kernel_win_val_34_reg_5340 <= p_src_kernel_win_val_34_fu_2193_p3;
        p_src_kernel_win_val_36_reg_4928_pp0_iter1_reg <= p_src_kernel_win_val_36_reg_4928;
        p_src_kernel_win_val_44_reg_5386 <= p_src_kernel_win_val_44_fu_2271_p3;
        p_src_kernel_win_val_44_reg_5386_pp0_iter2_reg <= p_src_kernel_win_val_44_reg_5386;
        p_src_kernel_win_val_47_reg_5391 <= p_src_kernel_win_val_47_fu_2278_p3;
        p_src_kernel_win_val_52_reg_5396 <= p_src_kernel_win_val_52_fu_2285_p3;
        p_src_kernel_win_val_57_reg_5401 <= p_src_kernel_win_val_57_fu_2292_p3;
        p_src_kernel_win_val_57_reg_5401_pp0_iter2_reg <= p_src_kernel_win_val_57_reg_5401;
        p_src_kernel_win_val_5_reg_5280 <= p_src_kernel_win_val_5_fu_2054_p3;
        p_src_kernel_win_val_7_reg_5285 <= p_src_kernel_win_val_7_fu_2068_p3;
        p_src_kernel_win_val_9_reg_5290 <= p_src_kernel_win_val_9_fu_2075_p3;
        tmp43_reg_5371_pp0_iter2_reg <= tmp43_reg_5371;
        tmp58_reg_5642_pp0_iter3_reg <= tmp58_reg_5642;
        tmp66_reg_5652_pp0_iter3_reg <= tmp66_reg_5652;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_src_kernel_win_val_16_reg_4879 <= p_src_kernel_win_val_16_fu_1381_p3;
        p_src_kernel_win_val_36_reg_4928 <= p_src_kernel_win_val_36_fu_1431_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_src_kernel_win_val_26_reg_5441 <= p_src_kernel_win_val_26_fu_2442_p3;
        p_src_kernel_win_val_28_reg_5446 <= p_src_kernel_win_val_28_fu_2449_p3;
        p_src_kernel_win_val_35_reg_5451 <= p_src_kernel_win_val_35_fu_2470_p3;
        p_src_kernel_win_val_54_reg_5481 <= p_src_kernel_win_val_54_fu_2562_p3;
        p_src_kernel_win_val_56_reg_5137_pp0_iter1_reg <= p_src_kernel_win_val_56_reg_5137;
        p_src_kernel_win_val_58_reg_5487 <= p_src_kernel_win_val_58_fu_2569_p3;
        tmp22_reg_5426_pp0_iter2_reg <= tmp22_reg_5426;
        tmp30_reg_5436_pp0_iter2_reg <= tmp30_reg_5436;
        tmp30_reg_5436_pp0_iter3_reg <= tmp30_reg_5436_pp0_iter2_reg;
        tmp61_reg_5517_pp0_iter2_reg <= tmp61_reg_5517;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_V_2_0_0_1_reg_4885 <= r_V_2_0_0_1_fu_1391_p2;
        r_V_2_1_0_1_reg_4934 <= r_V_2_1_0_1_fu_1441_p2;
        r_V_2_2_0_1_reg_4972 <= r_V_2_2_0_1_fu_1467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_V_2_0_2_reg_5310 <= r_V_2_0_2_fu_2110_p2;
        tmp21_reg_5320[16 : 7] <= tmp21_fu_2161_p2[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_2_0_4_3_reg_5209 <= r_V_2_0_4_3_fu_1884_p2;
        r_V_2_1_4_3_reg_5245 <= r_V_2_1_4_3_fu_1936_p2;
        tmp_103_2_4_1_cast_c_reg_5275 <= tmp_103_2_4_1_cast_c_fu_1975_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        r_V_2_1_2_reg_5466 <= r_V_2_1_2_fu_2496_p2;
        r_V_2_2_2_reg_5502 <= r_V_2_2_2_fu_2605_p2;
        sum_V_0_1_reg_5416 <= sum_V_0_1_fu_2397_p2;
        sum_V_1_1_reg_5456 <= sum_V_1_1_fu_2483_p2;
        tmp39_reg_5476[16 : 7] <= tmp39_fu_2547_p2[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_2_2_4_3_reg_5602 <= r_V_2_2_4_3_fu_2894_p2;
        sum_V_2_1_reg_5582 <= sum_V_2_1_fu_2829_p2;
        tmp12_reg_5527[16 : 7] <= tmp12_fu_2734_p2[16 : 7];
        tmp57_reg_5597[16 : 7] <= tmp57_fu_2885_p2[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_kernel_win_0_va_16_fu_336 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877;
        src_kernel_win_0_va_1_fu_276 <= p_src_kernel_win_val_18_reg_5022;
        src_kernel_win_0_va_2_fu_280 <= p_src_kernel_win_val_17_fu_1837_p3;
        src_kernel_win_0_va_4_fu_288 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917;
        src_kernel_win_0_va_7_fu_300 <= p_src_kernel_win_val_12_fu_1823_p3;
        src_kernel_win_0_va_8_fu_304 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904;
        src_kernel_win_0_va_fu_272 <= src_kernel_win_0_va_20_fu_512;
        src_kernel_win_1_va_1_fu_356 <= p_src_kernel_win_val_38_reg_5082;
        src_kernel_win_1_va_2_fu_360 <= p_src_kernel_win_val_37_fu_1923_p3;
        src_kernel_win_1_va_7_fu_380 <= p_src_kernel_win_val_32_fu_1916_p3;
        src_kernel_win_2_va_17_fu_500 <= p_src_kernel_win_val_42_fu_1947_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_kernel_win_0_va_22_reg_890 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        src_kernel_win_1_va_10_fu_392 <= p_src_kernel_win_val_29_fu_2456_p3;
        src_kernel_win_1_va_11_fu_396 <= p_src_kernel_win_val_28_fu_2449_p3;
        src_kernel_win_1_va_12_fu_400 <= src_kernel_win_1_va_22_reg_968;
        src_kernel_win_1_va_13_fu_404 <= p_src_kernel_win_val_26_fu_2442_p3;
        src_kernel_win_1_va_14_fu_408 <= p_src_kernel_win_val_25_fu_2435_p3;
        src_kernel_win_1_va_3_fu_364 <= p_src_kernel_win_val_36_reg_4928_pp0_iter1_reg;
        src_kernel_win_1_va_5_fu_372 <= p_src_kernel_win_val_34_reg_5340;
        src_kernel_win_1_va_6_fu_376 <= p_src_kernel_win_val_33_fu_2463_p3;
        src_kernel_win_1_va_9_fu_388 <= p_src_kernel_win_val_30_reg_5077;
        src_kernel_win_2_va_16_fu_496 <= ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045;
        src_kernel_win_2_va_1_fu_436 <= p_src_kernel_win_val_58_fu_2569_p3;
        src_kernel_win_2_va_4_fu_448 <= ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085;
        src_kernel_win_2_va_8_fu_464 <= ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072;
        src_kernel_win_2_va_fu_432 <= src_kernel_win_2_va_20_fu_520;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        src_kernel_win_1_va_17_fu_420 <= p_src_kernel_win_val_22_fu_1668_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        src_kernel_win_1_va_22_reg_968 <= ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_kernel_win_2_va_10_fu_472 <= p_src_kernel_win_val_49_fu_2802_p3;
        src_kernel_win_2_va_11_fu_476 <= p_src_kernel_win_val_48_fu_2795_p3;
        src_kernel_win_2_va_12_fu_480 <= src_kernel_win_2_va_22_reg_1058;
        src_kernel_win_2_va_13_fu_484 <= p_src_kernel_win_val_46_fu_2788_p3;
        src_kernel_win_2_va_14_fu_488 <= p_src_kernel_win_val_45_fu_2781_p3;
        src_kernel_win_2_va_3_fu_444 <= p_src_kernel_win_val_56_reg_5137_pp0_iter1_reg;
        src_kernel_win_2_va_5_fu_452 <= p_src_kernel_win_val_54_reg_5481;
        src_kernel_win_2_va_6_fu_456 <= p_src_kernel_win_val_53_fu_2809_p3;
        src_kernel_win_2_va_9_fu_468 <= p_src_kernel_win_val_50_reg_5255;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        src_kernel_win_2_va_22_reg_1058 <= ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sum_V_0_0_1_reg_5028 <= grp_fu_3750_p3;
        sum_V_1_0_1_reg_5088 <= grp_fu_3757_p3;
        sum_V_2_0_1_reg_5143 <= grp_fu_3764_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_V_0_0_2_reg_5179 <= grp_fu_3771_p3;
        sum_V_1_0_2_reg_5235 <= grp_fu_3791_p3;
        sum_V_2_0_2_reg_5260 <= grp_fu_3804_p3;
        tmp11_reg_5184 <= grp_fu_3778_p3;
        tmp24_reg_5204 <= grp_fu_3785_p3;
        tmp42_reg_5240 <= grp_fu_3798_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sum_V_0_2_reg_5607 <= sum_V_0_2_fu_2956_p2;
        tmp28_reg_5612 <= tmp28_fu_2968_p2;
        tmp34_reg_5617[16 : 7] <= tmp34_fu_3016_p2[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_V_0_4_1_reg_5692 <= sum_V_0_4_1_fu_3150_p2;
        sum_V_2_2_reg_5712 <= sum_V_2_2_fu_3177_p2;
        tmp64_reg_5717 <= tmp64_fu_3189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sum_V_1_2_reg_5662 <= sum_V_1_2_fu_3060_p2;
        tmp46_reg_5667 <= tmp46_fu_3072_p2;
        tmp52_reg_5672[16 : 7] <= tmp52_fu_3120_p2[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sum_V_1_4_1_reg_5722 <= sum_V_1_4_1_fu_3210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sum_V_2_4_1_reg_5747 <= sum_V_2_4_1_fu_3234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp10_reg_5300 <= grp_fu_3811_p3;
        tmp25_reg_5325 <= grp_fu_3817_p3;
        tmp32_reg_5346 <= grp_fu_3831_p3;
        tmp33_reg_5351 <= grp_fu_3824_p3;
        tmp43_reg_5371 <= grp_fu_3837_p3;
        tmp50_reg_5406 <= grp_fu_3844_p3;
        tmp60_reg_5411 <= grp_fu_3850_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp14_reg_5421 <= grp_fu_3856_p3;
        tmp22_reg_5426 <= grp_fu_3862_p3;
        tmp26_reg_5431 <= grp_fu_3869_p3;
        tmp30_reg_5436 <= grp_fu_3876_p3;
        tmp51_reg_5492 <= grp_fu_3882_p3;
        tmp61_reg_5517 <= grp_fu_3889_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp15_reg_5532 <= grp_fu_3896_p3;
        tmp27_reg_5542 <= grp_fu_3903_p3;
        tmp36_reg_5547 <= grp_fu_3910_p3;
        tmp40_reg_5552 <= grp_fu_3916_p3;
        tmp44_reg_5557 <= grp_fu_3923_p3;
        tmp48_reg_5562 <= grp_fu_3930_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp20_reg_5657 <= grp_fu_3976_p3;
        tmp55_reg_5677 <= grp_fu_3982_p3;
        tmp63_reg_5687 <= grp_fu_3989_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        tmp29_reg_5737 <= grp_fu_4008_p3;
        tmp47_reg_5742 <= grp_fu_4014_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp37_reg_5622 <= grp_fu_3936_p3;
        tmp45_reg_5632 <= grp_fu_3943_p3;
        tmp54_reg_5637 <= grp_fu_3950_p3;
        tmp58_reg_5642 <= grp_fu_3956_p3;
        tmp62_reg_5647 <= grp_fu_3963_p3;
        tmp66_reg_5652 <= grp_fu_3970_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp38_reg_5702 <= grp_fu_3996_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp56_reg_5727 <= grp_fu_4002_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp65_reg_5812 <= grp_fu_4020_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_1110_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_102_2_0_1_cast_reg_4522 <= tmp_102_2_0_1_cast_fu_1119_p1;
        tmp_102_2_0_2_reg_4529 <= tmp_102_2_0_2_fu_1122_p1;
        tmp_102_2_0_3_cast_reg_4536 <= tmp_102_2_0_3_cast_fu_1125_p1;
        tmp_102_2_0_cast_reg_4515 <= tmp_102_2_0_cast_fu_1116_p1;
        tmp_102_2_1_2_reg_4550[7 : 0] <= tmp_102_2_1_2_fu_1131_p1[7 : 0];
        tmp_102_2_1_4_cast_reg_4557 <= tmp_102_2_1_4_cast_fu_1134_p1;
        tmp_102_2_1_reg_4543 <= tmp_102_2_1_fu_1128_p1;
        tmp_102_2_2_1_reg_4571 <= tmp_102_2_2_1_fu_1140_p1;
        tmp_102_2_2_3_reg_4578[7 : 0] <= tmp_102_2_2_3_fu_1143_p1[7 : 0];
        tmp_102_2_2_4_reg_4585 <= tmp_102_2_2_4_fu_1146_p1;
        tmp_102_2_2_reg_4564[7 : 0] <= tmp_102_2_2_fu_1137_p1[7 : 0];
        tmp_102_2_3_2_cast_reg_4592 <= tmp_102_2_3_2_cast_fu_1149_p1;
        tmp_102_2_3_4_cast_reg_4599 <= tmp_102_2_3_4_cast_fu_1152_p1;
        tmp_102_2_4_2_reg_4606[7 : 0] <= tmp_102_2_4_2_fu_1155_p1[7 : 0];
        tmp_102_2_4_3_reg_4613 <= tmp_102_2_4_3_fu_1158_p1;
        tmp_102_2_4_4_cast_reg_4620 <= tmp_102_2_4_4_cast_fu_1161_p1;
        tmp_19_reg_4627[7 : 0] <= tmp_19_fu_1164_p1[7 : 0];
        tmp_20_reg_4634[7 : 0] <= tmp_20_fu_1167_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond451_i_reg_4752 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_103_0_4_1_cast_c_reg_5043 <= tmp_103_0_4_1_cast_c_fu_1615_p2;
        tmp_103_1_4_1_cast_c_reg_5108 <= tmp_103_1_4_1_cast_c_fu_1714_p2;
    end
end

always @ (*) begin
    if ((exitcond449_i_reg_4667 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond450_i_fu_1170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (or_cond_i_reg_4690 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4 = col_buf_2_val_0_0_2_fu_268;
    end else begin
        ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4 = ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_866;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4690 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4 = ap_phi_reg_pp0_iter1_p_0_6_i_reg_930;
    end else begin
        ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4 = ap_phi_reg_pp0_iter1_col_buf_1_val_0_0_reg_943;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4690_pp0_iter1_reg == 1'd0) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4 = ap_phi_reg_pp0_iter1_p_0_6_i_1_reg_1008;
    end else begin
        ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4 = ap_phi_reg_pp0_iter1_col_buf_2_val_0_0_reg_1021;
    end
end

always @ (*) begin
    if (((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6 = col_buf_2_val_0_0_1_fu_2241_p3;
    end else if ((((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_4671_pp0_iter1_reg == 1'd0) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6 = ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4;
    end else begin
        ap_phi_mux_p_0_6_i_2_phi_fu_1035_p6 = ap_phi_reg_pp0_iter1_p_0_6_i_2_reg_1032;
    end
end

always @ (*) begin
    if (((exitcond449_i_reg_4667 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_t_V_2_phi_fu_858_p4 = j_V_reg_4982;
    end else begin
        ap_phi_mux_t_V_2_phi_fu_858_p4 = t_V_2_reg_854;
    end
end

always @ (*) begin
    if (((exitcond450_i_fu_1170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3750_ce = 1'b1;
    end else begin
        grp_fu_3750_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3757_ce = 1'b1;
    end else begin
        grp_fu_3757_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3764_ce = 1'b1;
    end else begin
        grp_fu_3764_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3771_ce = 1'b1;
    end else begin
        grp_fu_3771_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3778_ce = 1'b1;
    end else begin
        grp_fu_3778_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3785_ce = 1'b1;
    end else begin
        grp_fu_3785_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3791_ce = 1'b1;
    end else begin
        grp_fu_3791_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3798_ce = 1'b1;
    end else begin
        grp_fu_3798_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3804_ce = 1'b1;
    end else begin
        grp_fu_3804_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3811_ce = 1'b1;
    end else begin
        grp_fu_3811_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3817_ce = 1'b1;
    end else begin
        grp_fu_3817_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3824_ce = 1'b1;
    end else begin
        grp_fu_3824_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3831_ce = 1'b1;
    end else begin
        grp_fu_3831_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3837_ce = 1'b1;
    end else begin
        grp_fu_3837_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3844_ce = 1'b1;
    end else begin
        grp_fu_3844_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3850_ce = 1'b1;
    end else begin
        grp_fu_3850_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3856_ce = 1'b1;
    end else begin
        grp_fu_3856_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3862_ce = 1'b1;
    end else begin
        grp_fu_3862_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3869_ce = 1'b1;
    end else begin
        grp_fu_3869_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3876_ce = 1'b1;
    end else begin
        grp_fu_3876_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3882_ce = 1'b1;
    end else begin
        grp_fu_3882_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3889_ce = 1'b1;
    end else begin
        grp_fu_3889_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3896_ce = 1'b1;
    end else begin
        grp_fu_3896_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3903_ce = 1'b1;
    end else begin
        grp_fu_3903_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3910_ce = 1'b1;
    end else begin
        grp_fu_3910_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3916_ce = 1'b1;
    end else begin
        grp_fu_3916_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3923_ce = 1'b1;
    end else begin
        grp_fu_3923_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3930_ce = 1'b1;
    end else begin
        grp_fu_3930_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3936_ce = 1'b1;
    end else begin
        grp_fu_3936_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3943_ce = 1'b1;
    end else begin
        grp_fu_3943_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3950_ce = 1'b1;
    end else begin
        grp_fu_3950_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3956_ce = 1'b1;
    end else begin
        grp_fu_3956_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3963_ce = 1'b1;
    end else begin
        grp_fu_3963_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3970_ce = 1'b1;
    end else begin
        grp_fu_3970_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3976_ce = 1'b1;
    end else begin
        grp_fu_3976_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3982_ce = 1'b1;
    end else begin
        grp_fu_3982_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3989_ce = 1'b1;
    end else begin
        grp_fu_3989_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3996_ce = 1'b1;
    end else begin
        grp_fu_3996_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4002_ce = 1'b1;
    end else begin
        grp_fu_4002_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4008_ce = 1'b1;
    end else begin
        grp_fu_4008_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4014_ce = 1'b1;
    end else begin
        grp_fu_4014_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4020_ce = 1'b1;
    end else begin
        grp_fu_4020_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_0_val_0_address0 = k_buf_0_val_0_addr_reg_4771;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            k_buf_0_val_0_address0 = tmp_12_fu_1254_p1;
        end else begin
            k_buf_0_val_0_address0 = 'bx;
        end
    end else begin
        k_buf_0_val_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_0_val_0_ce0 = 1'b1;
    end else begin
        k_buf_0_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_0_ce1 = 1'b1;
    end else begin
        k_buf_0_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_0_val_0_we0 = 1'b1;
    end else begin
        k_buf_0_val_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_0_we1 = 1'b1;
    end else begin
        k_buf_0_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_0_val_1_address0 = k_buf_0_val_1_addr_reg_4766;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_0_val_1_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_0_val_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_0_val_1_ce0 = 1'b1;
    end else begin
        k_buf_0_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_0_val_1_d0 = col_buf_0_val_0_1_reg_4873;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_0_val_1_d0 = 8'd0;
        end else begin
            k_buf_0_val_1_d0 = 'bx;
        end
    end else begin
        k_buf_0_val_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_0_val_1_we0 = 1'b1;
    end else begin
        k_buf_0_val_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_0_val_2_address0 = k_buf_0_val_2_addr_reg_4761;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_0_val_2_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_0_val_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_0_val_2_ce0 = 1'b1;
    end else begin
        k_buf_0_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_0_val_2_d0 = col_buf_0_val_0_2_reg_4867;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_0_val_2_d0 = 8'd0;
        end else begin
            k_buf_0_val_2_d0 = 'bx;
        end
    end else begin
        k_buf_0_val_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_0_val_2_we0 = 1'b1;
    end else begin
        k_buf_0_val_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_0_val_3_address0 = k_buf_0_val_3_addr_reg_4756;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_0_val_3_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_0_val_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_0_val_3_d0 = col_buf_0_val_0_3_reg_4861;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_0_val_3_d0 = 8'd0;
        end else begin
            k_buf_0_val_3_d0 = 'bx;
        end
    end else begin
        k_buf_0_val_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_0_val_3_we0 = 1'b1;
    end else begin
        k_buf_0_val_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        k_buf_1_val_0_address0 = k_buf_1_val_0_addr_reg_4803_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_1_val_0_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_1_val_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        k_buf_1_val_0_ce0 = 1'b1;
    end else begin
        k_buf_1_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_0_ce1 = 1'b1;
    end else begin
        k_buf_1_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        k_buf_1_val_0_we0 = 1'b1;
    end else begin
        k_buf_1_val_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_0_we1 = 1'b1;
    end else begin
        k_buf_1_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_1_val_1_address0 = k_buf_1_val_1_addr_reg_4798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_1_val_1_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_1_val_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_1_val_1_ce0 = 1'b1;
    end else begin
        k_buf_1_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_1_val_1_d0 = col_buf_1_val_0_1_reg_4922;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_1_val_1_d0 = 8'd0;
        end else begin
            k_buf_1_val_1_d0 = 'bx;
        end
    end else begin
        k_buf_1_val_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_1_val_1_we0 = 1'b1;
    end else begin
        k_buf_1_val_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_1_val_2_address0 = k_buf_1_val_2_addr_reg_4793;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_1_val_2_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_1_val_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_1_val_2_ce0 = 1'b1;
    end else begin
        k_buf_1_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_1_val_2_d0 = col_buf_1_val_0_2_reg_4916;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_1_val_2_d0 = 8'd0;
        end else begin
            k_buf_1_val_2_d0 = 'bx;
        end
    end else begin
        k_buf_1_val_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_1_val_2_we0 = 1'b1;
    end else begin
        k_buf_1_val_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_1_val_3_address0 = k_buf_1_val_3_addr_reg_4788;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_1_val_3_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_1_val_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_1_val_3_ce0 = 1'b1;
    end else begin
        k_buf_1_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_1_val_3_d0 = col_buf_1_val_0_3_reg_4910;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_1_val_3_d0 = 8'd0;
        end else begin
            k_buf_1_val_3_d0 = 'bx;
        end
    end else begin
        k_buf_1_val_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_1_val_3_we0 = 1'b1;
    end else begin
        k_buf_1_val_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        k_buf_2_val_0_address0 = k_buf_2_val_0_addr_reg_4835_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_2_val_0_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_2_val_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        k_buf_2_val_0_ce0 = 1'b1;
    end else begin
        k_buf_2_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_2_val_0_d0 = col_buf_2_val_0_0_1_reg_5381;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_2_val_0_d0 = ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4;
        end else begin
            k_buf_2_val_0_d0 = 'bx;
        end
    end else begin
        k_buf_2_val_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_8_reg_4671_pp0_iter1_reg == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        k_buf_2_val_0_we0 = 1'b1;
    end else begin
        k_buf_2_val_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_2_val_1_address0 = k_buf_2_val_1_addr_reg_4830;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_2_val_1_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_2_val_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_2_val_1_ce0 = 1'b1;
    end else begin
        k_buf_2_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_2_val_1_d0 = col_buf_2_val_0_1_reg_4966;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_2_val_1_d0 = 8'd0;
        end else begin
            k_buf_2_val_1_d0 = 'bx;
        end
    end else begin
        k_buf_2_val_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_2_val_1_we0 = 1'b1;
    end else begin
        k_buf_2_val_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_2_val_2_address0 = k_buf_2_val_2_addr_reg_4825;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_2_val_2_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_2_val_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_2_val_2_ce0 = 1'b1;
    end else begin
        k_buf_2_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_2_val_2_d0 = col_buf_2_val_0_2_reg_4960;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_2_val_2_d0 = 8'd0;
        end else begin
            k_buf_2_val_2_d0 = 'bx;
        end
    end else begin
        k_buf_2_val_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_2_val_2_we0 = 1'b1;
    end else begin
        k_buf_2_val_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_2_val_3_address0 = k_buf_2_val_3_addr_reg_4820;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        k_buf_2_val_3_address0 = tmp_12_fu_1254_p1;
    end else begin
        k_buf_2_val_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_2_val_3_ce0 = 1'b1;
    end else begin
        k_buf_2_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            k_buf_2_val_3_d0 = col_buf_2_val_0_3_reg_4954;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            k_buf_2_val_3_d0 = 8'd0;
        end else begin
            k_buf_2_val_3_d0 = 'bx;
        end
    end else begin
        k_buf_2_val_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_buf_2_val_3_we0 = 1'b1;
    end else begin
        k_buf_2_val_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4690 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op218_read_state5 == 1'b1))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (or_cond_i_reg_4690 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op331_read_state6 == 1'b1))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4690 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op457_read_state7 == 1'b1))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_4_fu_1110_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond450_i_fu_1170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((1'b0 == ap_block_pp0_stage2_subdone) & (exitcond449_i_reg_4667 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (exitcond449_i_reg_4667 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_1_fu_3416_p2 = ((tmp_24_fu_3406_p4 == 8'd255) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_3662_p2 = ((tmp_27_fu_3652_p4 == 8'd255) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_3322_p2 = ((tmp_21_fu_3312_p4 == 8'd255) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_3422_p2 = ((tmp_24_fu_3406_p4 == 8'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_3668_p2 = ((tmp_27_fu_3652_p4 == 8'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_3328_p2 = ((tmp_21_fu_3312_p4 == 8'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_2_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op457_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_2_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op457_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_2_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op457_read_state7 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op218_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op218_read_state5 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op331_read_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_0_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op331_read_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_0_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op331_read_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_0_V_full_n == 1'b0)))));
end

assign ap_block_state10_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage2_iter4 = (((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter5 = ((or_cond451_i_reg_4752_pp0_iter4_reg == 1'd0) & (p_dst_data_stream_2_V_full_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage1_iter0 = ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op218_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage2_iter0 = ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op331_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter1 = ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op457_read_state7 == 1'b1));
end

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1272 = ((exitcond449_i_reg_4667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_3296 = ((tmp_8_reg_4671 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_3300 = ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3303 = ((tmp_8_reg_4671 == 1'd1) & (tmp_6_reg_4658 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_457 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_col_buf_1_val_0_0_reg_943 = 'bx;

assign ap_phi_reg_pp0_iter0_col_buf_2_val_0_0_reg_1021 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_6_i_1_reg_1008 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_6_i_reg_930 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_21_reg_877 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_22_reg_890 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_23_reg_904 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_24_reg_917 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_1_va_21_reg_955 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_1_va_22_reg_968 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_1_va_23_reg_982 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_1_va_24_reg_995 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_2_va_21_reg_1045 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_2_va_22_reg_1058 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_2_va_23_reg_1072 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_2_va_24_reg_1085 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0_6_i_2_reg_1032 = 'bx;

always @ (*) begin
    ap_predicate_op218_read_state5 = ((or_cond_i_reg_4690 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op331_read_state6 = ((or_cond_i_reg_4690 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op457_read_state7 = ((or_cond_i_reg_4690 == 1'd1) & (exitcond449_i_reg_4667 == 1'd0));
end

assign brmerge_i_i1_fu_3552_p2 = (p_not_i_i1_fu_3540_p2 | overflow_1_fu_3529_p2);

assign brmerge_i_i2_fu_3722_p2 = (p_not_i_i2_fu_3710_p2 | overflow_2_fu_3699_p2);

assign brmerge_i_i_fu_3476_p2 = (p_not_i_i_fu_3464_p2 | overflow_fu_3453_p2);

assign brmerge_not_i_i1_fu_3546_p2 = (p_not_i_i1_fu_3540_p2 & p_110_demorgan_i_i1_fu_3524_p2);

assign brmerge_not_i_i2_fu_3716_p2 = (p_not_i_i2_fu_3710_p2 & p_110_demorgan_i_i2_fu_3694_p2);

assign brmerge_not_i_i_fu_3470_p2 = (p_not_i_i_fu_3464_p2 & p_110_demorgan_i_i_fu_3448_p2);

assign carry_1_fu_3306_p2 = (rev_fu_3300_p2 & p_Result_1_fu_3266_p3);

assign carry_3_fu_3400_p2 = (rev1_fu_3394_p2 & p_Result_3_fu_3360_p3);

assign carry_5_fu_3646_p2 = (rev2_fu_3640_p2 & p_Result_5_fu_3606_p3);

assign col_buf_0_val_0_0_1_fu_1554_p3 = ((tmp_5_reg_4650[0:0] === 1'b1) ? ap_phi_mux_col_buf_0_val_0_0_phi_fu_869_p4 : 8'd0);

assign col_buf_1_val_0_0_1_fu_1893_p3 = ((tmp_5_reg_4650[0:0] === 1'b1) ? ap_phi_mux_col_buf_1_val_0_0_phi_fu_946_p4 : 8'd0);

assign col_buf_2_val_0_0_1_fu_2241_p3 = ((tmp_5_reg_4650[0:0] === 1'b1) ? ap_phi_mux_col_buf_2_val_0_0_phi_fu_1024_p4 : 8'd0);

assign col_buf_val_0_0_0_3_fu_1542_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? src_kernel_win_0_va_20_fu_512 : 8'd0);

assign col_buf_val_0_0_1_1_fu_1536_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_0_val_0_1_reg_4873 : 8'd0);

assign col_buf_val_0_0_2_1_fu_1530_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_0_val_0_2_reg_4867 : 8'd0);

assign col_buf_val_0_0_3_1_fu_1524_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_0_val_0_3_reg_4861 : 8'd0);

assign col_buf_val_0_0_4_1_fu_1518_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_0_val_0_4_reg_4856 : 8'd0);

assign col_buf_val_1_0_0_3_fu_1644_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? src_kernel_win_1_va_20_fu_516 : 8'd0);

assign col_buf_val_1_0_1_1_fu_1638_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_1_val_0_1_reg_4922 : 8'd0);

assign col_buf_val_1_0_2_1_fu_1632_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_1_val_0_2_reg_4916 : 8'd0);

assign col_buf_val_1_0_3_1_fu_1626_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_1_val_0_3_reg_4910 : 8'd0);

assign col_buf_val_1_0_4_1_fu_1620_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_1_val_0_4_reg_4905 : 8'd0);

assign col_buf_val_2_0_0_3_fu_1746_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? src_kernel_win_2_va_20_fu_520 : 8'd0);

assign col_buf_val_2_0_1_1_fu_1740_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_2_val_0_1_reg_4966 : 8'd0);

assign col_buf_val_2_0_2_1_fu_1734_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_2_val_0_2_reg_4960 : 8'd0);

assign col_buf_val_2_0_3_1_fu_1728_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_2_val_0_3_reg_4954 : 8'd0);

assign col_buf_val_2_0_4_1_fu_1722_p3 = ((tmp_8_reg_4671[0:0] === 1'b1) ? col_buf_2_val_0_4_reg_4949 : 8'd0);

assign deleted_zeros_1_fu_3504_p3 = ((carry_3_reg_5795[0:0] === 1'b1) ? Range1_all_ones_1_reg_5801 : Range1_all_zeros_1_reg_5807);

assign deleted_zeros_2_fu_3674_p3 = ((carry_5_reg_5840[0:0] === 1'b1) ? Range1_all_ones_2_reg_5846 : Range1_all_zeros_2_reg_5852);

assign deleted_zeros_fu_3428_p3 = ((carry_1_reg_5765[0:0] === 1'b1) ? Range1_all_ones_reg_5771 : Range1_all_zeros_reg_5777);

assign exitcond449_i_fu_1210_p2 = ((ap_phi_mux_t_V_2_phi_fu_858_p4 == 8'd222) ? 1'b1 : 1'b0);

assign exitcond450_i_fu_1170_p2 = ((t_V_reg_843 == 8'd222) ? 1'b1 : 1'b0);

assign grp_fu_3750_p0 = tmp_102_2_0_cast_reg_4515;

assign grp_fu_3750_p1 = grp_fu_3750_p10;

assign grp_fu_3750_p10 = p_src_kernel_win_val_s_fu_1276_p3;

assign grp_fu_3757_p0 = tmp_102_2_0_cast_reg_4515;

assign grp_fu_3757_p1 = grp_fu_3757_p10;

assign grp_fu_3757_p10 = p_src_kernel_win_val_19_fu_1302_p3;

assign grp_fu_3764_p0 = tmp_102_2_0_cast_reg_4515;

assign grp_fu_3764_p1 = grp_fu_3764_p10;

assign grp_fu_3764_p10 = p_src_kernel_win_val_39_fu_1328_p3;

assign grp_fu_3771_p0 = tmp_102_2_0_2_reg_4529;

assign grp_fu_3771_p1 = grp_fu_3771_p10;

assign grp_fu_3771_p10 = p_src_kernel_win_val_2_fu_1360_p3;

assign grp_fu_3778_p0 = tmp_102_2_0_3_cast_reg_4536;

assign grp_fu_3778_p1 = grp_fu_3778_p10;

assign grp_fu_3778_p10 = p_src_kernel_win_val_3_fu_1367_p3;

assign grp_fu_3785_p0 = tmp_19_reg_4627;

assign grp_fu_3785_p1 = grp_fu_3785_p10;

assign grp_fu_3785_p10 = p_src_kernel_win_val_11_fu_1374_p3;

assign grp_fu_3791_p0 = tmp_102_2_0_2_reg_4529;

assign grp_fu_3791_p1 = grp_fu_3791_p10;

assign grp_fu_3791_p10 = p_src_kernel_win_val_21_fu_1417_p3;

assign grp_fu_3798_p0 = tmp_19_reg_4627;

assign grp_fu_3798_p1 = grp_fu_3798_p10;

assign grp_fu_3798_p10 = p_src_kernel_win_val_31_fu_1424_p3;

assign grp_fu_3804_p0 = tmp_102_2_0_2_reg_4529;

assign grp_fu_3804_p1 = grp_fu_3804_p10;

assign grp_fu_3804_p10 = p_src_kernel_win_val_41_fu_1457_p3;

assign grp_fu_3811_p0 = tmp_102_2_1_reg_4543;

assign grp_fu_3811_p1 = grp_fu_3811_p10;

assign grp_fu_3811_p10 = p_src_kernel_win_val_4_fu_1580_p3;

assign grp_fu_3817_p0 = tmp_102_2_2_3_reg_4578;

assign grp_fu_3817_p1 = grp_fu_3817_p10;

assign grp_fu_3817_p10 = p_src_kernel_win_val_10_fu_1587_p3;

assign grp_fu_3817_p2 = grp_fu_3817_p20;

assign grp_fu_3817_p20 = tmp24_reg_5204;

assign grp_fu_3824_p0 = tmp_102_2_0_3_cast_reg_4536;

assign grp_fu_3824_p1 = grp_fu_3824_p10;

assign grp_fu_3824_p10 = p_src_kernel_win_val_22_fu_1668_p3;

assign grp_fu_3831_p0 = tmp_102_2_1_reg_4543;

assign grp_fu_3831_p1 = grp_fu_3831_p10;

assign grp_fu_3831_p10 = p_src_kernel_win_val_23_fu_1675_p3;

assign grp_fu_3837_p0 = tmp_102_2_2_3_reg_4578;

assign grp_fu_3837_p1 = grp_fu_3837_p10;

assign grp_fu_3837_p10 = p_src_kernel_win_val_30_fu_1682_p3;

assign grp_fu_3837_p2 = grp_fu_3837_p20;

assign grp_fu_3837_p20 = tmp42_reg_5240;

assign grp_fu_3844_p0 = tmp_102_2_1_reg_4543;

assign grp_fu_3844_p1 = grp_fu_3844_p10;

assign grp_fu_3844_p10 = p_src_kernel_win_val_43_fu_1767_p3;

assign grp_fu_3850_p0 = tmp_19_reg_4627;

assign grp_fu_3850_p1 = grp_fu_3850_p10;

assign grp_fu_3850_p10 = p_src_kernel_win_val_51_fu_1774_p3;

assign grp_fu_3856_p0 = tmp_102_2_1_4_cast_reg_4557;

assign grp_fu_3856_p1 = grp_fu_3856_p10;

assign grp_fu_3856_p10 = ap_phi_reg_pp0_iter1_src_kernel_win_0_va_22_reg_890;

assign grp_fu_3862_p0 = tmp_102_2_2_4_reg_4585;

assign grp_fu_3862_p1 = grp_fu_3862_p10;

assign grp_fu_3862_p10 = ap_phi_reg_pp0_iter1_src_kernel_win_0_va_23_reg_904;

assign grp_fu_3869_p0 = tmp_102_2_3_4_cast_reg_4599;

assign grp_fu_3869_p1 = grp_fu_3869_p10;

assign grp_fu_3869_p10 = ap_phi_reg_pp0_iter1_src_kernel_win_0_va_24_reg_917;

assign grp_fu_3869_p2 = grp_fu_3869_p20;

assign grp_fu_3869_p20 = r_V_2_0_4_fu_2403_p3;

assign grp_fu_3876_p0 = tmp_102_2_4_4_cast_reg_4620;

assign grp_fu_3876_p1 = grp_fu_3876_p10;

assign grp_fu_3876_p10 = src_kernel_win_0_va_20_fu_512;

assign grp_fu_3882_p0 = tmp_102_2_0_3_cast_reg_4536;

assign grp_fu_3882_p1 = grp_fu_3882_p10;

assign grp_fu_3882_p10 = p_src_kernel_win_val_42_fu_1947_p3;

assign grp_fu_3889_p0 = tmp_102_2_2_3_reg_4578;

assign grp_fu_3889_p1 = grp_fu_3889_p10;

assign grp_fu_3889_p10 = p_src_kernel_win_val_50_fu_1954_p3;

assign grp_fu_3889_p2 = grp_fu_3889_p20;

assign grp_fu_3889_p20 = tmp60_reg_5411;

assign grp_fu_3896_p0 = tmp_102_2_1_2_reg_4550;

assign grp_fu_3896_p1 = grp_fu_3896_p10;

assign grp_fu_3896_p10 = p_src_kernel_win_val_6_fu_2061_p3;

assign grp_fu_3903_p0 = tmp_102_2_3_2_cast_reg_4592;

assign grp_fu_3903_p1 = grp_fu_3903_p10;

assign grp_fu_3903_p10 = p_src_kernel_win_val_13_fu_2089_p3;

assign grp_fu_3910_p0 = tmp_102_2_1_4_cast_reg_4557;

assign grp_fu_3910_p1 = grp_fu_3910_p10;

assign grp_fu_3910_p10 = ap_phi_reg_pp0_iter1_src_kernel_win_1_va_22_reg_968;

assign grp_fu_3916_p0 = tmp_102_2_2_4_reg_4585;

assign grp_fu_3916_p1 = grp_fu_3916_p10;

assign grp_fu_3916_p10 = ap_phi_reg_pp0_iter1_src_kernel_win_1_va_23_reg_982;

assign grp_fu_3923_p0 = tmp_102_2_3_4_cast_reg_4599;

assign grp_fu_3923_p1 = grp_fu_3923_p10;

assign grp_fu_3923_p10 = ap_phi_reg_pp0_iter1_src_kernel_win_1_va_24_reg_995;

assign grp_fu_3923_p2 = grp_fu_3923_p20;

assign grp_fu_3923_p20 = r_V_2_1_4_fu_2749_p3;

assign grp_fu_3930_p0 = tmp_102_2_4_4_cast_reg_4620;

assign grp_fu_3930_p1 = grp_fu_3930_p10;

assign grp_fu_3930_p10 = src_kernel_win_1_va_20_fu_516;

assign grp_fu_3936_p0 = tmp_102_2_1_2_reg_4550;

assign grp_fu_3936_p1 = grp_fu_3936_p10;

assign grp_fu_3936_p10 = p_src_kernel_win_val_25_fu_2435_p3;

assign grp_fu_3943_p0 = tmp_102_2_3_2_cast_reg_4592;

assign grp_fu_3943_p1 = grp_fu_3943_p10;

assign grp_fu_3943_p10 = p_src_kernel_win_val_33_fu_2463_p3;

assign grp_fu_3950_p0 = tmp_102_2_1_4_cast_reg_4557;

assign grp_fu_3950_p1 = grp_fu_3950_p10;

assign grp_fu_3950_p10 = ap_phi_reg_pp0_iter1_src_kernel_win_2_va_22_reg_1058;

assign grp_fu_3956_p0 = tmp_102_2_2_4_reg_4585;

assign grp_fu_3956_p1 = grp_fu_3956_p10;

assign grp_fu_3956_p10 = ap_phi_reg_pp0_iter1_src_kernel_win_2_va_23_reg_1072;

assign grp_fu_3963_p0 = tmp_102_2_3_4_cast_reg_4599;

assign grp_fu_3963_p1 = grp_fu_3963_p10;

assign grp_fu_3963_p10 = ap_phi_reg_pp0_iter1_src_kernel_win_2_va_24_reg_1085;

assign grp_fu_3963_p2 = grp_fu_3963_p20;

assign grp_fu_3963_p20 = r_V_2_2_4_fu_3031_p3;

assign grp_fu_3970_p0 = tmp_102_2_4_4_cast_reg_4620;

assign grp_fu_3970_p1 = grp_fu_3970_p10;

assign grp_fu_3970_p10 = src_kernel_win_2_va_20_fu_520;

assign grp_fu_3976_p0 = tmp_102_2_2_1_reg_4571;

assign grp_fu_3976_p1 = grp_fu_3976_p10;

assign grp_fu_3976_p10 = p_src_kernel_win_val_9_reg_5290;

assign grp_fu_3982_p0 = tmp_102_2_1_2_reg_4550;

assign grp_fu_3982_p1 = grp_fu_3982_p10;

assign grp_fu_3982_p10 = p_src_kernel_win_val_45_fu_2781_p3;

assign grp_fu_3989_p0 = tmp_102_2_3_2_cast_reg_4592;

assign grp_fu_3989_p1 = grp_fu_3989_p10;

assign grp_fu_3989_p10 = p_src_kernel_win_val_53_fu_2809_p3;

assign grp_fu_3996_p0 = tmp_102_2_2_1_reg_4571;

assign grp_fu_3996_p1 = grp_fu_3996_p10;

assign grp_fu_3996_p10 = p_src_kernel_win_val_28_reg_5446;

assign grp_fu_4002_p0 = tmp_102_2_2_1_reg_4571;

assign grp_fu_4002_p1 = grp_fu_4002_p10;

assign grp_fu_4002_p10 = p_src_kernel_win_val_48_reg_5572;

assign grp_fu_4008_p0 = tmp_102_2_4_2_reg_4606;

assign grp_fu_4008_p1 = grp_fu_4008_p10;

assign grp_fu_4008_p10 = p_src_kernel_win_val_17_reg_5174_pp0_iter2_reg;

assign grp_fu_4014_p0 = tmp_102_2_4_2_reg_4606;

assign grp_fu_4014_p1 = grp_fu_4014_p10;

assign grp_fu_4014_p10 = p_src_kernel_win_val_37_reg_5230_pp0_iter2_reg;

assign grp_fu_4020_p0 = tmp_102_2_4_2_reg_4606;

assign grp_fu_4020_p1 = grp_fu_4020_p10;

assign grp_fu_4020_p10 = p_src_kernel_win_val_57_reg_5401_pp0_iter2_reg;

assign i_V_fu_1176_p2 = (t_V_reg_843 + 8'd1);

assign icmp1_fu_1243_p2 = ((tmp_31_fu_1233_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1204_p2 = ((tmp_fu_1194_p4 == 7'd0) ? 1'b1 : 1'b0);

assign j_V_fu_1512_p2 = (t_V_2_reg_854 + 8'd1);

assign neg_src_5_fu_3443_p2 = (phitmp_i_i_fu_3437_p2 & p_Result_s_reg_5752);

assign neg_src_6_fu_3519_p2 = (phitmp_i_i1_fu_3513_p2 & p_Result_2_reg_5782);

assign neg_src_fu_3689_p2 = (phitmp_i_i2_fu_3683_p2 & p_Result_4_reg_5827);

assign or_cond451_i_fu_1249_p2 = (icmp_reg_4662 | icmp1_fu_1243_p2);

assign or_cond_i_fu_1222_p2 = (tmp_8_fu_1216_p2 & tmp_5_reg_4650);

assign overflow_1_fu_3529_p2 = (p_110_demorgan_i_i1_fu_3524_p2 ^ 1'd1);

assign overflow_2_fu_3699_p2 = (p_110_demorgan_i_i2_fu_3694_p2 ^ 1'd1);

assign overflow_fu_3453_p2 = (p_110_demorgan_i_i_fu_3448_p2 ^ 1'd1);

assign p_110_demorgan_i_i1_fu_3524_p2 = (p_Result_2_reg_5782 | deleted_zeros_1_fu_3504_p3);

assign p_110_demorgan_i_i2_fu_3694_p2 = (p_Result_4_reg_5827 | deleted_zeros_2_fu_3674_p3);

assign p_110_demorgan_i_i_fu_3448_p2 = (p_Result_s_reg_5752 | deleted_zeros_fu_3428_p3);

assign p_Result_1_fu_3266_p3 = p_Val2_s_fu_3243_p2[32'd11];

assign p_Result_3_fu_3360_p3 = p_Val2_4_fu_3337_p2[32'd11];

assign p_Result_5_fu_3606_p3 = p_Val2_8_fu_3583_p2[32'd11];

assign p_Result_not_i1_fu_3535_p2 = (p_Result_2_reg_5782 ^ 1'd1);

assign p_Result_not_i2_fu_3705_p2 = (p_Result_4_reg_5827 ^ 1'd1);

assign p_Result_not_i_fu_3459_p2 = (p_Result_s_reg_5752 ^ 1'd1);

assign p_Val2_10_fu_3626_p2 = (tmp_2_i_cast_i1_fu_3622_p1 + p_Val2_9_fu_3596_p4);

assign p_Val2_12_fu_3496_p3 = ((brmerge_i_i_fu_3476_p2[0:0] === 1'b1) ? p_mux_i_i_fu_3482_p3 : p_i_i_fu_3489_p3);

assign p_Val2_13_fu_3572_p3 = ((brmerge_i_i1_fu_3552_p2[0:0] === 1'b1) ? p_mux_i_i1_fu_3558_p3 : p_i_i1_fu_3565_p3);

assign p_Val2_14_fu_3742_p3 = ((brmerge_i_i2_fu_3722_p2[0:0] === 1'b1) ? p_mux_i_i2_fu_3728_p3 : p_i_i2_fu_3735_p3);

assign p_Val2_1_fu_3256_p4 = {{p_Val2_s_fu_3243_p2[11:4]}};

assign p_Val2_2_fu_3286_p2 = (tmp_2_i_cast_i_fu_3282_p1 + p_Val2_1_fu_3256_p4);

assign p_Val2_4_fu_3337_p2 = ($signed(tmp47_reg_5742) + $signed(tmp88_cast_fu_3334_p1));

assign p_Val2_5_fu_3350_p4 = {{p_Val2_4_fu_3337_p2[11:4]}};

assign p_Val2_6_fu_3380_p2 = (tmp_2_i_cast_i7_fu_3376_p1 + p_Val2_5_fu_3350_p4);

assign p_Val2_8_fu_3583_p2 = ($signed(tmp65_reg_5812) + $signed(tmp106_cast_fu_3580_p1));

assign p_Val2_9_fu_3596_p4 = {{p_Val2_8_fu_3583_p2[11:4]}};

assign p_Val2_s_fu_3243_p2 = ($signed(tmp29_reg_5737) + $signed(tmp70_cast_fu_3240_p1));

assign p_dst_data_stream_0_V_din = p_Val2_12_reg_5817;

assign p_dst_data_stream_1_V_din = p_Val2_13_reg_5822;

assign p_dst_data_stream_2_V_din = p_Val2_14_reg_5857;

assign p_i_i1_fu_3565_p3 = ((neg_src_6_fu_3519_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_6_reg_5789);

assign p_i_i2_fu_3735_p3 = ((neg_src_fu_3689_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_10_reg_5834);

assign p_i_i_fu_3489_p3 = ((neg_src_5_fu_3443_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_2_reg_5759);

assign p_mux_i_i1_fu_3558_p3 = ((brmerge_not_i_i1_fu_3546_p2[0:0] === 1'b1) ? p_Val2_6_reg_5789 : 8'd255);

assign p_mux_i_i2_fu_3728_p3 = ((brmerge_not_i_i2_fu_3716_p2[0:0] === 1'b1) ? p_Val2_10_reg_5834 : 8'd255);

assign p_mux_i_i_fu_3482_p3 = ((brmerge_not_i_i_fu_3470_p2[0:0] === 1'b1) ? p_Val2_2_reg_5759 : 8'd255);

assign p_not_i_i1_fu_3540_p2 = (phitmp_demorgan_i_i_1_fu_3509_p2 | p_Result_not_i1_fu_3535_p2);

assign p_not_i_i2_fu_3710_p2 = (phitmp_demorgan_i_i_2_fu_3679_p2 | p_Result_not_i2_fu_3705_p2);

assign p_not_i_i_fu_3464_p2 = (phitmp_demorgan_i_i_fu_3433_p2 | p_Result_not_i_fu_3459_p2);

assign p_shl10_cast_fu_2584_p1 = p_shl10_fu_2576_p3;

assign p_shl10_fu_2576_p3 = {{ap_phi_reg_pp0_iter1_src_kernel_win_2_va_21_reg_1045}, {4'd0}};

assign p_shl11_cast_fu_3085_p1 = p_shl11_fu_3078_p3;

assign p_shl11_fu_3078_p3 = {{p_src_kernel_win_val_44_reg_5386_pp0_iter2_reg}, {7'd0}};

assign p_shl12_cast_fu_3106_p1 = p_shl12_fu_3099_p3;

assign p_shl12_fu_3099_p3 = {{p_src_kernel_win_val_46_reg_5567}, {7'd0}};

assign p_shl13_cast_fu_2846_p1 = p_shl13_fu_2839_p3;

assign p_shl13_fu_2839_p3 = {{p_src_kernel_win_val_52_reg_5396}, {7'd0}};

assign p_shl14_cast_fu_2871_p1 = p_shl14_fu_2864_p3;

assign p_shl14_fu_2864_p3 = {{p_src_kernel_win_val_54_reg_5481}, {7'd0}};

assign p_shl1_cast_fu_1855_p1 = p_shl1_fu_1847_p3;

assign p_shl1_fu_1847_p3 = {{ap_phi_reg_pp0_iter1_src_kernel_win_0_va_21_reg_877}, {4'd0}};

assign p_shl2_cast_fu_2699_p1 = p_shl2_fu_2692_p3;

assign p_shl2_fu_2692_p3 = {{p_src_kernel_win_val_5_reg_5280}, {7'd0}};

assign p_shl3_cast_fu_2720_p1 = p_shl3_fu_2713_p3;

assign p_shl3_fu_2713_p3 = {{p_src_kernel_win_val_7_reg_5285}, {7'd0}};

assign p_shl4_cast_fu_2122_p1 = p_shl4_fu_2115_p3;

assign p_shl4_fu_2115_p3 = {{p_src_kernel_win_val_12_reg_5163}, {7'd0}};

assign p_shl5_cast_fu_2208_p1 = p_shl5_fu_2200_p3;

assign p_shl5_fu_2200_p3 = {{ap_phi_reg_pp0_iter1_src_kernel_win_1_va_21_reg_955}, {4'd0}};

assign p_shl6_cast_fu_2981_p1 = p_shl6_fu_2974_p3;

assign p_shl6_fu_2974_p3 = {{p_src_kernel_win_val_24_reg_5330}, {7'd0}};

assign p_shl7_cast_fu_3002_p1 = p_shl7_fu_2995_p3;

assign p_shl7_fu_2995_p3 = {{p_src_kernel_win_val_26_reg_5441}, {7'd0}};

assign p_shl8_cast_fu_2508_p1 = p_shl8_fu_2501_p3;

assign p_shl8_fu_2501_p3 = {{p_src_kernel_win_val_32_reg_5225}, {7'd0}};

assign p_shl9_cast_fu_2533_p1 = p_shl9_fu_2526_p3;

assign p_shl9_fu_2526_p3 = {{p_src_kernel_win_val_34_reg_5340}, {7'd0}};

assign p_shl_cast_fu_2147_p1 = p_shl_fu_2140_p3;

assign p_shl_fu_2140_p3 = {{p_src_kernel_win_val_14_reg_5168}, {7'd0}};

assign p_src_kernel_win_val_10_fu_1587_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_8_fu_304);

assign p_src_kernel_win_val_11_fu_1374_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_7_fu_300);

assign p_src_kernel_win_val_12_fu_1823_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_6_fu_296);

assign p_src_kernel_win_val_13_fu_2089_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_5_fu_292);

assign p_src_kernel_win_val_14_fu_1830_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_4_fu_288);

assign p_src_kernel_win_val_15_fu_2096_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_3_fu_284);

assign p_src_kernel_win_val_16_fu_1381_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_2_fu_280);

assign p_src_kernel_win_val_17_fu_1837_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_1_fu_276);

assign p_src_kernel_win_val_18_fu_1594_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_fu_272);

assign p_src_kernel_win_val_19_fu_1302_p3 = ((tmp_9_fu_1227_p2[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_19_fu_428);

assign p_src_kernel_win_val_1_fu_1284_p3 = ((tmp_9_fu_1227_p2[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_18_fu_344);

assign p_src_kernel_win_val_20_fu_1310_p3 = ((tmp_9_fu_1227_p2[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_18_fu_424);

assign p_src_kernel_win_val_21_fu_1417_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_17_fu_420);

assign p_src_kernel_win_val_22_fu_1668_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_16_fu_416);

assign p_src_kernel_win_val_23_fu_1675_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_15_fu_412);

assign p_src_kernel_win_val_24_fu_2179_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_14_fu_408);

assign p_src_kernel_win_val_25_fu_2435_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_13_fu_404);

assign p_src_kernel_win_val_26_fu_2442_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_12_fu_400);

assign p_src_kernel_win_val_27_fu_2186_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_11_fu_396);

assign p_src_kernel_win_val_28_fu_2449_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_10_fu_392);

assign p_src_kernel_win_val_29_fu_2456_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_9_fu_388);

assign p_src_kernel_win_val_2_fu_1360_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_17_fu_340);

assign p_src_kernel_win_val_30_fu_1682_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_8_fu_384);

assign p_src_kernel_win_val_31_fu_1424_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_7_fu_380);

assign p_src_kernel_win_val_32_fu_1916_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_6_fu_376);

assign p_src_kernel_win_val_33_fu_2463_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_5_fu_372);

assign p_src_kernel_win_val_34_fu_2193_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_4_fu_368);

assign p_src_kernel_win_val_35_fu_2470_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_3_fu_364);

assign p_src_kernel_win_val_36_fu_1431_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_2_fu_360);

assign p_src_kernel_win_val_37_fu_1923_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_1_fu_356);

assign p_src_kernel_win_val_38_fu_1689_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_1_va_fu_352);

assign p_src_kernel_win_val_39_fu_1328_p3 = ((tmp_9_fu_1227_p2[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_19_fu_508);

assign p_src_kernel_win_val_3_fu_1367_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_16_fu_336);

assign p_src_kernel_win_val_40_fu_1336_p3 = ((tmp_9_fu_1227_p2[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_18_fu_504);

assign p_src_kernel_win_val_41_fu_1457_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_17_fu_500);

assign p_src_kernel_win_val_42_fu_1947_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_16_fu_496);

assign p_src_kernel_win_val_43_fu_1767_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_15_fu_492);

assign p_src_kernel_win_val_44_fu_2271_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_14_fu_488);

assign p_src_kernel_win_val_45_fu_2781_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_13_fu_484);

assign p_src_kernel_win_val_46_fu_2788_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_12_fu_480);

assign p_src_kernel_win_val_47_fu_2278_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_11_fu_476);

assign p_src_kernel_win_val_48_fu_2795_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_10_fu_472);

assign p_src_kernel_win_val_49_fu_2802_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_9_fu_468);

assign p_src_kernel_win_val_4_fu_1580_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_15_fu_332);

assign p_src_kernel_win_val_50_fu_1954_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_8_fu_464);

assign p_src_kernel_win_val_51_fu_1774_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_7_fu_460);

assign p_src_kernel_win_val_52_fu_2285_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_6_fu_456);

assign p_src_kernel_win_val_53_fu_2809_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_5_fu_452);

assign p_src_kernel_win_val_54_fu_2562_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_4_fu_448);

assign p_src_kernel_win_val_55_fu_2816_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_3_fu_444);

assign p_src_kernel_win_val_56_fu_1781_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_2_fu_440);

assign p_src_kernel_win_val_57_fu_2292_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_1_fu_436);

assign p_src_kernel_win_val_58_fu_2569_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_2_va_fu_432);

assign p_src_kernel_win_val_59_fu_2082_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_9_fu_308);

assign p_src_kernel_win_val_5_fu_2054_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_14_fu_328);

assign p_src_kernel_win_val_6_fu_2061_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_13_fu_324);

assign p_src_kernel_win_val_7_fu_2068_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_12_fu_320);

assign p_src_kernel_win_val_8_fu_1816_p3 = ((tmp_9_reg_4694[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_11_fu_316);

assign p_src_kernel_win_val_9_fu_2075_p3 = ((tmp_9_reg_4694_pp0_iter1_reg[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_10_fu_312);

assign p_src_kernel_win_val_s_fu_1276_p3 = ((tmp_9_fu_1227_p2[0:0] === 1'b1) ? 8'd0 : src_kernel_win_0_va_19_fu_348);

assign phitmp_demorgan_i_i_1_fu_3509_p2 = (carry_3_reg_5795 & Range1_all_ones_1_reg_5801);

assign phitmp_demorgan_i_i_2_fu_3679_p2 = (carry_5_reg_5840 & Range1_all_ones_2_reg_5846);

assign phitmp_demorgan_i_i_fu_3433_p2 = (carry_1_reg_5765 & Range1_all_ones_reg_5771);

assign phitmp_i_i1_fu_3513_p2 = (phitmp_demorgan_i_i_1_fu_3509_p2 ^ 1'd1);

assign phitmp_i_i2_fu_3683_p2 = (phitmp_demorgan_i_i_2_fu_3679_p2 ^ 1'd1);

assign phitmp_i_i_fu_3437_p2 = (phitmp_demorgan_i_i_fu_3433_p2 ^ 1'd1);

assign r_V_2_0_0_1_fu_1391_p0 = tmp_102_2_0_1_cast_reg_4522;

assign r_V_2_0_0_1_fu_1391_p1 = r_V_2_0_0_1_fu_1391_p10;

assign r_V_2_0_0_1_fu_1391_p10 = p_src_kernel_win_val_1_reg_4777;

assign r_V_2_0_0_1_fu_1391_p2 = ($signed(r_V_2_0_0_1_fu_1391_p0) * $signed({{1'b0}, {r_V_2_0_0_1_fu_1391_p1}}));

assign r_V_2_0_0_4_fu_1859_p2 = (13'd0 - p_shl1_cast_fu_1855_p1);

assign r_V_2_0_1_1_fu_2703_p2 = (16'd0 - p_shl2_cast_fu_2699_p1);

assign r_V_2_0_1_3_fu_2724_p2 = (16'd0 - p_shl3_cast_fu_2720_p1);

assign r_V_2_0_2_fu_2110_p0 = tmp_102_2_2_reg_4564;

assign r_V_2_0_2_fu_2110_p1 = r_V_2_0_2_fu_2110_p10;

assign r_V_2_0_2_fu_2110_p10 = p_src_kernel_win_val_8_reg_5158;

assign r_V_2_0_2_fu_2110_p2 = (r_V_2_0_2_fu_2110_p0 * r_V_2_0_2_fu_2110_p1);

assign r_V_2_0_3_1_fu_2126_p2 = (16'd0 - p_shl4_cast_fu_2122_p1);

assign r_V_2_0_3_3_fu_2151_p2 = (16'd0 - p_shl_cast_fu_2147_p1);

assign r_V_2_0_4_3_fu_1884_p0 = tmp_102_2_4_3_reg_4613;

assign r_V_2_0_4_3_fu_1884_p1 = r_V_2_0_4_3_fu_1884_p10;

assign r_V_2_0_4_3_fu_1884_p10 = p_src_kernel_win_val_18_reg_5022;

assign r_V_2_0_4_3_fu_1884_p2 = ($signed(r_V_2_0_4_3_fu_1884_p0) * $signed({{1'b0}, {r_V_2_0_4_3_fu_1884_p1}}));

assign r_V_2_0_4_fu_2403_p3 = {{p_src_kernel_win_val_15_reg_5295}, {4'd0}};

assign r_V_2_1_0_1_fu_1441_p0 = tmp_102_2_0_1_cast_reg_4522;

assign r_V_2_1_0_1_fu_1441_p1 = r_V_2_1_0_1_fu_1441_p10;

assign r_V_2_1_0_1_fu_1441_p10 = p_src_kernel_win_val_20_reg_4809;

assign r_V_2_1_0_1_fu_1441_p2 = ($signed(r_V_2_1_0_1_fu_1441_p0) * $signed({{1'b0}, {r_V_2_1_0_1_fu_1441_p1}}));

assign r_V_2_1_0_4_fu_2212_p2 = (13'd0 - p_shl5_cast_fu_2208_p1);

assign r_V_2_1_1_1_fu_2985_p2 = (16'd0 - p_shl6_cast_fu_2981_p1);

assign r_V_2_1_1_3_fu_3006_p2 = (16'd0 - p_shl7_cast_fu_3002_p1);

assign r_V_2_1_2_fu_2496_p0 = tmp_102_2_2_reg_4564;

assign r_V_2_1_2_fu_2496_p1 = r_V_2_1_2_fu_2496_p10;

assign r_V_2_1_2_fu_2496_p10 = p_src_kernel_win_val_27_reg_5335;

assign r_V_2_1_2_fu_2496_p2 = (r_V_2_1_2_fu_2496_p0 * r_V_2_1_2_fu_2496_p1);

assign r_V_2_1_3_1_fu_2512_p2 = (16'd0 - p_shl8_cast_fu_2508_p1);

assign r_V_2_1_3_3_fu_2537_p2 = (16'd0 - p_shl9_cast_fu_2533_p1);

assign r_V_2_1_4_3_fu_1936_p0 = tmp_102_2_4_3_reg_4613;

assign r_V_2_1_4_3_fu_1936_p1 = r_V_2_1_4_3_fu_1936_p10;

assign r_V_2_1_4_3_fu_1936_p10 = p_src_kernel_win_val_38_reg_5082;

assign r_V_2_1_4_3_fu_1936_p2 = ($signed(r_V_2_1_4_3_fu_1936_p0) * $signed({{1'b0}, {r_V_2_1_4_3_fu_1936_p1}}));

assign r_V_2_1_4_fu_2749_p3 = {{p_src_kernel_win_val_35_reg_5451}, {4'd0}};

assign r_V_2_2_0_1_fu_1467_p0 = tmp_102_2_0_1_cast_reg_4522;

assign r_V_2_2_0_1_fu_1467_p1 = r_V_2_2_0_1_fu_1467_p10;

assign r_V_2_2_0_1_fu_1467_p10 = p_src_kernel_win_val_40_reg_4840;

assign r_V_2_2_0_1_fu_1467_p2 = ($signed(r_V_2_2_0_1_fu_1467_p0) * $signed({{1'b0}, {r_V_2_2_0_1_fu_1467_p1}}));

assign r_V_2_2_0_4_fu_2588_p2 = (13'd0 - p_shl10_cast_fu_2584_p1);

assign r_V_2_2_1_1_fu_3089_p2 = (16'd0 - p_shl11_cast_fu_3085_p1);

assign r_V_2_2_1_3_fu_3110_p2 = (16'd0 - p_shl12_cast_fu_3106_p1);

assign r_V_2_2_2_fu_2605_p0 = tmp_102_2_2_reg_4564;

assign r_V_2_2_2_fu_2605_p1 = r_V_2_2_2_fu_2605_p10;

assign r_V_2_2_2_fu_2605_p10 = p_src_kernel_win_val_47_reg_5391;

assign r_V_2_2_2_fu_2605_p2 = (r_V_2_2_2_fu_2605_p0 * r_V_2_2_2_fu_2605_p1);

assign r_V_2_2_3_1_fu_2850_p2 = (16'd0 - p_shl13_cast_fu_2846_p1);

assign r_V_2_2_3_3_fu_2875_p2 = (16'd0 - p_shl14_cast_fu_2871_p1);

assign r_V_2_2_4_3_fu_2894_p0 = tmp_102_2_4_3_reg_4613;

assign r_V_2_2_4_3_fu_2894_p1 = r_V_2_2_4_3_fu_2894_p10;

assign r_V_2_2_4_3_fu_2894_p10 = p_src_kernel_win_val_58_reg_5487;

assign r_V_2_2_4_3_fu_2894_p2 = ($signed(r_V_2_2_4_3_fu_2894_p0) * $signed({{1'b0}, {r_V_2_2_4_3_fu_2894_p1}}));

assign r_V_2_2_4_fu_3031_p3 = {{p_src_kernel_win_val_55_reg_5577}, {4'd0}};

assign rev1_fu_3394_p2 = (tmp_52_fu_3386_p3 ^ 1'd1);

assign rev2_fu_3640_p2 = (tmp_70_fu_3632_p3 ^ 1'd1);

assign rev_fu_3300_p2 = (tmp_36_fu_3292_p3 ^ 1'd1);

assign sum_V_0_1_cast_fu_2941_p1 = $signed(sum_V_0_1_reg_5416);

assign sum_V_0_1_fu_2397_p2 = ($signed(tmp53_cast_fu_2391_p1) + $signed(tmp54_cast_fu_2394_p1));

assign sum_V_0_2_fu_2956_p2 = ($signed(tmp13_fu_2947_p2) + $signed(tmp57_cast_fu_2953_p1));

assign sum_V_0_4_1_fu_3150_p2 = ($signed(tmp59_cast_fu_3143_p1) + $signed(tmp63_cast_fu_3147_p1));

assign sum_V_1_1_cast_fu_3045_p1 = $signed(sum_V_1_1_reg_5456);

assign sum_V_1_1_fu_2483_p2 = ($signed(tmp71_cast_fu_2477_p1) + $signed(tmp72_cast_fu_2480_p1));

assign sum_V_1_2_fu_3060_p2 = ($signed(tmp35_fu_3051_p2) + $signed(tmp75_cast_fu_3057_p1));

assign sum_V_1_4_1_fu_3210_p2 = ($signed(tmp77_cast_fu_3203_p1) + $signed(tmp81_cast_fu_3207_p1));

assign sum_V_2_1_cast_fu_3162_p1 = $signed(sum_V_2_1_reg_5582);

assign sum_V_2_1_fu_2829_p2 = ($signed(tmp89_cast_fu_2823_p1) + $signed(tmp90_cast_fu_2826_p1));

assign sum_V_2_2_fu_3177_p2 = ($signed(tmp53_fu_3168_p2) + $signed(tmp93_cast_fu_3174_p1));

assign sum_V_2_4_1_fu_3234_p2 = ($signed(tmp95_cast_fu_3227_p1) + $signed(tmp99_cast_fu_3231_p1));

assign tmp100_cast_fu_3183_p1 = tmp61_reg_5517_pp0_iter2_reg;

assign tmp102_cast_fu_3186_p1 = tmp63_reg_5687;

assign tmp106_cast_fu_3580_p1 = tmp66_reg_5652_pp0_iter3_reg;

assign tmp12_fu_2734_p2 = ($signed(tmp_103_0_1_3_cast_c_fu_2730_p1) + $signed(tmp_103_0_1_1_cast_c_fu_2709_p1));

assign tmp13_fu_2947_p2 = ($signed(sum_V_0_1_cast_fu_2941_p1) + $signed(tmp56_cast_fu_2944_p1));

assign tmp21_fu_2161_p2 = ($signed(tmp_103_0_3_3_cast_c_fu_2157_p1) + $signed(tmp_103_0_3_1_cast_c_fu_2132_p1));

assign tmp23_fu_3138_p2 = ($signed(tmp20_reg_5657) + $signed(tmp61_cast_fu_3135_p1));

assign tmp28_fu_2968_p2 = ($signed(tmp64_cast_fu_2962_p1) + $signed(tmp66_cast_fu_2965_p1));

assign tmp34_fu_3016_p2 = ($signed(tmp_103_1_1_3_cast_c_fu_3012_p1) + $signed(tmp_103_1_1_1_cast_c_fu_2991_p1));

assign tmp35_fu_3051_p2 = ($signed(sum_V_1_1_cast_fu_3045_p1) + $signed(tmp74_cast_fu_3048_p1));

assign tmp39_fu_2547_p2 = ($signed(tmp_103_1_3_3_cast_c_fu_2543_p1) + $signed(tmp_103_1_3_1_cast_c_fu_2518_p1));

assign tmp41_fu_3198_p2 = ($signed(tmp38_reg_5702) + $signed(tmp79_cast_fu_3195_p1));

assign tmp46_fu_3072_p2 = ($signed(tmp82_cast_fu_3066_p1) + $signed(tmp84_cast_fu_3069_p1));

assign tmp52_fu_3120_p2 = ($signed(tmp_103_2_1_3_cast_c_fu_3116_p1) + $signed(tmp_103_2_1_1_cast_c_fu_3095_p1));

assign tmp53_cast_fu_2391_p1 = tmp10_reg_5300;

assign tmp53_fu_3168_p2 = ($signed(sum_V_2_1_cast_fu_3162_p1) + $signed(tmp92_cast_fu_3165_p1));

assign tmp54_cast_fu_2394_p1 = tmp11_reg_5184;

assign tmp56_cast_fu_2944_p1 = $signed(tmp12_reg_5527);

assign tmp57_cast_fu_2953_p1 = tmp15_reg_5532;

assign tmp57_fu_2885_p2 = ($signed(tmp_103_2_3_3_cast_c_fu_2881_p1) + $signed(tmp_103_2_3_1_cast_c_fu_2856_p1));

assign tmp59_cast_fu_3143_p1 = $signed(tmp23_fu_3138_p2);

assign tmp59_fu_3222_p2 = ($signed(tmp56_reg_5727) + $signed(tmp97_cast_fu_3219_p1));

assign tmp61_cast_fu_3135_p1 = tmp22_reg_5426_pp0_iter2_reg;

assign tmp63_cast_fu_3147_p1 = $signed(tmp28_reg_5612);

assign tmp64_cast_fu_2962_p1 = tmp25_reg_5325;

assign tmp64_fu_3189_p2 = ($signed(tmp100_cast_fu_3183_p1) + $signed(tmp102_cast_fu_3186_p1));

assign tmp66_cast_fu_2965_p1 = tmp27_reg_5542;

assign tmp70_cast_fu_3240_p1 = tmp30_reg_5436_pp0_iter3_reg;

assign tmp71_cast_fu_2477_p1 = tmp32_reg_5346;

assign tmp72_cast_fu_2480_p1 = tmp33_reg_5351;

assign tmp74_cast_fu_3048_p1 = $signed(tmp34_reg_5617);

assign tmp75_cast_fu_3057_p1 = tmp37_reg_5622;

assign tmp77_cast_fu_3203_p1 = $signed(tmp41_fu_3198_p2);

assign tmp79_cast_fu_3195_p1 = tmp40_reg_5552_pp0_iter3_reg;

assign tmp81_cast_fu_3207_p1 = $signed(tmp46_reg_5667);

assign tmp82_cast_fu_3066_p1 = tmp43_reg_5371_pp0_iter2_reg;

assign tmp84_cast_fu_3069_p1 = tmp45_reg_5632;

assign tmp88_cast_fu_3334_p1 = tmp48_reg_5562_pp0_iter3_reg;

assign tmp89_cast_fu_2823_p1 = tmp50_reg_5406;

assign tmp90_cast_fu_2826_p1 = tmp51_reg_5492;

assign tmp92_cast_fu_3165_p1 = $signed(tmp52_reg_5672);

assign tmp93_cast_fu_3174_p1 = tmp55_reg_5677;

assign tmp95_cast_fu_3227_p1 = $signed(tmp59_fu_3222_p2);

assign tmp97_cast_fu_3219_p1 = tmp58_reg_5642_pp0_iter3_reg;

assign tmp99_cast_fu_3231_p1 = $signed(tmp64_reg_5717);

assign tmp_102_2_0_1_cast_fu_1119_p1 = $signed(p_kernel_val_0_V_1_read);

assign tmp_102_2_0_2_fu_1122_p1 = $signed(p_kernel_val_0_V_2_read);

assign tmp_102_2_0_3_cast_fu_1125_p1 = $signed(p_kernel_val_0_V_3_read);

assign tmp_102_2_0_cast_fu_1116_p1 = $signed(p_kernel_val_0_V_0_read);

assign tmp_102_2_1_2_fu_1131_p1 = p_kernel_val_1_V_2_read;

assign tmp_102_2_1_4_cast_fu_1134_p1 = $signed(p_kernel_val_1_V_4_read);

assign tmp_102_2_1_fu_1128_p1 = $signed(p_kernel_val_1_V_0_read);

assign tmp_102_2_2_1_fu_1140_p1 = $signed(p_kernel_val_2_V_1_read);

assign tmp_102_2_2_3_fu_1143_p1 = p_kernel_val_2_V_3_read;

assign tmp_102_2_2_4_fu_1146_p1 = $signed(p_kernel_val_2_V_4_read);

assign tmp_102_2_2_fu_1137_p1 = p_kernel_val_2_V_0_read;

assign tmp_102_2_3_2_cast_fu_1149_p1 = $signed(p_kernel_val_3_V_2_read);

assign tmp_102_2_3_4_cast_fu_1152_p1 = $signed(p_kernel_val_3_V_4_read);

assign tmp_102_2_4_2_fu_1155_p1 = p_kernel_val_4_V_2_read;

assign tmp_102_2_4_3_fu_1158_p1 = $signed(p_kernel_val_4_V_3_read);

assign tmp_102_2_4_4_cast_fu_1161_p1 = $signed(p_kernel_val_4_V_4_read);

assign tmp_103_0_1_1_cast_c_fu_2709_p1 = $signed(r_V_2_0_1_1_fu_2703_p2);

assign tmp_103_0_1_3_cast_c_fu_2730_p1 = $signed(r_V_2_0_1_3_fu_2724_p2);

assign tmp_103_0_3_1_cast_c_fu_2132_p1 = $signed(r_V_2_0_3_1_fu_2126_p2);

assign tmp_103_0_3_3_cast_c_fu_2157_p1 = $signed(r_V_2_0_3_3_fu_2151_p2);

assign tmp_103_0_4_1_cast_c_fu_1615_p0 = tmp_20_reg_4634;

assign tmp_103_0_4_1_cast_c_fu_1615_p1 = tmp_103_0_4_1_cast_c_fu_1615_p10;

assign tmp_103_0_4_1_cast_c_fu_1615_p10 = p_src_kernel_win_val_16_reg_4879;

assign tmp_103_0_4_1_cast_c_fu_1615_p2 = (tmp_103_0_4_1_cast_c_fu_1615_p0 * tmp_103_0_4_1_cast_c_fu_1615_p1);

assign tmp_103_1_1_1_cast_c_fu_2991_p1 = $signed(r_V_2_1_1_1_fu_2985_p2);

assign tmp_103_1_1_3_cast_c_fu_3012_p1 = $signed(r_V_2_1_1_3_fu_3006_p2);

assign tmp_103_1_3_1_cast_c_fu_2518_p1 = $signed(r_V_2_1_3_1_fu_2512_p2);

assign tmp_103_1_3_3_cast_c_fu_2543_p1 = $signed(r_V_2_1_3_3_fu_2537_p2);

assign tmp_103_1_4_1_cast_c_fu_1714_p0 = tmp_20_reg_4634;

assign tmp_103_1_4_1_cast_c_fu_1714_p1 = tmp_103_1_4_1_cast_c_fu_1714_p10;

assign tmp_103_1_4_1_cast_c_fu_1714_p10 = p_src_kernel_win_val_36_reg_4928;

assign tmp_103_1_4_1_cast_c_fu_1714_p2 = (tmp_103_1_4_1_cast_c_fu_1714_p0 * tmp_103_1_4_1_cast_c_fu_1714_p1);

assign tmp_103_2_1_1_cast_c_fu_3095_p1 = $signed(r_V_2_2_1_1_fu_3089_p2);

assign tmp_103_2_1_3_cast_c_fu_3116_p1 = $signed(r_V_2_2_1_3_fu_3110_p2);

assign tmp_103_2_3_1_cast_c_fu_2856_p1 = $signed(r_V_2_2_3_1_fu_2850_p2);

assign tmp_103_2_3_3_cast_c_fu_2881_p1 = $signed(r_V_2_2_3_3_fu_2875_p2);

assign tmp_103_2_4_1_cast_c_fu_1975_p0 = tmp_20_reg_4634;

assign tmp_103_2_4_1_cast_c_fu_1975_p1 = tmp_103_2_4_1_cast_c_fu_1975_p10;

assign tmp_103_2_4_1_cast_c_fu_1975_p10 = p_src_kernel_win_val_56_reg_5137;

assign tmp_103_2_4_1_cast_c_fu_1975_p2 = (tmp_103_2_4_1_cast_c_fu_1975_p0 * tmp_103_2_4_1_cast_c_fu_1975_p1);

assign tmp_12_fu_1254_p1 = ap_phi_mux_t_V_2_phi_fu_858_p4;

assign tmp_19_fu_1164_p1 = p_kernel_val_3_V_0_read;

assign tmp_20_fu_1167_p1 = p_kernel_val_4_V_1_read;

assign tmp_21_fu_3312_p4 = {{p_Val2_s_fu_3243_p2[19:12]}};

assign tmp_24_fu_3406_p4 = {{p_Val2_4_fu_3337_p2[19:12]}};

assign tmp_27_fu_3652_p4 = {{p_Val2_8_fu_3583_p2[19:12]}};

assign tmp_2_i_cast_i1_fu_3622_p1 = tmp_69_fu_3614_p3;

assign tmp_2_i_cast_i7_fu_3376_p1 = tmp_51_fu_3368_p3;

assign tmp_2_i_cast_i_fu_3282_p1 = tmp_35_fu_3274_p3;

assign tmp_31_fu_1233_p4 = {{ap_phi_mux_t_V_2_phi_fu_858_p4[7:1]}};

assign tmp_35_fu_3274_p3 = p_Val2_s_fu_3243_p2[32'd3];

assign tmp_36_fu_3292_p3 = p_Val2_2_fu_3286_p2[32'd7];

assign tmp_3_fu_1104_p2 = (tmp_2_reg_832 + 2'd1);

assign tmp_4_fu_1110_p2 = ((tmp_2_reg_832 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_51_fu_3368_p3 = p_Val2_4_fu_3337_p2[32'd3];

assign tmp_52_fu_3386_p3 = p_Val2_6_fu_3380_p2[32'd7];

assign tmp_5_fu_1182_p2 = ((t_V_reg_843 < 8'd220) ? 1'b1 : 1'b0);

assign tmp_69_fu_3614_p3 = p_Val2_8_fu_3583_p2[32'd3];

assign tmp_6_fu_1188_p2 = ((t_V_reg_843 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_70_fu_3632_p3 = p_Val2_10_fu_3626_p2[32'd7];

assign tmp_8_fu_1216_p2 = ((ap_phi_mux_t_V_2_phi_fu_858_p4 < 8'd220) ? 1'b1 : 1'b0);

assign tmp_9_fu_1227_p2 = ((ap_phi_mux_t_V_2_phi_fu_858_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_fu_1194_p4 = {{t_V_reg_843[7:1]}};

always @ (posedge ap_clk) begin
    tmp_102_2_1_2_reg_4550[15:8] <= 8'b00000000;
    tmp_102_2_2_reg_4564[15:8] <= 8'b00000000;
    tmp_102_2_2_3_reg_4578[15:8] <= 8'b00000000;
    tmp_102_2_4_2_reg_4606[15:8] <= 8'b00000000;
    tmp_19_reg_4627[14:8] <= 7'b0000000;
    tmp_20_reg_4634[14:8] <= 7'b0000000;
    tmp21_reg_5320[6:0] <= 7'b0000000;
    tmp39_reg_5476[6:0] <= 7'b0000000;
    tmp12_reg_5527[6:0] <= 7'b0000000;
    tmp57_reg_5597[6:0] <= 7'b0000000;
    tmp34_reg_5617[6:0] <= 7'b0000000;
    tmp52_reg_5672[6:0] <= 7'b0000000;
end

endmodule //Filter2D
