
STM32_PARK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c18  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f8  08007d28  08007d28  00008d28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008720  08008720  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008720  08008720  00009720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008728  08008728  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008728  08008728  00009728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800872c  0800872c  0000972c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008730  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000484  200001d4  08008904  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000658  08008904  0000a658  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b588  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d33  00000000  00000000  00015785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b80  00000000  00000000  000174b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f1  00000000  00000000  00018038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002887  00000000  00000000  00018929  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dbe3  00000000  00000000  0001b1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000879af  00000000  00000000  00028d93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b0742  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000420c  00000000  00000000  000b0788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000b4994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007d10 	.word	0x08007d10

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007d10 	.word	0x08007d10

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <_write>:
/* USER CODE BEGIN 0 */

/**
  * @brief  Retargets printf to UART2
  */
int _write(int file, char *ptr, int len) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	68b9      	ldr	r1, [r7, #8]
 8000f5a:	4804      	ldr	r0, [pc, #16]	@ (8000f6c <_write+0x28>)
 8000f5c:	f003 fcf4 	bl	8004948 <HAL_UART_Transmit>
    return len;
 8000f60:	687b      	ldr	r3, [r7, #4]
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000244 	.word	0x20000244

08000f70 <VL53L0X_ProcessRangingData>:

/**
  * @brief  Process and display complete ranging data
  */
void VL53L0X_ProcessRangingData(VL53L0X_RangingData_t *data)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af02      	add	r7, sp, #8
 8000f76:	6078      	str	r0, [r7, #4]
    printf("[#%lu] Distance: %4d mm", measurementCount++, data->range_mm);
 8000f78:	4b26      	ldr	r3, [pc, #152]	@ (8001014 <VL53L0X_ProcessRangingData+0xa4>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	1c5a      	adds	r2, r3, #1
 8000f7e:	4925      	ldr	r1, [pc, #148]	@ (8001014 <VL53L0X_ProcessRangingData+0xa4>)
 8000f80:	600a      	str	r2, [r1, #0]
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	8812      	ldrh	r2, [r2, #0]
 8000f86:	4619      	mov	r1, r3
 8000f88:	4823      	ldr	r0, [pc, #140]	@ (8001018 <VL53L0X_ProcessRangingData+0xa8>)
 8000f8a:	f004 fcff 	bl	800598c <iprintf>

    if (data->range_status == 0) {
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	789b      	ldrb	r3, [r3, #2]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d12d      	bne.n	8000ff2 <VL53L0X_ProcessRangingData+0x82>
        printf(" | %.2f cm | Signal: %3d",
               data->range_mm / 10.0f,
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	881b      	ldrh	r3, [r3, #0]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fe2e 	bl	8000bfc <__aeabi_i2f>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	491e      	ldr	r1, [pc, #120]	@ (800101c <VL53L0X_ProcessRangingData+0xac>)
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff ff31 	bl	8000e0c <__aeabi_fdiv>
 8000faa:	4603      	mov	r3, r0
        printf(" | %.2f cm | Signal: %3d",
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fa3b 	bl	8000428 <__aeabi_f2d>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
               data->signal_rate);
 8000fb6:	6879      	ldr	r1, [r7, #4]
 8000fb8:	78c9      	ldrb	r1, [r1, #3]
        printf(" | %.2f cm | Signal: %3d",
 8000fba:	9100      	str	r1, [sp, #0]
 8000fbc:	4818      	ldr	r0, [pc, #96]	@ (8001020 <VL53L0X_ProcessRangingData+0xb0>)
 8000fbe:	f004 fce5 	bl	800598c <iprintf>

        // Visual indicator
        if (data->range_mm < DISTANCE_THRESHOLD_NEAR) {
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	2b63      	cmp	r3, #99	@ 0x63
 8000fc8:	d803      	bhi.n	8000fd2 <VL53L0X_ProcessRangingData+0x62>
            printf(" [VERY CLOSE]");
 8000fca:	4816      	ldr	r0, [pc, #88]	@ (8001024 <VL53L0X_ProcessRangingData+0xb4>)
 8000fcc:	f004 fcde 	bl	800598c <iprintf>
 8000fd0:	e00b      	b.n	8000fea <VL53L0X_ProcessRangingData+0x7a>
        } else if (data->range_mm < DISTANCE_THRESHOLD_FAR) {
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	881b      	ldrh	r3, [r3, #0]
 8000fd6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000fda:	d203      	bcs.n	8000fe4 <VL53L0X_ProcessRangingData+0x74>
            printf(" [NEAR]");
 8000fdc:	4812      	ldr	r0, [pc, #72]	@ (8001028 <VL53L0X_ProcessRangingData+0xb8>)
 8000fde:	f004 fcd5 	bl	800598c <iprintf>
 8000fe2:	e002      	b.n	8000fea <VL53L0X_ProcessRangingData+0x7a>
        } else {
            printf(" [FAR]");
 8000fe4:	4811      	ldr	r0, [pc, #68]	@ (800102c <VL53L0X_ProcessRangingData+0xbc>)
 8000fe6:	f004 fcd1 	bl	800598c <iprintf>
        }
        printf(" ");
 8000fea:	4811      	ldr	r0, [pc, #68]	@ (8001030 <VL53L0X_ProcessRangingData+0xc0>)
 8000fec:	f004 fcce 	bl	800598c <iprintf>
 8000ff0:	e009      	b.n	8001006 <VL53L0X_ProcessRangingData+0x96>
    } else {
        printf(" | Status: %s", VL53L0X_GetRangeStatusString(data->range_status));
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	789b      	ldrb	r3, [r3, #2]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f001 fac0 	bl	800257c <VL53L0X_GetRangeStatusString>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	4619      	mov	r1, r3
 8001000:	480c      	ldr	r0, [pc, #48]	@ (8001034 <VL53L0X_ProcessRangingData+0xc4>)
 8001002:	f004 fcc3 	bl	800598c <iprintf>
    }
    printf("\r\n");
 8001006:	480c      	ldr	r0, [pc, #48]	@ (8001038 <VL53L0X_ProcessRangingData+0xc8>)
 8001008:	f004 fd28 	bl	8005a5c <puts>
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200002e4 	.word	0x200002e4
 8001018:	08007d28 	.word	0x08007d28
 800101c:	41200000 	.word	0x41200000
 8001020:	08007d40 	.word	0x08007d40
 8001024:	08007d5c 	.word	0x08007d5c
 8001028:	08007d6c 	.word	0x08007d6c
 800102c:	08007d74 	.word	0x08007d74
 8001030:	08007d7c 	.word	0x08007d7c
 8001034:	08007d84 	.word	0x08007d84
 8001038:	08007d94 	.word	0x08007d94

0800103c <Blink_Status>:

/**
  * @brief Blink LED for status indication
  */
static void Blink_Status(uint8_t count, uint16_t delay)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	460a      	mov	r2, r1
 8001046:	71fb      	strb	r3, [r7, #7]
 8001048:	4613      	mov	r3, r2
 800104a:	80bb      	strh	r3, [r7, #4]
    for (uint8_t i = 0; i < count; i++)
 800104c:	2300      	movs	r3, #0
 800104e:	73fb      	strb	r3, [r7, #15]
 8001050:	e016      	b.n	8001080 <Blink_Status+0x44>
    {
        HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_SET);
 8001052:	2201      	movs	r2, #1
 8001054:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001058:	480e      	ldr	r0, [pc, #56]	@ (8001094 <Blink_Status+0x58>)
 800105a:	f001 fe5f 	bl	8002d1c <HAL_GPIO_WritePin>
        HAL_Delay(delay);
 800105e:	88bb      	ldrh	r3, [r7, #4]
 8001060:	4618      	mov	r0, r3
 8001062:	f001 fb57 	bl	8002714 <HAL_Delay>
        HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800106c:	4809      	ldr	r0, [pc, #36]	@ (8001094 <Blink_Status+0x58>)
 800106e:	f001 fe55 	bl	8002d1c <HAL_GPIO_WritePin>
        HAL_Delay(delay);
 8001072:	88bb      	ldrh	r3, [r7, #4]
 8001074:	4618      	mov	r0, r3
 8001076:	f001 fb4d 	bl	8002714 <HAL_Delay>
    for (uint8_t i = 0; i < count; i++)
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	3301      	adds	r3, #1
 800107e:	73fb      	strb	r3, [r7, #15]
 8001080:	7bfa      	ldrb	r2, [r7, #15]
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	429a      	cmp	r2, r3
 8001086:	d3e4      	bcc.n	8001052 <Blink_Status+0x16>
    }
}
 8001088:	bf00      	nop
 800108a:	bf00      	nop
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40011000 	.word	0x40011000

08001098 <send_AT>:

/**
  * @brief Send AT command and wait
  */
static void send_AT(const char* cmd, uint32_t delay_ms)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
    HAL_UART_AbortReceive_IT(&huart2);
 80010a2:	480d      	ldr	r0, [pc, #52]	@ (80010d8 <send_AT+0x40>)
 80010a4:	f003 fd00 	bl	8004aa8 <HAL_UART_AbortReceive_IT>
    HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff f851 	bl	8000150 <strlen>
 80010ae:	4603      	mov	r3, r0
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	6879      	ldr	r1, [r7, #4]
 80010b8:	4807      	ldr	r0, [pc, #28]	@ (80010d8 <send_AT+0x40>)
 80010ba:	f003 fc45 	bl	8004948 <HAL_UART_Transmit>
    HAL_Delay(delay_ms);
 80010be:	6838      	ldr	r0, [r7, #0]
 80010c0:	f001 fb28 	bl	8002714 <HAL_Delay>
    HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1);
 80010c4:	2201      	movs	r2, #1
 80010c6:	4905      	ldr	r1, [pc, #20]	@ (80010dc <send_AT+0x44>)
 80010c8:	4803      	ldr	r0, [pc, #12]	@ (80010d8 <send_AT+0x40>)
 80010ca:	f003 fcc8 	bl	8004a5e <HAL_UART_Receive_IT>
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	2000028c 	.word	0x2000028c
 80010dc:	200004ea 	.word	0x200004ea

080010e0 <send_data>:

/**
  * @brief Send raw data to ESP-01
  */
static void send_data(uint8_t* data, uint16_t len)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	807b      	strh	r3, [r7, #2]
    HAL_UART_AbortReceive_IT(&huart2);
 80010ec:	480b      	ldr	r0, [pc, #44]	@ (800111c <send_data+0x3c>)
 80010ee:	f003 fcdb 	bl	8004aa8 <HAL_UART_AbortReceive_IT>
    HAL_UART_Transmit(&huart2, data, len, HAL_MAX_DELAY);
 80010f2:	887a      	ldrh	r2, [r7, #2]
 80010f4:	f04f 33ff 	mov.w	r3, #4294967295
 80010f8:	6879      	ldr	r1, [r7, #4]
 80010fa:	4808      	ldr	r0, [pc, #32]	@ (800111c <send_data+0x3c>)
 80010fc:	f003 fc24 	bl	8004948 <HAL_UART_Transmit>
    HAL_Delay(500);
 8001100:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001104:	f001 fb06 	bl	8002714 <HAL_Delay>
    HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1);
 8001108:	2201      	movs	r2, #1
 800110a:	4905      	ldr	r1, [pc, #20]	@ (8001120 <send_data+0x40>)
 800110c:	4803      	ldr	r0, [pc, #12]	@ (800111c <send_data+0x3c>)
 800110e:	f003 fca6 	bl	8004a5e <HAL_UART_Receive_IT>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	2000028c 	.word	0x2000028c
 8001120:	200004ea 	.word	0x200004ea

08001124 <wait_for_prompt>:

/**
  * @brief Wait for '>' prompt from ESP-01 after AT+CIPSEND
  */
static void wait_for_prompt(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
    HAL_Delay(500);
 8001128:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800112c:	f001 faf2 	bl	8002714 <HAL_Delay>
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}

08001134 <ESP01_ConnectWiFi>:

/**
  * @brief Connect ESP-01 to WiFi network
  */
static uint8_t ESP01_ConnectWiFi(const char* ssid, const char* password)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b0a6      	sub	sp, #152	@ 0x98
 8001138:	af02      	add	r7, sp, #8
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
    printf("Connecting to WiFi: %s\r\n", ssid);
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	4831      	ldr	r0, [pc, #196]	@ (8001208 <ESP01_ConnectWiFi+0xd4>)
 8001142:	f004 fc23 	bl	800598c <iprintf>

    rx_index = 0;
 8001146:	4b31      	ldr	r3, [pc, #196]	@ (800120c <ESP01_ConnectWiFi+0xd8>)
 8001148:	2200      	movs	r2, #0
 800114a:	801a      	strh	r2, [r3, #0]
    memset(rx_buffer, 0, RX_BUFFER_SIZE);
 800114c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001150:	2100      	movs	r1, #0
 8001152:	482f      	ldr	r0, [pc, #188]	@ (8001210 <ESP01_ConnectWiFi+0xdc>)
 8001154:	f004 fd98 	bl	8005c88 <memset>

    send_AT("AT+CWMODE=1\r\n", 1000);
 8001158:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800115c:	482d      	ldr	r0, [pc, #180]	@ (8001214 <ESP01_ConnectWiFi+0xe0>)
 800115e:	f7ff ff9b 	bl	8001098 <send_AT>
    send_AT("AT+CWQAP\r\n", 1000);
 8001162:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001166:	482c      	ldr	r0, [pc, #176]	@ (8001218 <ESP01_ConnectWiFi+0xe4>)
 8001168:	f7ff ff96 	bl	8001098 <send_AT>
    HAL_Delay(1000);
 800116c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001170:	f001 fad0 	bl	8002714 <HAL_Delay>

    rx_index = 0;
 8001174:	4b25      	ldr	r3, [pc, #148]	@ (800120c <ESP01_ConnectWiFi+0xd8>)
 8001176:	2200      	movs	r2, #0
 8001178:	801a      	strh	r2, [r3, #0]
    memset(rx_buffer, 0, RX_BUFFER_SIZE);
 800117a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800117e:	2100      	movs	r1, #0
 8001180:	4823      	ldr	r0, [pc, #140]	@ (8001210 <ESP01_ConnectWiFi+0xdc>)
 8001182:	f004 fd81 	bl	8005c88 <memset>

    char wifiCommand[128];
    snprintf(wifiCommand, sizeof(wifiCommand),
 8001186:	f107 000c 	add.w	r0, r7, #12
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a22      	ldr	r2, [pc, #136]	@ (800121c <ESP01_ConnectWiFi+0xe8>)
 8001192:	2180      	movs	r1, #128	@ 0x80
 8001194:	f004 fc6a 	bl	8005a6c <sniprintf>
             "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);

    HAL_UART_Transmit(&huart2, (uint8_t*)wifiCommand, strlen(wifiCommand), HAL_MAX_DELAY);
 8001198:	f107 030c 	add.w	r3, r7, #12
 800119c:	4618      	mov	r0, r3
 800119e:	f7fe ffd7 	bl	8000150 <strlen>
 80011a2:	4603      	mov	r3, r0
 80011a4:	b29a      	uxth	r2, r3
 80011a6:	f107 010c 	add.w	r1, r7, #12
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295
 80011ae:	481c      	ldr	r0, [pc, #112]	@ (8001220 <ESP01_ConnectWiFi+0xec>)
 80011b0:	f003 fbca 	bl	8004948 <HAL_UART_Transmit>

    // Blink during connection attempt
    for (uint8_t i = 0; i < 40; i++)
 80011b4:	2300      	movs	r3, #0
 80011b6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80011ba:	e00c      	b.n	80011d6 <ESP01_ConnectWiFi+0xa2>
    {
        HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 80011bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011c0:	4818      	ldr	r0, [pc, #96]	@ (8001224 <ESP01_ConnectWiFi+0xf0>)
 80011c2:	f001 fdc3 	bl	8002d4c <HAL_GPIO_TogglePin>
        HAL_Delay(250);
 80011c6:	20fa      	movs	r0, #250	@ 0xfa
 80011c8:	f001 faa4 	bl	8002714 <HAL_Delay>
    for (uint8_t i = 0; i < 40; i++)
 80011cc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80011d0:	3301      	adds	r3, #1
 80011d2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80011d6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80011da:	2b27      	cmp	r3, #39	@ 0x27
 80011dc:	d9ee      	bls.n	80011bc <ESP01_ConnectWiFi+0x88>
    }
    HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011e4:	480f      	ldr	r0, [pc, #60]	@ (8001224 <ESP01_ConnectWiFi+0xf0>)
 80011e6:	f001 fd99 	bl	8002d1c <HAL_GPIO_WritePin>

    HAL_Delay(2000);
 80011ea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011ee:	f001 fa91 	bl	8002714 <HAL_Delay>
    wifi_connected = 1;
 80011f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001228 <ESP01_ConnectWiFi+0xf4>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	701a      	strb	r2, [r3, #0]
    printf("WiFi connected!\r\n");
 80011f8:	480c      	ldr	r0, [pc, #48]	@ (800122c <ESP01_ConnectWiFi+0xf8>)
 80011fa:	f004 fc2f 	bl	8005a5c <puts>
    return 1;
 80011fe:	2301      	movs	r3, #1
}
 8001200:	4618      	mov	r0, r3
 8001202:	3790      	adds	r7, #144	@ 0x90
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	08007d98 	.word	0x08007d98
 800120c:	200004e8 	.word	0x200004e8
 8001210:	200002e8 	.word	0x200002e8
 8001214:	08007db4 	.word	0x08007db4
 8001218:	08007dc4 	.word	0x08007dc4
 800121c:	08007dd0 	.word	0x08007dd0
 8001220:	2000028c 	.word	0x2000028c
 8001224:	40011000 	.word	0x40011000
 8001228:	200004eb 	.word	0x200004eb
 800122c:	08007de8 	.word	0x08007de8

08001230 <ESP01_ConnectMQTTBroker>:

/**
  * @brief Connect to MQTT broker via TCP
  */
static uint8_t ESP01_ConnectMQTTBroker(const char* broker, uint16_t port)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b0a4      	sub	sp, #144	@ 0x90
 8001234:	af02      	add	r7, sp, #8
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	807b      	strh	r3, [r7, #2]
    printf("Connecting to MQTT broker: %s:%d\r\n", broker, port);
 800123c:	887b      	ldrh	r3, [r7, #2]
 800123e:	461a      	mov	r2, r3
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	481a      	ldr	r0, [pc, #104]	@ (80012ac <ESP01_ConnectMQTTBroker+0x7c>)
 8001244:	f004 fba2 	bl	800598c <iprintf>

    char cmd[128];

    send_AT("AT+CIPCLOSE\r\n", 1000);
 8001248:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800124c:	4818      	ldr	r0, [pc, #96]	@ (80012b0 <ESP01_ConnectMQTTBroker+0x80>)
 800124e:	f7ff ff23 	bl	8001098 <send_AT>

    rx_index = 0;
 8001252:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <ESP01_ConnectMQTTBroker+0x84>)
 8001254:	2200      	movs	r2, #0
 8001256:	801a      	strh	r2, [r3, #0]
    memset(rx_buffer, 0, RX_BUFFER_SIZE);
 8001258:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800125c:	2100      	movs	r1, #0
 800125e:	4816      	ldr	r0, [pc, #88]	@ (80012b8 <ESP01_ConnectMQTTBroker+0x88>)
 8001260:	f004 fd12 	bl	8005c88 <memset>

    snprintf(cmd, sizeof(cmd),
 8001264:	887b      	ldrh	r3, [r7, #2]
 8001266:	f107 0008 	add.w	r0, r7, #8
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	4a13      	ldr	r2, [pc, #76]	@ (80012bc <ESP01_ConnectMQTTBroker+0x8c>)
 8001270:	2180      	movs	r1, #128	@ 0x80
 8001272:	f004 fbfb 	bl	8005a6c <sniprintf>
             "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n", broker, port);

    HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	4618      	mov	r0, r3
 800127c:	f7fe ff68 	bl	8000150 <strlen>
 8001280:	4603      	mov	r3, r0
 8001282:	b29a      	uxth	r2, r3
 8001284:	f107 0108 	add.w	r1, r7, #8
 8001288:	f04f 33ff 	mov.w	r3, #4294967295
 800128c:	480c      	ldr	r0, [pc, #48]	@ (80012c0 <ESP01_ConnectMQTTBroker+0x90>)
 800128e:	f003 fb5b 	bl	8004948 <HAL_UART_Transmit>
    HAL_Delay(6000);
 8001292:	f241 7070 	movw	r0, #6000	@ 0x1770
 8001296:	f001 fa3d 	bl	8002714 <HAL_Delay>

    printf("TCP connection established!\r\n");
 800129a:	480a      	ldr	r0, [pc, #40]	@ (80012c4 <ESP01_ConnectMQTTBroker+0x94>)
 800129c:	f004 fbde 	bl	8005a5c <puts>
    return 1;
 80012a0:	2301      	movs	r3, #1
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3788      	adds	r7, #136	@ 0x88
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	08007dfc 	.word	0x08007dfc
 80012b0:	08007e20 	.word	0x08007e20
 80012b4:	200004e8 	.word	0x200004e8
 80012b8:	200002e8 	.word	0x200002e8
 80012bc:	08007e30 	.word	0x08007e30
 80012c0:	2000028c 	.word	0x2000028c
 80012c4:	08007e4c 	.word	0x08007e4c

080012c8 <ESP01_Send_MQTT_CONNECT>:

/**
  * @brief Send MQTT CONNECT packet
  */
static uint8_t ESP01_Send_MQTT_CONNECT(const char* clientID)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b0ac      	sub	sp, #176	@ 0xb0
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
    printf("Sending MQTT CONNECT...\r\n");
 80012d0:	4875      	ldr	r0, [pc, #468]	@ (80014a8 <ESP01_Send_MQTT_CONNECT+0x1e0>)
 80012d2:	f004 fbc3 	bl	8005a5c <puts>

    uint8_t packet[128];
    uint8_t clientID_len = strlen(clientID);
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f7fe ff3a 	bl	8000150 <strlen>
 80012dc:	4603      	mov	r3, r0
 80012de:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    uint8_t total_len = 10 + 2 + clientID_len;
 80012e2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80012e6:	330c      	adds	r3, #12
 80012e8:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae

    uint8_t index = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
    packet[index++] = 0x10;
 80012f2:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 80012fc:	33b0      	adds	r3, #176	@ 0xb0
 80012fe:	443b      	add	r3, r7
 8001300:	2210      	movs	r2, #16
 8001302:	f803 2c84 	strb.w	r2, [r3, #-132]
    packet[index++] = total_len;
 8001306:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800130a:	1c5a      	adds	r2, r3, #1
 800130c:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 8001310:	33b0      	adds	r3, #176	@ 0xb0
 8001312:	443b      	add	r3, r7
 8001314:	f897 20ae 	ldrb.w	r2, [r7, #174]	@ 0xae
 8001318:	f803 2c84 	strb.w	r2, [r3, #-132]
    packet[index++] = 0x00; packet[index++] = 0x04;
 800131c:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001320:	1c5a      	adds	r2, r3, #1
 8001322:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 8001326:	33b0      	adds	r3, #176	@ 0xb0
 8001328:	443b      	add	r3, r7
 800132a:	2200      	movs	r2, #0
 800132c:	f803 2c84 	strb.w	r2, [r3, #-132]
 8001330:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001334:	1c5a      	adds	r2, r3, #1
 8001336:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 800133a:	33b0      	adds	r3, #176	@ 0xb0
 800133c:	443b      	add	r3, r7
 800133e:	2204      	movs	r2, #4
 8001340:	f803 2c84 	strb.w	r2, [r3, #-132]
    packet[index++] = 'M'; packet[index++] = 'Q';
 8001344:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001348:	1c5a      	adds	r2, r3, #1
 800134a:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 800134e:	33b0      	adds	r3, #176	@ 0xb0
 8001350:	443b      	add	r3, r7
 8001352:	224d      	movs	r2, #77	@ 0x4d
 8001354:	f803 2c84 	strb.w	r2, [r3, #-132]
 8001358:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800135c:	1c5a      	adds	r2, r3, #1
 800135e:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 8001362:	33b0      	adds	r3, #176	@ 0xb0
 8001364:	443b      	add	r3, r7
 8001366:	2251      	movs	r2, #81	@ 0x51
 8001368:	f803 2c84 	strb.w	r2, [r3, #-132]
    packet[index++] = 'T'; packet[index++] = 'T';
 800136c:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001370:	1c5a      	adds	r2, r3, #1
 8001372:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 8001376:	33b0      	adds	r3, #176	@ 0xb0
 8001378:	443b      	add	r3, r7
 800137a:	2254      	movs	r2, #84	@ 0x54
 800137c:	f803 2c84 	strb.w	r2, [r3, #-132]
 8001380:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001384:	1c5a      	adds	r2, r3, #1
 8001386:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 800138a:	33b0      	adds	r3, #176	@ 0xb0
 800138c:	443b      	add	r3, r7
 800138e:	2254      	movs	r2, #84	@ 0x54
 8001390:	f803 2c84 	strb.w	r2, [r3, #-132]
    packet[index++] = 0x04;
 8001394:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 800139e:	33b0      	adds	r3, #176	@ 0xb0
 80013a0:	443b      	add	r3, r7
 80013a2:	2204      	movs	r2, #4
 80013a4:	f803 2c84 	strb.w	r2, [r3, #-132]
    packet[index++] = 0x02;
 80013a8:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 80013ac:	1c5a      	adds	r2, r3, #1
 80013ae:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 80013b2:	33b0      	adds	r3, #176	@ 0xb0
 80013b4:	443b      	add	r3, r7
 80013b6:	2202      	movs	r2, #2
 80013b8:	f803 2c84 	strb.w	r2, [r3, #-132]
    packet[index++] = 0x00; packet[index++] = 0x3C;
 80013bc:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 80013c6:	33b0      	adds	r3, #176	@ 0xb0
 80013c8:	443b      	add	r3, r7
 80013ca:	2200      	movs	r2, #0
 80013cc:	f803 2c84 	strb.w	r2, [r3, #-132]
 80013d0:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 80013d4:	1c5a      	adds	r2, r3, #1
 80013d6:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 80013da:	33b0      	adds	r3, #176	@ 0xb0
 80013dc:	443b      	add	r3, r7
 80013de:	223c      	movs	r2, #60	@ 0x3c
 80013e0:	f803 2c84 	strb.w	r2, [r3, #-132]
    packet[index++] = 0x00; packet[index++] = clientID_len;
 80013e4:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 80013e8:	1c5a      	adds	r2, r3, #1
 80013ea:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 80013ee:	33b0      	adds	r3, #176	@ 0xb0
 80013f0:	443b      	add	r3, r7
 80013f2:	2200      	movs	r2, #0
 80013f4:	f803 2c84 	strb.w	r2, [r3, #-132]
 80013f8:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	f887 20ad 	strb.w	r2, [r7, #173]	@ 0xad
 8001402:	33b0      	adds	r3, #176	@ 0xb0
 8001404:	443b      	add	r3, r7
 8001406:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 800140a:	f803 2c84 	strb.w	r2, [r3, #-132]
    memcpy(&packet[index], clientID, clientID_len);
 800140e:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001412:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001416:	4413      	add	r3, r2
 8001418:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 800141c:	6879      	ldr	r1, [r7, #4]
 800141e:	4618      	mov	r0, r3
 8001420:	f004 fcbf 	bl	8005da2 <memcpy>
    index += clientID_len;
 8001424:	f897 20ad 	ldrb.w	r2, [r7, #173]	@ 0xad
 8001428:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800142c:	4413      	add	r3, r2
 800142e:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad

    rx_index = 0;
 8001432:	4b1e      	ldr	r3, [pc, #120]	@ (80014ac <ESP01_Send_MQTT_CONNECT+0x1e4>)
 8001434:	2200      	movs	r2, #0
 8001436:	801a      	strh	r2, [r3, #0]
    memset(rx_buffer, 0, RX_BUFFER_SIZE);
 8001438:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800143c:	2100      	movs	r1, #0
 800143e:	481c      	ldr	r0, [pc, #112]	@ (80014b0 <ESP01_Send_MQTT_CONNECT+0x1e8>)
 8001440:	f004 fc22 	bl	8005c88 <memset>

    char sendCmd[32];
    snprintf(sendCmd, sizeof(sendCmd), "AT+CIPSEND=%d\r\n", index);
 8001444:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001448:	f107 000c 	add.w	r0, r7, #12
 800144c:	4a19      	ldr	r2, [pc, #100]	@ (80014b4 <ESP01_Send_MQTT_CONNECT+0x1ec>)
 800144e:	2120      	movs	r1, #32
 8001450:	f004 fb0c 	bl	8005a6c <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)sendCmd, strlen(sendCmd), HAL_MAX_DELAY);
 8001454:	f107 030c 	add.w	r3, r7, #12
 8001458:	4618      	mov	r0, r3
 800145a:	f7fe fe79 	bl	8000150 <strlen>
 800145e:	4603      	mov	r3, r0
 8001460:	b29a      	uxth	r2, r3
 8001462:	f107 010c 	add.w	r1, r7, #12
 8001466:	f04f 33ff 	mov.w	r3, #4294967295
 800146a:	4813      	ldr	r0, [pc, #76]	@ (80014b8 <ESP01_Send_MQTT_CONNECT+0x1f0>)
 800146c:	f003 fa6c 	bl	8004948 <HAL_UART_Transmit>

    wait_for_prompt();
 8001470:	f7ff fe58 	bl	8001124 <wait_for_prompt>

    HAL_UART_Transmit(&huart2, packet, index, HAL_MAX_DELAY);
 8001474:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001478:	b29a      	uxth	r2, r3
 800147a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800147e:	f04f 33ff 	mov.w	r3, #4294967295
 8001482:	480d      	ldr	r0, [pc, #52]	@ (80014b8 <ESP01_Send_MQTT_CONNECT+0x1f0>)
 8001484:	f003 fa60 	bl	8004948 <HAL_UART_Transmit>
    HAL_Delay(2000);
 8001488:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800148c:	f001 f942 	bl	8002714 <HAL_Delay>

    mqtt_connected = 1;
 8001490:	4b0a      	ldr	r3, [pc, #40]	@ (80014bc <ESP01_Send_MQTT_CONNECT+0x1f4>)
 8001492:	2201      	movs	r2, #1
 8001494:	701a      	strb	r2, [r3, #0]
    printf("MQTT connected!\r\n");
 8001496:	480a      	ldr	r0, [pc, #40]	@ (80014c0 <ESP01_Send_MQTT_CONNECT+0x1f8>)
 8001498:	f004 fae0 	bl	8005a5c <puts>
    return 1;
 800149c:	2301      	movs	r3, #1
}
 800149e:	4618      	mov	r0, r3
 80014a0:	37b0      	adds	r7, #176	@ 0xb0
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	08007e6c 	.word	0x08007e6c
 80014ac:	200004e8 	.word	0x200004e8
 80014b0:	200002e8 	.word	0x200002e8
 80014b4:	08007e88 	.word	0x08007e88
 80014b8:	2000028c 	.word	0x2000028c
 80014bc:	200004ec 	.word	0x200004ec
 80014c0:	08007e98 	.word	0x08007e98

080014c4 <ESP01_Send_MQTT_PUBLISH>:

/**
  * @brief Send MQTT PUBLISH packet
  */
static void ESP01_Send_MQTT_PUBLISH(const char* topic, const char* message)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b0cc      	sub	sp, #304	@ 0x130
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014ce:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014d2:	6018      	str	r0, [r3, #0]
 80014d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014d8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014dc:	6019      	str	r1, [r3, #0]
    uint8_t packet[256];
    uint8_t topic_len = strlen(topic);
 80014de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014e6:	6818      	ldr	r0, [r3, #0]
 80014e8:	f7fe fe32 	bl	8000150 <strlen>
 80014ec:	4603      	mov	r3, r0
 80014ee:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    uint8_t message_len = strlen(message);
 80014f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014fa:	6818      	ldr	r0, [r3, #0]
 80014fc:	f7fe fe28 	bl	8000150 <strlen>
 8001500:	4603      	mov	r3, r0
 8001502:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    uint8_t remaining_len = 2 + topic_len + message_len;
 8001506:	f897 212f 	ldrb.w	r2, [r7, #303]	@ 0x12f
 800150a:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800150e:	4413      	add	r3, r2
 8001510:	b2db      	uxtb	r3, r3
 8001512:	3302      	adds	r3, #2
 8001514:	f887 312d 	strb.w	r3, [r7, #301]	@ 0x12d
    uint8_t index = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	f887 312c 	strb.w	r3, [r7, #300]	@ 0x12c

    packet[index++] = 0x30;
 800151e:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8001522:	1c5a      	adds	r2, r3, #1
 8001524:	f887 212c 	strb.w	r2, [r7, #300]	@ 0x12c
 8001528:	461a      	mov	r2, r3
 800152a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800152e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001532:	2130      	movs	r1, #48	@ 0x30
 8001534:	5499      	strb	r1, [r3, r2]
    packet[index++] = remaining_len;
 8001536:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800153a:	1c5a      	adds	r2, r3, #1
 800153c:	f887 212c 	strb.w	r2, [r7, #300]	@ 0x12c
 8001540:	4619      	mov	r1, r3
 8001542:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001546:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800154a:	f897 212d 	ldrb.w	r2, [r7, #301]	@ 0x12d
 800154e:	545a      	strb	r2, [r3, r1]
    packet[index++] = 0x00;
 8001550:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8001554:	1c5a      	adds	r2, r3, #1
 8001556:	f887 212c 	strb.w	r2, [r7, #300]	@ 0x12c
 800155a:	461a      	mov	r2, r3
 800155c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001560:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001564:	2100      	movs	r1, #0
 8001566:	5499      	strb	r1, [r3, r2]
    packet[index++] = topic_len;
 8001568:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800156c:	1c5a      	adds	r2, r3, #1
 800156e:	f887 212c 	strb.w	r2, [r7, #300]	@ 0x12c
 8001572:	4619      	mov	r1, r3
 8001574:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001578:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800157c:	f897 212f 	ldrb.w	r2, [r7, #303]	@ 0x12f
 8001580:	545a      	strb	r2, [r3, r1]
    memcpy(&packet[index], topic, topic_len);
 8001582:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8001586:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800158a:	18d0      	adds	r0, r2, r3
 800158c:	f897 212f 	ldrb.w	r2, [r7, #303]	@ 0x12f
 8001590:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001594:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001598:	6819      	ldr	r1, [r3, #0]
 800159a:	f004 fc02 	bl	8005da2 <memcpy>
    index += topic_len;
 800159e:	f897 212c 	ldrb.w	r2, [r7, #300]	@ 0x12c
 80015a2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80015a6:	4413      	add	r3, r2
 80015a8:	f887 312c 	strb.w	r3, [r7, #300]	@ 0x12c
    memcpy(&packet[index], message, message_len);
 80015ac:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 80015b0:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80015b4:	18d0      	adds	r0, r2, r3
 80015b6:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 80015ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015be:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80015c2:	6819      	ldr	r1, [r3, #0]
 80015c4:	f004 fbed 	bl	8005da2 <memcpy>
    index += message_len;
 80015c8:	f897 212c 	ldrb.w	r2, [r7, #300]	@ 0x12c
 80015cc:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 80015d0:	4413      	add	r3, r2
 80015d2:	f887 312c 	strb.w	r3, [r7, #300]	@ 0x12c

    char sendCmd[32];
    snprintf(sendCmd, sizeof(sendCmd), "AT+CIPSEND=%d\r\n", index);
 80015d6:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 80015da:	f107 000c 	add.w	r0, r7, #12
 80015de:	4a17      	ldr	r2, [pc, #92]	@ (800163c <ESP01_Send_MQTT_PUBLISH+0x178>)
 80015e0:	2120      	movs	r1, #32
 80015e2:	f004 fa43 	bl	8005a6c <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)sendCmd, strlen(sendCmd), HAL_MAX_DELAY);
 80015e6:	f107 030c 	add.w	r3, r7, #12
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7fe fdb0 	bl	8000150 <strlen>
 80015f0:	4603      	mov	r3, r0
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	f107 010c 	add.w	r1, r7, #12
 80015f8:	f04f 33ff 	mov.w	r3, #4294967295
 80015fc:	4810      	ldr	r0, [pc, #64]	@ (8001640 <ESP01_Send_MQTT_PUBLISH+0x17c>)
 80015fe:	f003 f9a3 	bl	8004948 <HAL_UART_Transmit>

    wait_for_prompt();
 8001602:	f7ff fd8f 	bl	8001124 <wait_for_prompt>
    send_data(packet, index);
 8001606:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800160a:	b29a      	uxth	r2, r3
 800160c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001610:	4611      	mov	r1, r2
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff fd64 	bl	80010e0 <send_data>

    printf("Published: %s -> %s\r\n", topic, message);
 8001618:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800161c:	f5a3 7298 	sub.w	r2, r3, #304	@ 0x130
 8001620:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001624:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001628:	6812      	ldr	r2, [r2, #0]
 800162a:	6819      	ldr	r1, [r3, #0]
 800162c:	4805      	ldr	r0, [pc, #20]	@ (8001644 <ESP01_Send_MQTT_PUBLISH+0x180>)
 800162e:	f004 f9ad 	bl	800598c <iprintf>
}
 8001632:	bf00      	nop
 8001634:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	08007e88 	.word	0x08007e88
 8001640:	2000028c 	.word	0x2000028c
 8001644:	08007eac 	.word	0x08007eac

08001648 <ESP01_SendPing>:

/**
  * @brief Send MQTT PINGREQ to keep connection alive
  */
static void ESP01_SendPing(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08a      	sub	sp, #40	@ 0x28
 800164c:	af00      	add	r7, sp, #0
    uint8_t ping_packet[2] = {0xC0, 0x00};
 800164e:	23c0      	movs	r3, #192	@ 0xc0
 8001650:	84bb      	strh	r3, [r7, #36]	@ 0x24

    char sendCmd[32];
    snprintf(sendCmd, sizeof(sendCmd), "AT+CIPSEND=%d\r\n", 2);
 8001652:	1d38      	adds	r0, r7, #4
 8001654:	2302      	movs	r3, #2
 8001656:	4a0e      	ldr	r2, [pc, #56]	@ (8001690 <ESP01_SendPing+0x48>)
 8001658:	2120      	movs	r1, #32
 800165a:	f004 fa07 	bl	8005a6c <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)sendCmd, strlen(sendCmd), HAL_MAX_DELAY);
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe fd75 	bl	8000150 <strlen>
 8001666:	4603      	mov	r3, r0
 8001668:	b29a      	uxth	r2, r3
 800166a:	1d39      	adds	r1, r7, #4
 800166c:	f04f 33ff 	mov.w	r3, #4294967295
 8001670:	4808      	ldr	r0, [pc, #32]	@ (8001694 <ESP01_SendPing+0x4c>)
 8001672:	f003 f969 	bl	8004948 <HAL_UART_Transmit>

    wait_for_prompt();
 8001676:	f7ff fd55 	bl	8001124 <wait_for_prompt>
    send_data(ping_packet, 2);
 800167a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800167e:	2102      	movs	r1, #2
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff fd2d 	bl	80010e0 <send_data>
}
 8001686:	bf00      	nop
 8001688:	3728      	adds	r7, #40	@ 0x28
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	08007e88 	.word	0x08007e88
 8001694:	2000028c 	.word	0x2000028c

08001698 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b0a4      	sub	sp, #144	@ 0x90
 800169c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800169e:	f000 ffd7 	bl	8002650 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016a2:	f000 f9ef 	bl	8001a84 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a6:	f000 fab5 	bl	8001c14 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80016aa:	f000 fa89 	bl	8001bc0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80016ae:	f000 fa5d 	bl	8001b6c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80016b2:	f000 fa2d 	bl	8001b10 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  printf("\r\n\r\n");
 80016b6:	48bb      	ldr	r0, [pc, #748]	@ (80019a4 <main+0x30c>)
 80016b8:	f004 f9d0 	bl	8005a5c <puts>
  printf("====================================================\r\n");
 80016bc:	48ba      	ldr	r0, [pc, #744]	@ (80019a8 <main+0x310>)
 80016be:	f004 f9cd 	bl	8005a5c <puts>
  printf("   VL53L0X + MQTT - STM32F103C8T6                  \r\n");
 80016c2:	48ba      	ldr	r0, [pc, #744]	@ (80019ac <main+0x314>)
 80016c4:	f004 f9ca 	bl	8005a5c <puts>
  printf("====================================================\r\n\r\n");
 80016c8:	48b9      	ldr	r0, [pc, #740]	@ (80019b0 <main+0x318>)
 80016ca:	f004 f9c7 	bl	8005a5c <puts>

  // System ready blink
  Blink_Status(3, 200);
 80016ce:	21c8      	movs	r1, #200	@ 0xc8
 80016d0:	2003      	movs	r0, #3
 80016d2:	f7ff fcb3 	bl	800103c <Blink_Status>
  HAL_Delay(2000);
 80016d6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80016da:	f001 f81b 	bl	8002714 <HAL_Delay>

  // Clear RX buffer
  rx_index = 0;
 80016de:	4bb5      	ldr	r3, [pc, #724]	@ (80019b4 <main+0x31c>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	801a      	strh	r2, [r3, #0]
  memset(rx_buffer, 0, RX_BUFFER_SIZE);
 80016e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016e8:	2100      	movs	r1, #0
 80016ea:	48b3      	ldr	r0, [pc, #716]	@ (80019b8 <main+0x320>)
 80016ec:	f004 facc 	bl	8005c88 <memset>

  // Disable echo
  send_AT("ATE0\r\n", 500);
 80016f0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80016f4:	48b1      	ldr	r0, [pc, #708]	@ (80019bc <main+0x324>)
 80016f6:	f7ff fccf 	bl	8001098 <send_AT>
  HAL_Delay(500);
 80016fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016fe:	f001 f809 	bl	8002714 <HAL_Delay>

  // Connect to WiFi
  if (ESP01_ConnectWiFi(WIFI_SSID, WIFI_PASSWORD))
 8001702:	49af      	ldr	r1, [pc, #700]	@ (80019c0 <main+0x328>)
 8001704:	48af      	ldr	r0, [pc, #700]	@ (80019c4 <main+0x32c>)
 8001706:	f7ff fd15 	bl	8001134 <ESP01_ConnectWiFi>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d011      	beq.n	8001734 <main+0x9c>
  {
      Blink_Status(3, 300);
 8001710:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001714:	2003      	movs	r0, #3
 8001716:	f7ff fc91 	bl	800103c <Blink_Status>
      HAL_Delay(1000);
 800171a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800171e:	f000 fff9 	bl	8002714 <HAL_Delay>
      Blink_Status(10, 200);
      while(1) { HAL_Delay(1000); }
  }

  // Connect to MQTT Broker
  if (ESP01_ConnectMQTTBroker(MQTT_BROKER, MQTT_PORT))
 8001722:	f240 715b 	movw	r1, #1883	@ 0x75b
 8001726:	48a8      	ldr	r0, [pc, #672]	@ (80019c8 <main+0x330>)
 8001728:	f7ff fd82 	bl	8001230 <ESP01_ConnectMQTTBroker>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d017      	beq.n	8001762 <main+0xca>
 8001732:	e00b      	b.n	800174c <main+0xb4>
      printf("WiFi connection failed!\r\n");
 8001734:	48a5      	ldr	r0, [pc, #660]	@ (80019cc <main+0x334>)
 8001736:	f004 f991 	bl	8005a5c <puts>
      Blink_Status(10, 200);
 800173a:	21c8      	movs	r1, #200	@ 0xc8
 800173c:	200a      	movs	r0, #10
 800173e:	f7ff fc7d 	bl	800103c <Blink_Status>
      while(1) { HAL_Delay(1000); }
 8001742:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001746:	f000 ffe5 	bl	8002714 <HAL_Delay>
 800174a:	e7fa      	b.n	8001742 <main+0xaa>
  {
      HAL_Delay(2000);
 800174c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001750:	f000 ffe0 	bl	8002714 <HAL_Delay>
      Blink_Status(10, 300);
      while(1) { HAL_Delay(1000); }
  }

  // Send MQTT CONNECT
  if (ESP01_Send_MQTT_CONNECT(MQTT_CLIENT_ID))
 8001754:	489e      	ldr	r0, [pc, #632]	@ (80019d0 <main+0x338>)
 8001756:	f7ff fdb7 	bl	80012c8 <ESP01_Send_MQTT_CONNECT>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d042      	beq.n	80017e6 <main+0x14e>
 8001760:	e00c      	b.n	800177c <main+0xe4>
      printf("MQTT broker connection failed!\r\n");
 8001762:	489c      	ldr	r0, [pc, #624]	@ (80019d4 <main+0x33c>)
 8001764:	f004 f97a 	bl	8005a5c <puts>
      Blink_Status(10, 300);
 8001768:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800176c:	200a      	movs	r0, #10
 800176e:	f7ff fc65 	bl	800103c <Blink_Status>
      while(1) { HAL_Delay(1000); }
 8001772:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001776:	f000 ffcd 	bl	8002714 <HAL_Delay>
 800177a:	e7fa      	b.n	8001772 <main+0xda>
  {
      Blink_Status(5, 200);
 800177c:	21c8      	movs	r1, #200	@ 0xc8
 800177e:	2005      	movs	r0, #5
 8001780:	f7ff fc5c 	bl	800103c <Blink_Status>
      HAL_Delay(2000);
 8001784:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001788:	f000 ffc4 	bl	8002714 <HAL_Delay>
      printf("MQTT CONNECT failed!\r\n");
      Blink_Status(10, 400);
      while(1) { HAL_Delay(1000); }
  }

  printf("\r\n====================================================\r\n");
 800178c:	4892      	ldr	r0, [pc, #584]	@ (80019d8 <main+0x340>)
 800178e:	f004 f965 	bl	8005a5c <puts>
  printf("MQTT Setup Complete! Starting VL53L0X...\r\n");
 8001792:	4892      	ldr	r0, [pc, #584]	@ (80019dc <main+0x344>)
 8001794:	f004 f962 	bl	8005a5c <puts>
  printf("====================================================\r\n\r\n");
 8001798:	4885      	ldr	r0, [pc, #532]	@ (80019b0 <main+0x318>)
 800179a:	f004 f95f 	bl	8005a5c <puts>

  char status_msg[64];
              uint32_t uptime_seconds = HAL_GetTick() / 1000;
 800179e:	f000 ffaf 	bl	8002700 <HAL_GetTick>
 80017a2:	4603      	mov	r3, r0
 80017a4:	4a8e      	ldr	r2, [pc, #568]	@ (80019e0 <main+0x348>)
 80017a6:	fba2 2303 	umull	r2, r3, r2, r3
 80017aa:	099b      	lsrs	r3, r3, #6
 80017ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
              snprintf(status_msg, sizeof(status_msg), "Alive: %lu sec", uptime_seconds);
 80017b0:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80017b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80017b8:	4a8a      	ldr	r2, [pc, #552]	@ (80019e4 <main+0x34c>)
 80017ba:	2140      	movs	r1, #64	@ 0x40
 80017bc:	f004 f956 	bl	8005a6c <sniprintf>
              ESP01_Send_MQTT_PUBLISH(MQTT_TOPIC_PUB, status_msg);
 80017c0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017c4:	4619      	mov	r1, r3
 80017c6:	4888      	ldr	r0, [pc, #544]	@ (80019e8 <main+0x350>)
 80017c8:	f7ff fe7c 	bl	80014c4 <ESP01_Send_MQTT_PUBLISH>



  // Initialize VL53L0X
  printf("Initializing VL53L0X sensor...\r\n");
 80017cc:	4887      	ldr	r0, [pc, #540]	@ (80019ec <main+0x354>)
 80017ce:	f004 f945 	bl	8005a5c <puts>
  if (!VL53L0X_IsDeviceReady(&hi2c1)) {
 80017d2:	4887      	ldr	r0, [pc, #540]	@ (80019f0 <main+0x358>)
 80017d4:	f000 fcf4 	bl	80021c0 <VL53L0X_IsDeviceReady>
 80017d8:	4603      	mov	r3, r0
 80017da:	f083 0301 	eor.w	r3, r3, #1
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d01a      	beq.n	800181a <main+0x182>
 80017e4:	e00c      	b.n	8001800 <main+0x168>
      printf("MQTT CONNECT failed!\r\n");
 80017e6:	4883      	ldr	r0, [pc, #524]	@ (80019f4 <main+0x35c>)
 80017e8:	f004 f938 	bl	8005a5c <puts>
      Blink_Status(10, 400);
 80017ec:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80017f0:	200a      	movs	r0, #10
 80017f2:	f7ff fc23 	bl	800103c <Blink_Status>
      while(1) { HAL_Delay(1000); }
 80017f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017fa:	f000 ff8b 	bl	8002714 <HAL_Delay>
 80017fe:	e7fa      	b.n	80017f6 <main+0x15e>
      printf("ERROR: VL53L0X not detected!\r\n");
 8001800:	487d      	ldr	r0, [pc, #500]	@ (80019f8 <main+0x360>)
 8001802:	f004 f92b 	bl	8005a5c <puts>
      while(1) {
          HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8001806:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800180a:	487c      	ldr	r0, [pc, #496]	@ (80019fc <main+0x364>)
 800180c:	f001 fa9e 	bl	8002d4c <HAL_GPIO_TogglePin>
          HAL_Delay(200);
 8001810:	20c8      	movs	r0, #200	@ 0xc8
 8001812:	f000 ff7f 	bl	8002714 <HAL_Delay>
          HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8001816:	bf00      	nop
 8001818:	e7f5      	b.n	8001806 <main+0x16e>
      }
  }

  vl_status = VL53L0X_Init(&hi2c1);
 800181a:	4875      	ldr	r0, [pc, #468]	@ (80019f0 <main+0x358>)
 800181c:	f000 fce4 	bl	80021e8 <VL53L0X_Init>
 8001820:	4603      	mov	r3, r0
 8001822:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
  if (vl_status != VL53L0X_OK) {
 8001826:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00d      	beq.n	800184a <main+0x1b2>
      printf("ERROR: VL53L0X initialization failed!\r\n");
 800182e:	4874      	ldr	r0, [pc, #464]	@ (8001a00 <main+0x368>)
 8001830:	f004 f914 	bl	8005a5c <puts>
      while(1) {
          HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8001834:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001838:	4870      	ldr	r0, [pc, #448]	@ (80019fc <main+0x364>)
 800183a:	f001 fa87 	bl	8002d4c <HAL_GPIO_TogglePin>
          HAL_Delay(500);
 800183e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001842:	f000 ff67 	bl	8002714 <HAL_Delay>
          HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8001846:	bf00      	nop
 8001848:	e7f4      	b.n	8001834 <main+0x19c>
      }
  }
  printf("VL53L0X initialized successfully!\r\n\r\n");
 800184a:	486e      	ldr	r0, [pc, #440]	@ (8001a04 <main+0x36c>)
 800184c:	f004 f906 	bl	8005a5c <puts>

  // Get device info
  if (VL53L0X_GetDeviceInfo(&hi2c1, &deviceInfo) == VL53L0X_OK) {
 8001850:	496d      	ldr	r1, [pc, #436]	@ (8001a08 <main+0x370>)
 8001852:	4867      	ldr	r0, [pc, #412]	@ (80019f0 <main+0x358>)
 8001854:	f000 fd22 	bl	800229c <VL53L0X_GetDeviceInfo>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d108      	bne.n	8001870 <main+0x1d8>
      printf("Model ID: 0x%02X | Revision: 0x%02X\r\n\r\n",
             deviceInfo.model_id, deviceInfo.revision_id);
 800185e:	4b6a      	ldr	r3, [pc, #424]	@ (8001a08 <main+0x370>)
 8001860:	781b      	ldrb	r3, [r3, #0]
      printf("Model ID: 0x%02X | Revision: 0x%02X\r\n\r\n",
 8001862:	4619      	mov	r1, r3
             deviceInfo.model_id, deviceInfo.revision_id);
 8001864:	4b68      	ldr	r3, [pc, #416]	@ (8001a08 <main+0x370>)
 8001866:	789b      	ldrb	r3, [r3, #2]
      printf("Model ID: 0x%02X | Revision: 0x%02X\r\n\r\n",
 8001868:	461a      	mov	r2, r3
 800186a:	4868      	ldr	r0, [pc, #416]	@ (8001a0c <main+0x374>)
 800186c:	f004 f88e 	bl	800598c <iprintf>
  }

  // Configure sensor
  VL53L0X_SetProfile(&hi2c1, VL53L0X_PROFILE_DEFAULT);
 8001870:	2100      	movs	r1, #0
 8001872:	485f      	ldr	r0, [pc, #380]	@ (80019f0 <main+0x358>)
 8001874:	f000 fd4e 	bl	8002314 <VL53L0X_SetProfile>
  VL53L0X_SetMeasurementTimingBudget(&hi2c1, 33000);
 8001878:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 800187c:	485c      	ldr	r0, [pc, #368]	@ (80019f0 <main+0x358>)
 800187e:	f000 fd81 	bl	8002384 <VL53L0X_SetMeasurementTimingBudget>
  VL53L0X_ConfigureInterrupt(&hi2c1, true);
 8001882:	2101      	movs	r1, #1
 8001884:	485a      	ldr	r0, [pc, #360]	@ (80019f0 <main+0x358>)
 8001886:	f000 fe4f 	bl	8002528 <VL53L0X_ConfigureInterrupt>

  // Start continuous measurement
  vl_status = VL53L0X_StartMeasurement(&hi2c1, VL53L0X_MODE_CONTINUOUS);
 800188a:	2102      	movs	r1, #2
 800188c:	4858      	ldr	r0, [pc, #352]	@ (80019f0 <main+0x358>)
 800188e:	f000 fd89 	bl	80023a4 <VL53L0X_StartMeasurement>
 8001892:	4603      	mov	r3, r0
 8001894:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
  if (vl_status != VL53L0X_OK) {
 8001898:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800189c:	2b00      	cmp	r3, #0
 800189e:	d004      	beq.n	80018aa <main+0x212>
      printf("ERROR: Failed to start measurement!\r\n");
 80018a0:	485b      	ldr	r0, [pc, #364]	@ (8001a10 <main+0x378>)
 80018a2:	f004 f8db 	bl	8005a5c <puts>
      while(1);
 80018a6:	bf00      	nop
 80018a8:	e7fd      	b.n	80018a6 <main+0x20e>
  }

  printf("System ready! Monitoring parking spot...\r\n");
 80018aa:	485a      	ldr	r0, [pc, #360]	@ (8001a14 <main+0x37c>)
 80018ac:	f004 f8d6 	bl	8005a5c <puts>
  printf("====================================================\r\n\r\n");
 80018b0:	483f      	ldr	r0, [pc, #252]	@ (80019b0 <main+0x318>)
 80018b2:	f004 f8d3 	bl	8005a5c <puts>

  HAL_Delay(200);
 80018b6:	20c8      	movs	r0, #200	@ 0xc8
 80018b8:	f000 ff2c 	bl	8002714 <HAL_Delay>

  last_ping_time = HAL_GetTick();
 80018bc:	f000 ff20 	bl	8002700 <HAL_GetTick>
 80018c0:	4603      	mov	r3, r0
 80018c2:	4a55      	ldr	r2, [pc, #340]	@ (8001a18 <main+0x380>)
 80018c4:	6013      	str	r3, [r2, #0]
  last_publish_time = HAL_GetTick();
 80018c6:	f000 ff1b 	bl	8002700 <HAL_GetTick>
 80018ca:	4603      	mov	r3, r0
 80018cc:	4a53      	ldr	r2, [pc, #332]	@ (8001a1c <main+0x384>)
 80018ce:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Read VL53L0X sensor
    vl_status = VL53L0X_ReadRangeData(&hi2c1, &rangingData);
 80018d0:	4953      	ldr	r1, [pc, #332]	@ (8001a20 <main+0x388>)
 80018d2:	4847      	ldr	r0, [pc, #284]	@ (80019f0 <main+0x358>)
 80018d4:	f000 fda4 	bl	8002420 <VL53L0X_ReadRangeData>
 80018d8:	4603      	mov	r3, r0
 80018da:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83

    if (vl_status == VL53L0X_OK && rangingData.range_status == 0)
 80018de:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d136      	bne.n	8001954 <main+0x2bc>
 80018e6:	4b4e      	ldr	r3, [pc, #312]	@ (8001a20 <main+0x388>)
 80018e8:	789b      	ldrb	r3, [r3, #2]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d132      	bne.n	8001954 <main+0x2bc>
    {
        VL53L0X_ProcessRangingData(&rangingData);
 80018ee:	484c      	ldr	r0, [pc, #304]	@ (8001a20 <main+0x388>)
 80018f0:	f7ff fb3e 	bl	8000f70 <VL53L0X_ProcessRangingData>

        // Determine if spot is occupied (car detected within threshold)
        if (rangingData.range_mm < DISTANCE_THRESHOLD_FAR) {
 80018f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001a20 <main+0x388>)
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80018fc:	d215      	bcs.n	800192a <main+0x292>
            // Car detected
            if (!spot_occupied) {
 80018fe:	4b49      	ldr	r3, [pc, #292]	@ (8001a24 <main+0x38c>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d126      	bne.n	8001954 <main+0x2bc>
                spot_occupied = 1;
 8001906:	4b47      	ldr	r3, [pc, #284]	@ (8001a24 <main+0x38c>)
 8001908:	2201      	movs	r2, #1
 800190a:	701a      	strb	r2, [r3, #0]
                printf("\r\n>>> CAR DETECTED! Publishing to MQTT...\r\n");
 800190c:	4846      	ldr	r0, [pc, #280]	@ (8001a28 <main+0x390>)
 800190e:	f004 f8a5 	bl	8005a5c <puts>
                ESP01_Send_MQTT_PUBLISH(MQTT_TOPIC_PUB, MQTT_KEYWORD_OCCUPIED);
 8001912:	4946      	ldr	r1, [pc, #280]	@ (8001a2c <main+0x394>)
 8001914:	4834      	ldr	r0, [pc, #208]	@ (80019e8 <main+0x350>)
 8001916:	f7ff fdd5 	bl	80014c4 <ESP01_Send_MQTT_PUBLISH>
                Blink_Status(3, 100);
 800191a:	2164      	movs	r1, #100	@ 0x64
 800191c:	2003      	movs	r0, #3
 800191e:	f7ff fb8d 	bl	800103c <Blink_Status>
                printf("\r\n");
 8001922:	4843      	ldr	r0, [pc, #268]	@ (8001a30 <main+0x398>)
 8001924:	f004 f89a 	bl	8005a5c <puts>
 8001928:	e014      	b.n	8001954 <main+0x2bc>
            }
        } else {
            // No car - spot empty
            if (spot_occupied) {
 800192a:	4b3e      	ldr	r3, [pc, #248]	@ (8001a24 <main+0x38c>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d010      	beq.n	8001954 <main+0x2bc>
                spot_occupied = 0;
 8001932:	4b3c      	ldr	r3, [pc, #240]	@ (8001a24 <main+0x38c>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]
                printf("\r\n>>> SPOT CLEARED! Publishing to MQTT...\r\n");
 8001938:	483e      	ldr	r0, [pc, #248]	@ (8001a34 <main+0x39c>)
 800193a:	f004 f88f 	bl	8005a5c <puts>
                ESP01_Send_MQTT_PUBLISH(MQTT_TOPIC_PUB, MQTT_KEYWORD_EMPTY);
 800193e:	493e      	ldr	r1, [pc, #248]	@ (8001a38 <main+0x3a0>)
 8001940:	4829      	ldr	r0, [pc, #164]	@ (80019e8 <main+0x350>)
 8001942:	f7ff fdbf 	bl	80014c4 <ESP01_Send_MQTT_PUBLISH>
                Blink_Status(2, 150);
 8001946:	2196      	movs	r1, #150	@ 0x96
 8001948:	2002      	movs	r0, #2
 800194a:	f7ff fb77 	bl	800103c <Blink_Status>
                printf("\r\n");
 800194e:	4838      	ldr	r0, [pc, #224]	@ (8001a30 <main+0x398>)
 8001950:	f004 f884 	bl	8005a5c <puts>
            }
        }
    }

    VL53L0X_ClearInterrupt(&hi2c1);
 8001954:	4826      	ldr	r0, [pc, #152]	@ (80019f0 <main+0x358>)
 8001956:	f000 fdd4 	bl	8002502 <VL53L0X_ClearInterrupt>

    // Send MQTT ping every 30 seconds
    if ((HAL_GetTick() - last_ping_time) >= 30000)
 800195a:	f000 fed1 	bl	8002700 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	4b2d      	ldr	r3, [pc, #180]	@ (8001a18 <main+0x380>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	f247 522f 	movw	r2, #29999	@ 0x752f
 800196a:	4293      	cmp	r3, r2
 800196c:	d909      	bls.n	8001982 <main+0x2ea>
    {
        ESP01_SendPing();
 800196e:	f7ff fe6b 	bl	8001648 <ESP01_SendPing>
        last_ping_time = HAL_GetTick();
 8001972:	f000 fec5 	bl	8002700 <HAL_GetTick>
 8001976:	4603      	mov	r3, r0
 8001978:	4a27      	ldr	r2, [pc, #156]	@ (8001a18 <main+0x380>)
 800197a:	6013      	str	r3, [r2, #0]
        printf("MQTT ping sent\r\n");
 800197c:	482f      	ldr	r0, [pc, #188]	@ (8001a3c <main+0x3a4>)
 800197e:	f004 f86d 	bl	8005a5c <puts>
    }

    // Periodic status update every 60 seconds
    if ((HAL_GetTick() - last_publish_time) >= 60000)
 8001982:	f000 febd 	bl	8002700 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	4b24      	ldr	r3, [pc, #144]	@ (8001a1c <main+0x384>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8001992:	4293      	cmp	r3, r2
 8001994:	d99c      	bls.n	80018d0 <main+0x238>
    {
        char status_msg[64];
        snprintf(status_msg, sizeof(status_msg), "Spot: %s | Count: %lu",
                 spot_occupied ? "OCCUPIED" : "EMPTY", measurementCount);
 8001996:	4b23      	ldr	r3, [pc, #140]	@ (8001a24 <main+0x38c>)
 8001998:	781b      	ldrb	r3, [r3, #0]
        snprintf(status_msg, sizeof(status_msg), "Spot: %s | Count: %lu",
 800199a:	2b00      	cmp	r3, #0
 800199c:	d052      	beq.n	8001a44 <main+0x3ac>
 800199e:	4a28      	ldr	r2, [pc, #160]	@ (8001a40 <main+0x3a8>)
 80019a0:	e051      	b.n	8001a46 <main+0x3ae>
 80019a2:	bf00      	nop
 80019a4:	08007ec4 	.word	0x08007ec4
 80019a8:	08007ec8 	.word	0x08007ec8
 80019ac:	08007f00 	.word	0x08007f00
 80019b0:	08007f38 	.word	0x08007f38
 80019b4:	200004e8 	.word	0x200004e8
 80019b8:	200002e8 	.word	0x200002e8
 80019bc:	08007f70 	.word	0x08007f70
 80019c0:	08007f78 	.word	0x08007f78
 80019c4:	08007f84 	.word	0x08007f84
 80019c8:	08007fa4 	.word	0x08007fa4
 80019cc:	08007f88 	.word	0x08007f88
 80019d0:	08007fd8 	.word	0x08007fd8
 80019d4:	08007fb8 	.word	0x08007fb8
 80019d8:	08007ffc 	.word	0x08007ffc
 80019dc:	08008034 	.word	0x08008034
 80019e0:	10624dd3 	.word	0x10624dd3
 80019e4:	08008060 	.word	0x08008060
 80019e8:	08008070 	.word	0x08008070
 80019ec:	0800808c 	.word	0x0800808c
 80019f0:	200001f0 	.word	0x200001f0
 80019f4:	08007fe4 	.word	0x08007fe4
 80019f8:	080080ac 	.word	0x080080ac
 80019fc:	40011000 	.word	0x40011000
 8001a00:	080080cc 	.word	0x080080cc
 8001a04:	080080f4 	.word	0x080080f4
 8001a08:	200002dc 	.word	0x200002dc
 8001a0c:	0800811c 	.word	0x0800811c
 8001a10:	08008144 	.word	0x08008144
 8001a14:	0800816c 	.word	0x0800816c
 8001a18:	200004f0 	.word	0x200004f0
 8001a1c:	200004f4 	.word	0x200004f4
 8001a20:	200002d4 	.word	0x200002d4
 8001a24:	200004f8 	.word	0x200004f8
 8001a28:	08008198 	.word	0x08008198
 8001a2c:	080081c4 	.word	0x080081c4
 8001a30:	08007d94 	.word	0x08007d94
 8001a34:	080081cc 	.word	0x080081cc
 8001a38:	080081f8 	.word	0x080081f8
 8001a3c:	08008200 	.word	0x08008200
 8001a40:	08008210 	.word	0x08008210
 8001a44:	4a0a      	ldr	r2, [pc, #40]	@ (8001a70 <main+0x3d8>)
 8001a46:	4b0b      	ldr	r3, [pc, #44]	@ (8001a74 <main+0x3dc>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4638      	mov	r0, r7
 8001a4c:	9300      	str	r3, [sp, #0]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	4a09      	ldr	r2, [pc, #36]	@ (8001a78 <main+0x3e0>)
 8001a52:	2140      	movs	r1, #64	@ 0x40
 8001a54:	f004 f80a 	bl	8005a6c <sniprintf>
        ESP01_Send_MQTT_PUBLISH("SPARK_C06/status", status_msg);
 8001a58:	463b      	mov	r3, r7
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4807      	ldr	r0, [pc, #28]	@ (8001a7c <main+0x3e4>)
 8001a5e:	f7ff fd31 	bl	80014c4 <ESP01_Send_MQTT_PUBLISH>
        last_publish_time = HAL_GetTick();
 8001a62:	f000 fe4d 	bl	8002700 <HAL_GetTick>
 8001a66:	4603      	mov	r3, r0
 8001a68:	4a05      	ldr	r2, [pc, #20]	@ (8001a80 <main+0x3e8>)
 8001a6a:	6013      	str	r3, [r2, #0]
    vl_status = VL53L0X_ReadRangeData(&hi2c1, &rangingData);
 8001a6c:	e730      	b.n	80018d0 <main+0x238>
 8001a6e:	bf00      	nop
 8001a70:	0800821c 	.word	0x0800821c
 8001a74:	200002e4 	.word	0x200002e4
 8001a78:	08008224 	.word	0x08008224
 8001a7c:	0800823c 	.word	0x0800823c
 8001a80:	200004f4 	.word	0x200004f4

08001a84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b090      	sub	sp, #64	@ 0x40
 8001a88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a8a:	f107 0318 	add.w	r3, r7, #24
 8001a8e:	2228      	movs	r2, #40	@ 0x28
 8001a90:	2100      	movs	r1, #0
 8001a92:	4618      	mov	r0, r3
 8001a94:	f004 f8f8 	bl	8005c88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a98:	1d3b      	adds	r3, r7, #4
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
 8001aa4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aaa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001aae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001abc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ac0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ac2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ac8:	f107 0318 	add.w	r3, r7, #24
 8001acc:	4618      	mov	r0, r3
 8001ace:	f002 fadb 	bl	8004088 <HAL_RCC_OscConfig>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001ad8:	f000 f904 	bl	8001ce4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001adc:	230f      	movs	r3, #15
 8001ade:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ae8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001aec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	2102      	movs	r1, #2
 8001af6:	4618      	mov	r0, r3
 8001af8:	f002 fd48 	bl	800458c <HAL_RCC_ClockConfig>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b02:	f000 f8ef 	bl	8001ce4 <Error_Handler>
  }
}
 8001b06:	bf00      	nop
 8001b08:	3740      	adds	r7, #64	@ 0x40
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b14:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b16:	4a13      	ldr	r2, [pc, #76]	@ (8001b64 <MX_I2C1_Init+0x54>)
 8001b18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b1c:	4a12      	ldr	r2, [pc, #72]	@ (8001b68 <MX_I2C1_Init+0x58>)
 8001b1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b26:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b32:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b34:	4b0a      	ldr	r3, [pc, #40]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b3a:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b40:	4b07      	ldr	r3, [pc, #28]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b46:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b4c:	4804      	ldr	r0, [pc, #16]	@ (8001b60 <MX_I2C1_Init+0x50>)
 8001b4e:	f001 f917 	bl	8002d80 <HAL_I2C_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b58:	f000 f8c4 	bl	8001ce4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	200001f0 	.word	0x200001f0
 8001b64:	40005400 	.word	0x40005400
 8001b68:	000186a0 	.word	0x000186a0

08001b6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b70:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <MX_USART1_UART_Init+0x4c>)
 8001b72:	4a12      	ldr	r2, [pc, #72]	@ (8001bbc <MX_USART1_UART_Init+0x50>)
 8001b74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b76:	4b10      	ldr	r3, [pc, #64]	@ (8001bb8 <MX_USART1_UART_Init+0x4c>)
 8001b78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb8 <MX_USART1_UART_Init+0x4c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b84:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <MX_USART1_UART_Init+0x4c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb8 <MX_USART1_UART_Init+0x4c>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b90:	4b09      	ldr	r3, [pc, #36]	@ (8001bb8 <MX_USART1_UART_Init+0x4c>)
 8001b92:	220c      	movs	r2, #12
 8001b94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b96:	4b08      	ldr	r3, [pc, #32]	@ (8001bb8 <MX_USART1_UART_Init+0x4c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <MX_USART1_UART_Init+0x4c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ba2:	4805      	ldr	r0, [pc, #20]	@ (8001bb8 <MX_USART1_UART_Init+0x4c>)
 8001ba4:	f002 fe80 	bl	80048a8 <HAL_UART_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bae:	f000 f899 	bl	8001ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000244 	.word	0x20000244
 8001bbc:	40013800 	.word	0x40013800

08001bc0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bc4:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <MX_USART2_UART_Init+0x4c>)
 8001bc6:	4a12      	ldr	r2, [pc, #72]	@ (8001c10 <MX_USART2_UART_Init+0x50>)
 8001bc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bca:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <MX_USART2_UART_Init+0x4c>)
 8001bcc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <MX_USART2_UART_Init+0x4c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c0c <MX_USART2_UART_Init+0x4c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bde:	4b0b      	ldr	r3, [pc, #44]	@ (8001c0c <MX_USART2_UART_Init+0x4c>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001be4:	4b09      	ldr	r3, [pc, #36]	@ (8001c0c <MX_USART2_UART_Init+0x4c>)
 8001be6:	220c      	movs	r2, #12
 8001be8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bea:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <MX_USART2_UART_Init+0x4c>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <MX_USART2_UART_Init+0x4c>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bf6:	4805      	ldr	r0, [pc, #20]	@ (8001c0c <MX_USART2_UART_Init+0x4c>)
 8001bf8:	f002 fe56 	bl	80048a8 <HAL_UART_Init>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c02:	f000 f86f 	bl	8001ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	2000028c 	.word	0x2000028c
 8001c10:	40004400 	.word	0x40004400

08001c14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1a:	f107 0310 	add.w	r3, r7, #16
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c28:	4b2a      	ldr	r3, [pc, #168]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	4a29      	ldr	r2, [pc, #164]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c2e:	f043 0310 	orr.w	r3, r3, #16
 8001c32:	6193      	str	r3, [r2, #24]
 8001c34:	4b27      	ldr	r3, [pc, #156]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	f003 0310 	and.w	r3, r3, #16
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c40:	4b24      	ldr	r3, [pc, #144]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	4a23      	ldr	r2, [pc, #140]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c46:	f043 0320 	orr.w	r3, r3, #32
 8001c4a:	6193      	str	r3, [r2, #24]
 8001c4c:	4b21      	ldr	r3, [pc, #132]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	f003 0320 	and.w	r3, r3, #32
 8001c54:	60bb      	str	r3, [r7, #8]
 8001c56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c58:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c5e:	f043 0304 	orr.w	r3, r3, #4
 8001c62:	6193      	str	r3, [r2, #24]
 8001c64:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	f003 0304 	and.w	r3, r3, #4
 8001c6c:	607b      	str	r3, [r7, #4]
 8001c6e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c70:	4b18      	ldr	r3, [pc, #96]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	4a17      	ldr	r2, [pc, #92]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c76:	f043 0308 	orr.w	r3, r3, #8
 8001c7a:	6193      	str	r3, [r2, #24]
 8001c7c:	4b15      	ldr	r3, [pc, #84]	@ (8001cd4 <MX_GPIO_Init+0xc0>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	f003 0308 	and.w	r3, r3, #8
 8001c84:	603b      	str	r3, [r7, #0]
 8001c86:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c8e:	4812      	ldr	r0, [pc, #72]	@ (8001cd8 <MX_GPIO_Init+0xc4>)
 8001c90:	f001 f844 	bl	8002d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001c94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca6:	f107 0310 	add.w	r3, r7, #16
 8001caa:	4619      	mov	r1, r3
 8001cac:	480a      	ldr	r0, [pc, #40]	@ (8001cd8 <MX_GPIO_Init+0xc4>)
 8001cae:	f000 feb1 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cb6:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <MX_GPIO_Init+0xc8>)
 8001cb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbe:	f107 0310 	add.w	r3, r7, #16
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4806      	ldr	r0, [pc, #24]	@ (8001ce0 <MX_GPIO_Init+0xcc>)
 8001cc6:	f000 fea5 	bl	8002a14 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001cca:	bf00      	nop
 8001ccc:	3720      	adds	r7, #32
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	40011000 	.word	0x40011000
 8001cdc:	10210000 	.word	0x10210000
 8001ce0:	40010800 	.word	0x40010800

08001ce4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce8:	b672      	cpsid	i
}
 8001cea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cec:	bf00      	nop
 8001cee:	e7fd      	b.n	8001cec <Error_Handler+0x8>

08001cf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <HAL_MspInit+0x5c>)
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	4a14      	ldr	r2, [pc, #80]	@ (8001d4c <HAL_MspInit+0x5c>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6193      	str	r3, [r2, #24]
 8001d02:	4b12      	ldr	r3, [pc, #72]	@ (8001d4c <HAL_MspInit+0x5c>)
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d4c <HAL_MspInit+0x5c>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	4a0e      	ldr	r2, [pc, #56]	@ (8001d4c <HAL_MspInit+0x5c>)
 8001d14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d18:	61d3      	str	r3, [r2, #28]
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <HAL_MspInit+0x5c>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d26:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <HAL_MspInit+0x60>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	4a04      	ldr	r2, [pc, #16]	@ (8001d50 <HAL_MspInit+0x60>)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	40010000 	.word	0x40010000

08001d54 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b088      	sub	sp, #32
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 0310 	add.w	r3, r7, #16
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a15      	ldr	r2, [pc, #84]	@ (8001dc4 <HAL_I2C_MspInit+0x70>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d123      	bne.n	8001dbc <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d74:	4b14      	ldr	r3, [pc, #80]	@ (8001dc8 <HAL_I2C_MspInit+0x74>)
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	4a13      	ldr	r2, [pc, #76]	@ (8001dc8 <HAL_I2C_MspInit+0x74>)
 8001d7a:	f043 0308 	orr.w	r3, r3, #8
 8001d7e:	6193      	str	r3, [r2, #24]
 8001d80:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <HAL_I2C_MspInit+0x74>)
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	f003 0308 	and.w	r3, r3, #8
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d8c:	23c0      	movs	r3, #192	@ 0xc0
 8001d8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d90:	2312      	movs	r3, #18
 8001d92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d94:	2303      	movs	r3, #3
 8001d96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d98:	f107 0310 	add.w	r3, r7, #16
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	480b      	ldr	r0, [pc, #44]	@ (8001dcc <HAL_I2C_MspInit+0x78>)
 8001da0:	f000 fe38 	bl	8002a14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001da4:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <HAL_I2C_MspInit+0x74>)
 8001da6:	69db      	ldr	r3, [r3, #28]
 8001da8:	4a07      	ldr	r2, [pc, #28]	@ (8001dc8 <HAL_I2C_MspInit+0x74>)
 8001daa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dae:	61d3      	str	r3, [r2, #28]
 8001db0:	4b05      	ldr	r3, [pc, #20]	@ (8001dc8 <HAL_I2C_MspInit+0x74>)
 8001db2:	69db      	ldr	r3, [r3, #28]
 8001db4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001dbc:	bf00      	nop
 8001dbe:	3720      	adds	r7, #32
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40005400 	.word	0x40005400
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	40010c00 	.word	0x40010c00

08001dd0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08a      	sub	sp, #40	@ 0x28
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 0318 	add.w	r3, r7, #24
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a37      	ldr	r2, [pc, #220]	@ (8001ec8 <HAL_UART_MspInit+0xf8>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d132      	bne.n	8001e56 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001df0:	4b36      	ldr	r3, [pc, #216]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4a35      	ldr	r2, [pc, #212]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001df6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dfa:	6193      	str	r3, [r2, #24]
 8001dfc:	4b33      	ldr	r3, [pc, #204]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e08:	4b30      	ldr	r3, [pc, #192]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	4a2f      	ldr	r2, [pc, #188]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001e0e:	f043 0304 	orr.w	r3, r3, #4
 8001e12:	6193      	str	r3, [r2, #24]
 8001e14:	4b2d      	ldr	r3, [pc, #180]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	f003 0304 	and.w	r3, r3, #4
 8001e1c:	613b      	str	r3, [r7, #16]
 8001e1e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e26:	2302      	movs	r3, #2
 8001e28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2e:	f107 0318 	add.w	r3, r7, #24
 8001e32:	4619      	mov	r1, r3
 8001e34:	4826      	ldr	r0, [pc, #152]	@ (8001ed0 <HAL_UART_MspInit+0x100>)
 8001e36:	f000 fded 	bl	8002a14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e40:	2300      	movs	r3, #0
 8001e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e48:	f107 0318 	add.w	r3, r7, #24
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4820      	ldr	r0, [pc, #128]	@ (8001ed0 <HAL_UART_MspInit+0x100>)
 8001e50:	f000 fde0 	bl	8002a14 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e54:	e034      	b.n	8001ec0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ed4 <HAL_UART_MspInit+0x104>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d12f      	bne.n	8001ec0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e60:	4b1a      	ldr	r3, [pc, #104]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	4a19      	ldr	r2, [pc, #100]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001e66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e6a:	61d3      	str	r3, [r2, #28]
 8001e6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001e6e:	69db      	ldr	r3, [r3, #28]
 8001e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e78:	4b14      	ldr	r3, [pc, #80]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	4a13      	ldr	r2, [pc, #76]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001e7e:	f043 0304 	orr.w	r3, r3, #4
 8001e82:	6193      	str	r3, [r2, #24]
 8001e84:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <HAL_UART_MspInit+0xfc>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e90:	2304      	movs	r3, #4
 8001e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e94:	2302      	movs	r3, #2
 8001e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9c:	f107 0318 	add.w	r3, r7, #24
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	480b      	ldr	r0, [pc, #44]	@ (8001ed0 <HAL_UART_MspInit+0x100>)
 8001ea4:	f000 fdb6 	bl	8002a14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ea8:	2308      	movs	r3, #8
 8001eaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eac:	2300      	movs	r3, #0
 8001eae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb4:	f107 0318 	add.w	r3, r7, #24
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4805      	ldr	r0, [pc, #20]	@ (8001ed0 <HAL_UART_MspInit+0x100>)
 8001ebc:	f000 fdaa 	bl	8002a14 <HAL_GPIO_Init>
}
 8001ec0:	bf00      	nop
 8001ec2:	3728      	adds	r7, #40	@ 0x28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40013800 	.word	0x40013800
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	40010800 	.word	0x40010800
 8001ed4:	40004400 	.word	0x40004400

08001ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001edc:	bf00      	nop
 8001ede:	e7fd      	b.n	8001edc <NMI_Handler+0x4>

08001ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee4:	bf00      	nop
 8001ee6:	e7fd      	b.n	8001ee4 <HardFault_Handler+0x4>

08001ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <MemManage_Handler+0x4>

08001ef0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef4:	bf00      	nop
 8001ef6:	e7fd      	b.n	8001ef4 <BusFault_Handler+0x4>

08001ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <UsageFault_Handler+0x4>

08001f00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr

08001f18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr

08001f24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f28:	f000 fbd8 	bl	80026dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return 1;
 8001f34:	2301      	movs	r3, #1
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bc80      	pop	{r7}
 8001f3c:	4770      	bx	lr

08001f3e <_kill>:

int _kill(int pid, int sig)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
 8001f46:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f48:	f003 fef0 	bl	8005d2c <__errno>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2216      	movs	r2, #22
 8001f50:	601a      	str	r2, [r3, #0]
  return -1;
 8001f52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <_exit>:

void _exit (int status)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b082      	sub	sp, #8
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f66:	f04f 31ff 	mov.w	r1, #4294967295
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff ffe7 	bl	8001f3e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <_exit+0x12>

08001f74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f80:	2300      	movs	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	e00a      	b.n	8001f9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f86:	f3af 8000 	nop.w
 8001f8a:	4601      	mov	r1, r0
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	1c5a      	adds	r2, r3, #1
 8001f90:	60ba      	str	r2, [r7, #8]
 8001f92:	b2ca      	uxtb	r2, r1
 8001f94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	dbf0      	blt.n	8001f86 <_read+0x12>
  }

  return len;
 8001fa4:	687b      	ldr	r3, [r7, #4]
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3718      	adds	r7, #24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <_close>:
  }
  return len;
}

int _close(int file)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bc80      	pop	{r7}
 8001fc2:	4770      	bx	lr

08001fc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fd4:	605a      	str	r2, [r3, #4]
  return 0;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr

08001fe2 <_isatty>:

int _isatty(int file)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b083      	sub	sp, #12
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fea:	2301      	movs	r3, #1
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bc80      	pop	{r7}
 8001ff4:	4770      	bx	lr

08001ff6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b085      	sub	sp, #20
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	60f8      	str	r0, [r7, #12]
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3714      	adds	r7, #20
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr
	...

08002010 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002018:	4a14      	ldr	r2, [pc, #80]	@ (800206c <_sbrk+0x5c>)
 800201a:	4b15      	ldr	r3, [pc, #84]	@ (8002070 <_sbrk+0x60>)
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002024:	4b13      	ldr	r3, [pc, #76]	@ (8002074 <_sbrk+0x64>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d102      	bne.n	8002032 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800202c:	4b11      	ldr	r3, [pc, #68]	@ (8002074 <_sbrk+0x64>)
 800202e:	4a12      	ldr	r2, [pc, #72]	@ (8002078 <_sbrk+0x68>)
 8002030:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002032:	4b10      	ldr	r3, [pc, #64]	@ (8002074 <_sbrk+0x64>)
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	429a      	cmp	r2, r3
 800203e:	d207      	bcs.n	8002050 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002040:	f003 fe74 	bl	8005d2c <__errno>
 8002044:	4603      	mov	r3, r0
 8002046:	220c      	movs	r2, #12
 8002048:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800204a:	f04f 33ff 	mov.w	r3, #4294967295
 800204e:	e009      	b.n	8002064 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002050:	4b08      	ldr	r3, [pc, #32]	@ (8002074 <_sbrk+0x64>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002056:	4b07      	ldr	r3, [pc, #28]	@ (8002074 <_sbrk+0x64>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4413      	add	r3, r2
 800205e:	4a05      	ldr	r2, [pc, #20]	@ (8002074 <_sbrk+0x64>)
 8002060:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002062:	68fb      	ldr	r3, [r7, #12]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20005000 	.word	0x20005000
 8002070:	00000400 	.word	0x00000400
 8002074:	200004fc 	.word	0x200004fc
 8002078:	20000658 	.word	0x20000658

0800207c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002080:	bf00      	nop
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr

08002088 <VL53L0X_WriteReg>:

/**
  * @brief  Write single byte to register
  */
static HAL_StatusTypeDef VL53L0X_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t data)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af02      	add	r7, sp, #8
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	460b      	mov	r3, r1
 8002092:	70fb      	strb	r3, [r7, #3]
 8002094:	4613      	mov	r3, r2
 8002096:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[2] = {reg, data};
 8002098:	78fb      	ldrb	r3, [r7, #3]
 800209a:	733b      	strb	r3, [r7, #12]
 800209c:	78bb      	ldrb	r3, [r7, #2]
 800209e:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(hi2c, VL53L0X_I2C_ADDR_8BIT, buf, 2, 1000);
 80020a0:	f107 020c 	add.w	r2, r7, #12
 80020a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020a8:	9300      	str	r3, [sp, #0]
 80020aa:	2302      	movs	r3, #2
 80020ac:	2152      	movs	r1, #82	@ 0x52
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 ffaa 	bl	8003008 <HAL_I2C_Master_Transmit>
 80020b4:	4603      	mov	r3, r0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <VL53L0X_WriteReg16>:

/**
  * @brief  Write 16-bit value to register
  */
static HAL_StatusTypeDef VL53L0X_WriteReg16(I2C_HandleTypeDef *hi2c, uint8_t reg, uint16_t data)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b086      	sub	sp, #24
 80020c2:	af02      	add	r7, sp, #8
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	460b      	mov	r3, r1
 80020c8:	70fb      	strb	r3, [r7, #3]
 80020ca:	4613      	mov	r3, r2
 80020cc:	803b      	strh	r3, [r7, #0]
    uint8_t buf[3] = {reg, (uint8_t)(data >> 8), (uint8_t)(data & 0xFF)};
 80020ce:	78fb      	ldrb	r3, [r7, #3]
 80020d0:	733b      	strb	r3, [r7, #12]
 80020d2:	883b      	ldrh	r3, [r7, #0]
 80020d4:	0a1b      	lsrs	r3, r3, #8
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	737b      	strb	r3, [r7, #13]
 80020dc:	883b      	ldrh	r3, [r7, #0]
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	73bb      	strb	r3, [r7, #14]
    return HAL_I2C_Master_Transmit(hi2c, VL53L0X_I2C_ADDR_8BIT, buf, 3, 1000);
 80020e2:	f107 020c 	add.w	r2, r7, #12
 80020e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	2303      	movs	r3, #3
 80020ee:	2152      	movs	r1, #82	@ 0x52
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 ff89 	bl	8003008 <HAL_I2C_Master_Transmit>
 80020f6:	4603      	mov	r3, r0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3710      	adds	r7, #16
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <VL53L0X_ReadReg>:

/**
  * @brief  Read single byte from register
  */
static HAL_StatusTypeDef VL53L0X_ReadReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *data)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af04      	add	r7, sp, #16
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	460b      	mov	r3, r1
 800210a:	607a      	str	r2, [r7, #4]
 800210c:	72fb      	strb	r3, [r7, #11]
    return HAL_I2C_Mem_Read(hi2c, VL53L0X_I2C_ADDR_8BIT, reg, I2C_MEMADD_SIZE_8BIT, data, 1, 1000);
 800210e:	7afb      	ldrb	r3, [r7, #11]
 8002110:	b29a      	uxth	r2, r3
 8002112:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002116:	9302      	str	r3, [sp, #8]
 8002118:	2301      	movs	r3, #1
 800211a:	9301      	str	r3, [sp, #4]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	9300      	str	r3, [sp, #0]
 8002120:	2301      	movs	r3, #1
 8002122:	2152      	movs	r1, #82	@ 0x52
 8002124:	68f8      	ldr	r0, [r7, #12]
 8002126:	f001 f86d 	bl	8003204 <HAL_I2C_Mem_Read>
 800212a:	4603      	mov	r3, r0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3710      	adds	r7, #16
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <VL53L0X_ReadReg16>:

/**
  * @brief  Read 16-bit value from register
  */
static HAL_StatusTypeDef VL53L0X_ReadReg16(I2C_HandleTypeDef *hi2c, uint8_t reg, uint16_t *data)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08a      	sub	sp, #40	@ 0x28
 8002138:	af04      	add	r7, sp, #16
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	460b      	mov	r3, r1
 800213e:	607a      	str	r2, [r7, #4]
 8002140:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[2];
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hi2c, VL53L0X_I2C_ADDR_8BIT, reg, I2C_MEMADD_SIZE_8BIT, buf, 2, 1000);
 8002142:	7afb      	ldrb	r3, [r7, #11]
 8002144:	b29a      	uxth	r2, r3
 8002146:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800214a:	9302      	str	r3, [sp, #8]
 800214c:	2302      	movs	r3, #2
 800214e:	9301      	str	r3, [sp, #4]
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	2301      	movs	r3, #1
 8002158:	2152      	movs	r1, #82	@ 0x52
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f001 f852 	bl	8003204 <HAL_I2C_Mem_Read>
 8002160:	4603      	mov	r3, r0
 8002162:	75fb      	strb	r3, [r7, #23]
    *data = (buf[0] << 8) | buf[1];
 8002164:	7d3b      	ldrb	r3, [r7, #20]
 8002166:	b21b      	sxth	r3, r3
 8002168:	021b      	lsls	r3, r3, #8
 800216a:	b21a      	sxth	r2, r3
 800216c:	7d7b      	ldrb	r3, [r7, #21]
 800216e:	b21b      	sxth	r3, r3
 8002170:	4313      	orrs	r3, r2
 8002172:	b21b      	sxth	r3, r3
 8002174:	b29a      	uxth	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	801a      	strh	r2, [r3, #0]
    return status;
 800217a:	7dfb      	ldrb	r3, [r7, #23]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <VL53L0X_ReadMulti>:

/**
  * @brief  Read multiple bytes from register
  */
static HAL_StatusTypeDef VL53L0X_ReadMulti(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *data, uint8_t len)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b088      	sub	sp, #32
 8002188:	af04      	add	r7, sp, #16
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	461a      	mov	r2, r3
 8002190:	460b      	mov	r3, r1
 8002192:	72fb      	strb	r3, [r7, #11]
 8002194:	4613      	mov	r3, r2
 8002196:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(hi2c, VL53L0X_I2C_ADDR_8BIT, reg, I2C_MEMADD_SIZE_8BIT, data, len, 1000);
 8002198:	7afb      	ldrb	r3, [r7, #11]
 800219a:	b29a      	uxth	r2, r3
 800219c:	7abb      	ldrb	r3, [r7, #10]
 800219e:	b29b      	uxth	r3, r3
 80021a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021a4:	9102      	str	r1, [sp, #8]
 80021a6:	9301      	str	r3, [sp, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	2301      	movs	r3, #1
 80021ae:	2152      	movs	r1, #82	@ 0x52
 80021b0:	68f8      	ldr	r0, [r7, #12]
 80021b2:	f001 f827 	bl	8003204 <HAL_I2C_Mem_Read>
 80021b6:	4603      	mov	r3, r0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3710      	adds	r7, #16
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <VL53L0X_IsDeviceReady>:

/**
  * @brief  Check if device is ready
  */
bool VL53L0X_IsDeviceReady(I2C_HandleTypeDef *hi2c)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
    return (HAL_I2C_IsDeviceReady(hi2c, VL53L0X_I2C_ADDR_8BIT, 3, 100) == HAL_OK);
 80021c8:	2364      	movs	r3, #100	@ 0x64
 80021ca:	2203      	movs	r2, #3
 80021cc:	2152      	movs	r1, #82	@ 0x52
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f001 fa8c 	bl	80036ec <HAL_I2C_IsDeviceReady>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	bf0c      	ite	eq
 80021da:	2301      	moveq	r3, #1
 80021dc:	2300      	movne	r3, #0
 80021de:	b2db      	uxtb	r3, r3
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3708      	adds	r7, #8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <VL53L0X_Init>:

/**
  * @brief  Initialize VL53L0X sensor - SIMPLIFIED VERSION
  */
VL53L0X_Status_t VL53L0X_Init(I2C_HandleTypeDef *hi2c)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
    uint8_t val;

    // Check device ID
    if (VL53L0X_ReadReg(hi2c, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &val) != HAL_OK) {
 80021f0:	f107 030f 	add.w	r3, r7, #15
 80021f4:	461a      	mov	r2, r3
 80021f6:	21c0      	movs	r1, #192	@ 0xc0
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7ff ff81 	bl	8002100 <VL53L0X_ReadReg>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <VL53L0X_Init+0x20>
        return VL53L0X_ERROR_I2C;
 8002204:	2302      	movs	r3, #2
 8002206:	e040      	b.n	800228a <VL53L0X_Init+0xa2>
    }

    if (val != VL53L0X_EXPECTED_DEVICE_ID) {
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	2bee      	cmp	r3, #238	@ 0xee
 800220c:	d001      	beq.n	8002212 <VL53L0X_Init+0x2a>
        return VL53L0X_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e03b      	b.n	800228a <VL53L0X_Init+0xa2>
    }

    // Minimal initialization sequence - based on Pololu library
    // Set I2C standard mode
    VL53L0X_WriteReg(hi2c, 0x88, 0x00);
 8002212:	2200      	movs	r2, #0
 8002214:	2188      	movs	r1, #136	@ 0x88
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f7ff ff36 	bl	8002088 <VL53L0X_WriteReg>

    VL53L0X_WriteReg(hi2c, 0x80, 0x01);
 800221c:	2201      	movs	r2, #1
 800221e:	2180      	movs	r1, #128	@ 0x80
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f7ff ff31 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0xFF, 0x01);
 8002226:	2201      	movs	r2, #1
 8002228:	21ff      	movs	r1, #255	@ 0xff
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7ff ff2c 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0x00, 0x00);
 8002230:	2200      	movs	r2, #0
 8002232:	2100      	movs	r1, #0
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7ff ff27 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_ReadReg(hi2c, 0x91, &stop_variable);
 800223a:	4a16      	ldr	r2, [pc, #88]	@ (8002294 <VL53L0X_Init+0xac>)
 800223c:	2191      	movs	r1, #145	@ 0x91
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7ff ff5e 	bl	8002100 <VL53L0X_ReadReg>
    VL53L0X_WriteReg(hi2c, 0x00, 0x01);
 8002244:	2201      	movs	r2, #1
 8002246:	2100      	movs	r1, #0
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f7ff ff1d 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0xFF, 0x00);
 800224e:	2200      	movs	r2, #0
 8002250:	21ff      	movs	r1, #255	@ 0xff
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff ff18 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0x80, 0x00);
 8002258:	2200      	movs	r2, #0
 800225a:	2180      	movs	r1, #128	@ 0x80
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7ff ff13 	bl	8002088 <VL53L0X_WriteReg>

    // Disable SIGNAL_RATE_MSRC and SIGNAL_RATE_PRE_RANGE limit checks
    VL53L0X_WriteReg(hi2c, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0x12);
 8002262:	2212      	movs	r2, #18
 8002264:	2160      	movs	r1, #96	@ 0x60
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f7ff ff0e 	bl	8002088 <VL53L0X_WriteReg>

    // Set final range signal rate limit to 0.25 MCPS
    VL53L0X_WriteReg16(hi2c, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, 32);
 800226c:	2220      	movs	r2, #32
 800226e:	2144      	movs	r1, #68	@ 0x44
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f7ff ff24 	bl	80020be <VL53L0X_WriteReg16>

    VL53L0X_WriteReg(hi2c, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8002276:	22ff      	movs	r2, #255	@ 0xff
 8002278:	2101      	movs	r1, #1
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7ff ff04 	bl	8002088 <VL53L0X_WriteReg>

    // Set default timing budget
    measurement_timing_budget_us = 33000;
 8002280:	4b05      	ldr	r3, [pc, #20]	@ (8002298 <VL53L0X_Init+0xb0>)
 8002282:	f248 02e8 	movw	r2, #33000	@ 0x80e8
 8002286:	601a      	str	r2, [r3, #0]

    return VL53L0X_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	20000500 	.word	0x20000500
 8002298:	20000504 	.word	0x20000504

0800229c <VL53L0X_GetDeviceInfo>:

/**
  * @brief  Get device information
  */
VL53L0X_Status_t VL53L0X_GetDeviceInfo(I2C_HandleTypeDef *hi2c, VL53L0X_DeviceInfo_t *info)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
    uint8_t val;

    if (VL53L0X_ReadReg(hi2c, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &info->model_id) != HAL_OK) {
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	461a      	mov	r2, r3
 80022aa:	21c0      	movs	r1, #192	@ 0xc0
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ff27 	bl	8002100 <VL53L0X_ReadReg>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <VL53L0X_GetDeviceInfo+0x20>
        return VL53L0X_ERROR_I2C;
 80022b8:	2302      	movs	r3, #2
 80022ba:	e027      	b.n	800230c <VL53L0X_GetDeviceInfo+0x70>
    }

    if (VL53L0X_ReadReg(hi2c, VL53L0X_REG_IDENTIFICATION_MODEL_ID + 1, &info->module_type) != HAL_OK) {
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	3301      	adds	r3, #1
 80022c0:	461a      	mov	r2, r3
 80022c2:	21c1      	movs	r1, #193	@ 0xc1
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f7ff ff1b 	bl	8002100 <VL53L0X_ReadReg>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <VL53L0X_GetDeviceInfo+0x38>
        return VL53L0X_ERROR_I2C;
 80022d0:	2302      	movs	r3, #2
 80022d2:	e01b      	b.n	800230c <VL53L0X_GetDeviceInfo+0x70>
    }

    if (VL53L0X_ReadReg(hi2c, VL53L0X_REG_IDENTIFICATION_REVISION_ID, &info->revision_id) != HAL_OK) {
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	3302      	adds	r3, #2
 80022d8:	461a      	mov	r2, r3
 80022da:	21c2      	movs	r1, #194	@ 0xc2
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f7ff ff0f 	bl	8002100 <VL53L0X_ReadReg>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <VL53L0X_GetDeviceInfo+0x50>
        return VL53L0X_ERROR_I2C;
 80022e8:	2302      	movs	r3, #2
 80022ea:	e00f      	b.n	800230c <VL53L0X_GetDeviceInfo+0x70>
    }

    uint16_t prod_id;
    if (VL53L0X_ReadReg16(hi2c, VL53L0X_REG_IDENTIFICATION_MODEL_ID + 2, &prod_id) != HAL_OK) {
 80022ec:	f107 030e 	add.w	r3, r7, #14
 80022f0:	461a      	mov	r2, r3
 80022f2:	21c2      	movs	r1, #194	@ 0xc2
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff ff1d 	bl	8002134 <VL53L0X_ReadReg16>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <VL53L0X_GetDeviceInfo+0x68>
        return VL53L0X_ERROR_I2C;
 8002300:	2302      	movs	r3, #2
 8002302:	e003      	b.n	800230c <VL53L0X_GetDeviceInfo+0x70>
    }
    info->product_id = prod_id;
 8002304:	89fa      	ldrh	r2, [r7, #14]
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	809a      	strh	r2, [r3, #4]

    return VL53L0X_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <VL53L0X_SetProfile>:

/**
  * @brief  Set measurement profile
  */
VL53L0X_Status_t VL53L0X_SetProfile(I2C_HandleTypeDef *hi2c, VL53L0X_Profile_t profile)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	70fb      	strb	r3, [r7, #3]
    switch(profile) {
 8002320:	78fb      	ldrb	r3, [r7, #3]
 8002322:	2b03      	cmp	r3, #3
 8002324:	d01b      	beq.n	800235e <VL53L0X_SetProfile+0x4a>
 8002326:	2b03      	cmp	r3, #3
 8002328:	dc1f      	bgt.n	800236a <VL53L0X_SetProfile+0x56>
 800232a:	2b01      	cmp	r3, #1
 800232c:	d002      	beq.n	8002334 <VL53L0X_SetProfile+0x20>
 800232e:	2b02      	cmp	r3, #2
 8002330:	d005      	beq.n	800233e <VL53L0X_SetProfile+0x2a>
 8002332:	e01a      	b.n	800236a <VL53L0X_SetProfile+0x56>
        case VL53L0X_PROFILE_HIGH_ACCURACY:
            VL53L0X_SetMeasurementTimingBudget(hi2c, 200000);
 8002334:	4912      	ldr	r1, [pc, #72]	@ (8002380 <VL53L0X_SetProfile+0x6c>)
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f000 f824 	bl	8002384 <VL53L0X_SetMeasurementTimingBudget>
            break;
 800233c:	e01b      	b.n	8002376 <VL53L0X_SetProfile+0x62>
        case VL53L0X_PROFILE_LONG_RANGE:
            VL53L0X_SetMeasurementTimingBudget(hi2c, 33000);
 800233e:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 f81e 	bl	8002384 <VL53L0X_SetMeasurementTimingBudget>
            // Enable long range
            VL53L0X_WriteReg16(hi2c, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, 13);
 8002348:	220d      	movs	r2, #13
 800234a:	2144      	movs	r1, #68	@ 0x44
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff feb6 	bl	80020be <VL53L0X_WriteReg16>
            VL53L0X_WriteReg(hi2c, VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD, 0x0E);
 8002352:	220e      	movs	r2, #14
 8002354:	2170      	movs	r1, #112	@ 0x70
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7ff fe96 	bl	8002088 <VL53L0X_WriteReg>
            break;
 800235c:	e00b      	b.n	8002376 <VL53L0X_SetProfile+0x62>
        case VL53L0X_PROFILE_HIGH_SPEED:
            VL53L0X_SetMeasurementTimingBudget(hi2c, 20000);
 800235e:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f80e 	bl	8002384 <VL53L0X_SetMeasurementTimingBudget>
            break;
 8002368:	e005      	b.n	8002376 <VL53L0X_SetProfile+0x62>
        default:
            VL53L0X_SetMeasurementTimingBudget(hi2c, 33000);
 800236a:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f000 f808 	bl	8002384 <VL53L0X_SetMeasurementTimingBudget>
            break;
 8002374:	bf00      	nop
    }
    return VL53L0X_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	00030d40 	.word	0x00030d40

08002384 <VL53L0X_SetMeasurementTimingBudget>:

/**
  * @brief  Set measurement timing budget
  */
VL53L0X_Status_t VL53L0X_SetMeasurementTimingBudget(I2C_HandleTypeDef *hi2c, uint32_t budget_us)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
    measurement_timing_budget_us = budget_us;
 800238e:	4a04      	ldr	r2, [pc, #16]	@ (80023a0 <VL53L0X_SetMeasurementTimingBudget+0x1c>)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	6013      	str	r3, [r2, #0]
    return VL53L0X_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr
 80023a0:	20000504 	.word	0x20000504

080023a4 <VL53L0X_StartMeasurement>:

/**
  * @brief  Start measurement
  */
VL53L0X_Status_t VL53L0X_StartMeasurement(I2C_HandleTypeDef *hi2c, VL53L0X_Mode_t mode)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	70fb      	strb	r3, [r7, #3]
    VL53L0X_WriteReg(hi2c, 0x80, 0x01);
 80023b0:	2201      	movs	r2, #1
 80023b2:	2180      	movs	r1, #128	@ 0x80
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff fe67 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0xFF, 0x01);
 80023ba:	2201      	movs	r2, #1
 80023bc:	21ff      	movs	r1, #255	@ 0xff
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff fe62 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0x00, 0x00);
 80023c4:	2200      	movs	r2, #0
 80023c6:	2100      	movs	r1, #0
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff fe5d 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0x91, stop_variable);
 80023ce:	4b13      	ldr	r3, [pc, #76]	@ (800241c <VL53L0X_StartMeasurement+0x78>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	461a      	mov	r2, r3
 80023d4:	2191      	movs	r1, #145	@ 0x91
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f7ff fe56 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0x00, 0x01);
 80023dc:	2201      	movs	r2, #1
 80023de:	2100      	movs	r1, #0
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff fe51 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0xFF, 0x00);
 80023e6:	2200      	movs	r2, #0
 80023e8:	21ff      	movs	r1, #255	@ 0xff
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff fe4c 	bl	8002088 <VL53L0X_WriteReg>
    VL53L0X_WriteReg(hi2c, 0x80, 0x00);
 80023f0:	2200      	movs	r2, #0
 80023f2:	2180      	movs	r1, #128	@ 0x80
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7ff fe47 	bl	8002088 <VL53L0X_WriteReg>

    if (VL53L0X_WriteReg(hi2c, VL53L0X_REG_SYSRANGE_START, mode) != HAL_OK) {
 80023fa:	78fb      	ldrb	r3, [r7, #3]
 80023fc:	461a      	mov	r2, r3
 80023fe:	2100      	movs	r1, #0
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff fe41 	bl	8002088 <VL53L0X_WriteReg>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <VL53L0X_StartMeasurement+0x6c>
        return VL53L0X_ERROR_I2C;
 800240c:	2302      	movs	r3, #2
 800240e:	e000      	b.n	8002412 <VL53L0X_StartMeasurement+0x6e>
    }
    return VL53L0X_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000500 	.word	0x20000500

08002420 <VL53L0X_ReadRangeData>:

/**
  * @brief  Read complete ranging data
  */
VL53L0X_Status_t VL53L0X_ReadRangeData(I2C_HandleTypeDef *hi2c, VL53L0X_RangingData_t *data)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
    uint8_t range_status_buffer[12];

    if (VL53L0X_ReadMulti(hi2c, VL53L0X_REG_RESULT_RANGE_STATUS, range_status_buffer, 12) != HAL_OK) {
 800242a:	f107 0208 	add.w	r2, r7, #8
 800242e:	230c      	movs	r3, #12
 8002430:	2114      	movs	r1, #20
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7ff fea6 	bl	8002184 <VL53L0X_ReadMulti>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <VL53L0X_ReadRangeData+0x22>
        return VL53L0X_ERROR_I2C;
 800243e:	2302      	movs	r3, #2
 8002440:	e05b      	b.n	80024fa <VL53L0X_ReadRangeData+0xda>
    }

    // According to Pololu VL53L0X library and datasheet:
    // Byte 0 bits [6:3] contain DeviceRangeStatus (0-13)
    // We need to map this to simpler error codes
    uint8_t device_range_status = (range_status_buffer[0] >> 3) & 0x0F;
 8002442:	7a3b      	ldrb	r3, [r7, #8]
 8002444:	08db      	lsrs	r3, r3, #3
 8002446:	b2db      	uxtb	r3, r3
 8002448:	f003 030f 	and.w	r3, r3, #15
 800244c:	75fb      	strb	r3, [r7, #23]

    // Map device range status to simple range status (0-7)
    // Based on ST VL53L0X API v1.0
    if (device_range_status == 11) {
 800244e:	7dfb      	ldrb	r3, [r7, #23]
 8002450:	2b0b      	cmp	r3, #11
 8002452:	d103      	bne.n	800245c <VL53L0X_ReadRangeData+0x3c>
        data->range_status = 0;  // Valid, no error
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	2200      	movs	r2, #0
 8002458:	709a      	strb	r2, [r3, #2]
 800245a:	e031      	b.n	80024c0 <VL53L0X_ReadRangeData+0xa0>
    } else if (device_range_status == 9 || device_range_status == 6) {
 800245c:	7dfb      	ldrb	r3, [r7, #23]
 800245e:	2b09      	cmp	r3, #9
 8002460:	d002      	beq.n	8002468 <VL53L0X_ReadRangeData+0x48>
 8002462:	7dfb      	ldrb	r3, [r7, #23]
 8002464:	2b06      	cmp	r3, #6
 8002466:	d103      	bne.n	8002470 <VL53L0X_ReadRangeData+0x50>
        data->range_status = 1;  // Sigma fail
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	2201      	movs	r2, #1
 800246c:	709a      	strb	r2, [r3, #2]
 800246e:	e027      	b.n	80024c0 <VL53L0X_ReadRangeData+0xa0>
    } else if (device_range_status == 4 || device_range_status == 5) {
 8002470:	7dfb      	ldrb	r3, [r7, #23]
 8002472:	2b04      	cmp	r3, #4
 8002474:	d002      	beq.n	800247c <VL53L0X_ReadRangeData+0x5c>
 8002476:	7dfb      	ldrb	r3, [r7, #23]
 8002478:	2b05      	cmp	r3, #5
 800247a:	d103      	bne.n	8002484 <VL53L0X_ReadRangeData+0x64>
        data->range_status = 2;  // Signal fail
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	2202      	movs	r2, #2
 8002480:	709a      	strb	r2, [r3, #2]
 8002482:	e01d      	b.n	80024c0 <VL53L0X_ReadRangeData+0xa0>
    } else if (device_range_status == 8) {
 8002484:	7dfb      	ldrb	r3, [r7, #23]
 8002486:	2b08      	cmp	r3, #8
 8002488:	d103      	bne.n	8002492 <VL53L0X_ReadRangeData+0x72>
        data->range_status = 3;  // Min range fail (target too close)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	2203      	movs	r2, #3
 800248e:	709a      	strb	r2, [r3, #2]
 8002490:	e016      	b.n	80024c0 <VL53L0X_ReadRangeData+0xa0>
    } else if (device_range_status == 3 || device_range_status == 10) {
 8002492:	7dfb      	ldrb	r3, [r7, #23]
 8002494:	2b03      	cmp	r3, #3
 8002496:	d002      	beq.n	800249e <VL53L0X_ReadRangeData+0x7e>
 8002498:	7dfb      	ldrb	r3, [r7, #23]
 800249a:	2b0a      	cmp	r3, #10
 800249c:	d103      	bne.n	80024a6 <VL53L0X_ReadRangeData+0x86>
        data->range_status = 4;  // Phase fail
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	2204      	movs	r2, #4
 80024a2:	709a      	strb	r2, [r3, #2]
 80024a4:	e00c      	b.n	80024c0 <VL53L0X_ReadRangeData+0xa0>
    } else if (device_range_status == 1 || device_range_status == 2) {
 80024a6:	7dfb      	ldrb	r3, [r7, #23]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d002      	beq.n	80024b2 <VL53L0X_ReadRangeData+0x92>
 80024ac:	7dfb      	ldrb	r3, [r7, #23]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d103      	bne.n	80024ba <VL53L0X_ReadRangeData+0x9a>
        data->range_status = 5;  // Hardware fail
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	2205      	movs	r2, #5
 80024b6:	709a      	strb	r2, [r3, #2]
 80024b8:	e002      	b.n	80024c0 <VL53L0X_ReadRangeData+0xa0>
    } else {
        data->range_status = device_range_status;  // Other
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	7dfa      	ldrb	r2, [r7, #23]
 80024be:	709a      	strb	r2, [r3, #2]
    }

    data->signal_rate = range_status_buffer[6];
 80024c0:	7bba      	ldrb	r2, [r7, #14]
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	70da      	strb	r2, [r3, #3]
    data->ambient_rate = range_status_buffer[7];
 80024c6:	7bfa      	ldrb	r2, [r7, #15]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	711a      	strb	r2, [r3, #4]
    data->effective_spad_count = (range_status_buffer[2] << 8) | range_status_buffer[3];
 80024cc:	7abb      	ldrb	r3, [r7, #10]
 80024ce:	b21b      	sxth	r3, r3
 80024d0:	021b      	lsls	r3, r3, #8
 80024d2:	b21a      	sxth	r2, r3
 80024d4:	7afb      	ldrb	r3, [r7, #11]
 80024d6:	b21b      	sxth	r3, r3
 80024d8:	4313      	orrs	r3, r2
 80024da:	b21b      	sxth	r3, r3
 80024dc:	b29a      	uxth	r2, r3
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	80da      	strh	r2, [r3, #6]
    data->range_mm = (range_status_buffer[10] << 8) | range_status_buffer[11];
 80024e2:	7cbb      	ldrb	r3, [r7, #18]
 80024e4:	b21b      	sxth	r3, r3
 80024e6:	021b      	lsls	r3, r3, #8
 80024e8:	b21a      	sxth	r2, r3
 80024ea:	7cfb      	ldrb	r3, [r7, #19]
 80024ec:	b21b      	sxth	r3, r3
 80024ee:	4313      	orrs	r3, r2
 80024f0:	b21b      	sxth	r3, r3
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	801a      	strh	r2, [r3, #0]

    return VL53L0X_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3718      	adds	r7, #24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <VL53L0X_ClearInterrupt>:

/**
  * @brief  Clear interrupt
  */
VL53L0X_Status_t VL53L0X_ClearInterrupt(I2C_HandleTypeDef *hi2c)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b082      	sub	sp, #8
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
    if (VL53L0X_WriteReg(hi2c, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01) != HAL_OK) {
 800250a:	2201      	movs	r2, #1
 800250c:	210b      	movs	r1, #11
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7ff fdba 	bl	8002088 <VL53L0X_WriteReg>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <VL53L0X_ClearInterrupt+0x1c>
        return VL53L0X_ERROR_I2C;
 800251a:	2302      	movs	r3, #2
 800251c:	e000      	b.n	8002520 <VL53L0X_ClearInterrupt+0x1e>
    }
    return VL53L0X_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <VL53L0X_ConfigureInterrupt>:

/**
  * @brief  Configure interrupt
  */
VL53L0X_Status_t VL53L0X_ConfigureInterrupt(I2C_HandleTypeDef *hi2c, bool enable)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	70fb      	strb	r3, [r7, #3]
    if (enable) {
 8002534:	78fb      	ldrb	r3, [r7, #3]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d015      	beq.n	8002566 <VL53L0X_ConfigureInterrupt+0x3e>
        VL53L0X_WriteReg(hi2c, VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 800253a:	2204      	movs	r2, #4
 800253c:	210a      	movs	r1, #10
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7ff fda2 	bl	8002088 <VL53L0X_WriteReg>
        uint8_t val;
        VL53L0X_ReadReg(hi2c, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, &val);
 8002544:	f107 030f 	add.w	r3, r7, #15
 8002548:	461a      	mov	r2, r3
 800254a:	2184      	movs	r1, #132	@ 0x84
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f7ff fdd7 	bl	8002100 <VL53L0X_ReadReg>
        VL53L0X_WriteReg(hi2c, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, val & ~0x10);
 8002552:	7bfb      	ldrb	r3, [r7, #15]
 8002554:	f023 0310 	bic.w	r3, r3, #16
 8002558:	b2db      	uxtb	r3, r3
 800255a:	461a      	mov	r2, r3
 800255c:	2184      	movs	r1, #132	@ 0x84
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7ff fd92 	bl	8002088 <VL53L0X_WriteReg>
 8002564:	e004      	b.n	8002570 <VL53L0X_ConfigureInterrupt+0x48>
    } else {
        VL53L0X_WriteReg(hi2c, VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, 0x00);
 8002566:	2200      	movs	r2, #0
 8002568:	210a      	movs	r1, #10
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f7ff fd8c 	bl	8002088 <VL53L0X_WriteReg>
    }
    return VL53L0X_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
	...

0800257c <VL53L0X_GetRangeStatusString>:

/**
  * @brief  Get range status string
  */
const char* VL53L0X_GetRangeStatusString(uint8_t range_status)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	71fb      	strb	r3, [r7, #7]
    switch(range_status) {
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	2b07      	cmp	r3, #7
 800258a:	d823      	bhi.n	80025d4 <VL53L0X_GetRangeStatusString+0x58>
 800258c:	a201      	add	r2, pc, #4	@ (adr r2, 8002594 <VL53L0X_GetRangeStatusString+0x18>)
 800258e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002592:	bf00      	nop
 8002594:	080025b5 	.word	0x080025b5
 8002598:	080025b9 	.word	0x080025b9
 800259c:	080025bd 	.word	0x080025bd
 80025a0:	080025c1 	.word	0x080025c1
 80025a4:	080025c5 	.word	0x080025c5
 80025a8:	080025c9 	.word	0x080025c9
 80025ac:	080025cd 	.word	0x080025cd
 80025b0:	080025d1 	.word	0x080025d1
        case 0:
            return "Valid - Good Measurement";
 80025b4:	4b0a      	ldr	r3, [pc, #40]	@ (80025e0 <VL53L0X_GetRangeStatusString+0x64>)
 80025b6:	e00e      	b.n	80025d6 <VL53L0X_GetRangeStatusString+0x5a>
        case 1:
            return "Sigma Fail - Measurement variance too high";
 80025b8:	4b0a      	ldr	r3, [pc, #40]	@ (80025e4 <VL53L0X_GetRangeStatusString+0x68>)
 80025ba:	e00c      	b.n	80025d6 <VL53L0X_GetRangeStatusString+0x5a>
        case 2:
            return "Signal Fail - Signal too weak";
 80025bc:	4b0a      	ldr	r3, [pc, #40]	@ (80025e8 <VL53L0X_GetRangeStatusString+0x6c>)
 80025be:	e00a      	b.n	80025d6 <VL53L0X_GetRangeStatusString+0x5a>
        case 3:
            return "Min Range Fail - Target too close";
 80025c0:	4b0a      	ldr	r3, [pc, #40]	@ (80025ec <VL53L0X_GetRangeStatusString+0x70>)
 80025c2:	e008      	b.n	80025d6 <VL53L0X_GetRangeStatusString+0x5a>
        case 4:
            return "Phase Fail - Phase error";
 80025c4:	4b0a      	ldr	r3, [pc, #40]	@ (80025f0 <VL53L0X_GetRangeStatusString+0x74>)
 80025c6:	e006      	b.n	80025d6 <VL53L0X_GetRangeStatusString+0x5a>
        case 5:
            return "Hardware Fail - Hardware error";
 80025c8:	4b0a      	ldr	r3, [pc, #40]	@ (80025f4 <VL53L0X_GetRangeStatusString+0x78>)
 80025ca:	e004      	b.n	80025d6 <VL53L0X_GetRangeStatusString+0x5a>
        case 6:
            return "No Update";
 80025cc:	4b0a      	ldr	r3, [pc, #40]	@ (80025f8 <VL53L0X_GetRangeStatusString+0x7c>)
 80025ce:	e002      	b.n	80025d6 <VL53L0X_GetRangeStatusString+0x5a>
        case 7:
            return "Wraparound";
 80025d0:	4b0a      	ldr	r3, [pc, #40]	@ (80025fc <VL53L0X_GetRangeStatusString+0x80>)
 80025d2:	e000      	b.n	80025d6 <VL53L0X_GetRangeStatusString+0x5a>
        default:
            return "Unknown Status";
 80025d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002600 <VL53L0X_GetRangeStatusString+0x84>)
    }
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr
 80025e0:	08008294 	.word	0x08008294
 80025e4:	080082b0 	.word	0x080082b0
 80025e8:	080082dc 	.word	0x080082dc
 80025ec:	080082fc 	.word	0x080082fc
 80025f0:	08008320 	.word	0x08008320
 80025f4:	0800833c 	.word	0x0800833c
 80025f8:	0800835c 	.word	0x0800835c
 80025fc:	08008368 	.word	0x08008368
 8002600:	08008374 	.word	0x08008374

08002604 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002604:	f7ff fd3a 	bl	800207c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002608:	480b      	ldr	r0, [pc, #44]	@ (8002638 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800260a:	490c      	ldr	r1, [pc, #48]	@ (800263c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800260c:	4a0c      	ldr	r2, [pc, #48]	@ (8002640 <LoopFillZerobss+0x16>)
  movs r3, #0
 800260e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002610:	e002      	b.n	8002618 <LoopCopyDataInit>

08002612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002616:	3304      	adds	r3, #4

08002618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800261a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800261c:	d3f9      	bcc.n	8002612 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800261e:	4a09      	ldr	r2, [pc, #36]	@ (8002644 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002620:	4c09      	ldr	r4, [pc, #36]	@ (8002648 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002624:	e001      	b.n	800262a <LoopFillZerobss>

08002626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002628:	3204      	adds	r2, #4

0800262a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800262a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800262c:	d3fb      	bcc.n	8002626 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800262e:	f003 fb83 	bl	8005d38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002632:	f7ff f831 	bl	8001698 <main>
  bx lr
 8002636:	4770      	bx	lr
  ldr r0, =_sdata
 8002638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800263c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002640:	08008730 	.word	0x08008730
  ldr r2, =_sbss
 8002644:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002648:	20000658 	.word	0x20000658

0800264c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800264c:	e7fe      	b.n	800264c <ADC1_2_IRQHandler>
	...

08002650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002654:	4b08      	ldr	r3, [pc, #32]	@ (8002678 <HAL_Init+0x28>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a07      	ldr	r2, [pc, #28]	@ (8002678 <HAL_Init+0x28>)
 800265a:	f043 0310 	orr.w	r3, r3, #16
 800265e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002660:	2003      	movs	r0, #3
 8002662:	f000 f92b 	bl	80028bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002666:	200f      	movs	r0, #15
 8002668:	f000 f808 	bl	800267c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800266c:	f7ff fb40 	bl	8001cf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40022000 	.word	0x40022000

0800267c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002684:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <HAL_InitTick+0x54>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4b12      	ldr	r3, [pc, #72]	@ (80026d4 <HAL_InitTick+0x58>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	4619      	mov	r1, r3
 800268e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002692:	fbb3 f3f1 	udiv	r3, r3, r1
 8002696:	fbb2 f3f3 	udiv	r3, r2, r3
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f935 	bl	800290a <HAL_SYSTICK_Config>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e00e      	b.n	80026c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2b0f      	cmp	r3, #15
 80026ae:	d80a      	bhi.n	80026c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026b0:	2200      	movs	r2, #0
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	f04f 30ff 	mov.w	r0, #4294967295
 80026b8:	f000 f90b 	bl	80028d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026bc:	4a06      	ldr	r2, [pc, #24]	@ (80026d8 <HAL_InitTick+0x5c>)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
 80026c4:	e000      	b.n	80026c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20000000 	.word	0x20000000
 80026d4:	20000008 	.word	0x20000008
 80026d8:	20000004 	.word	0x20000004

080026dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026e0:	4b05      	ldr	r3, [pc, #20]	@ (80026f8 <HAL_IncTick+0x1c>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	461a      	mov	r2, r3
 80026e6:	4b05      	ldr	r3, [pc, #20]	@ (80026fc <HAL_IncTick+0x20>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4413      	add	r3, r2
 80026ec:	4a03      	ldr	r2, [pc, #12]	@ (80026fc <HAL_IncTick+0x20>)
 80026ee:	6013      	str	r3, [r2, #0]
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bc80      	pop	{r7}
 80026f6:	4770      	bx	lr
 80026f8:	20000008 	.word	0x20000008
 80026fc:	20000508 	.word	0x20000508

08002700 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  return uwTick;
 8002704:	4b02      	ldr	r3, [pc, #8]	@ (8002710 <HAL_GetTick+0x10>)
 8002706:	681b      	ldr	r3, [r3, #0]
}
 8002708:	4618      	mov	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr
 8002710:	20000508 	.word	0x20000508

08002714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800271c:	f7ff fff0 	bl	8002700 <HAL_GetTick>
 8002720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272c:	d005      	beq.n	800273a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800272e:	4b0a      	ldr	r3, [pc, #40]	@ (8002758 <HAL_Delay+0x44>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4413      	add	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800273a:	bf00      	nop
 800273c:	f7ff ffe0 	bl	8002700 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	429a      	cmp	r2, r3
 800274a:	d8f7      	bhi.n	800273c <HAL_Delay+0x28>
  {
  }
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000008 	.word	0x20000008

0800275c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800276c:	4b0c      	ldr	r3, [pc, #48]	@ (80027a0 <__NVIC_SetPriorityGrouping+0x44>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002772:	68ba      	ldr	r2, [r7, #8]
 8002774:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002778:	4013      	ands	r3, r2
 800277a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002784:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800278c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800278e:	4a04      	ldr	r2, [pc, #16]	@ (80027a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	60d3      	str	r3, [r2, #12]
}
 8002794:	bf00      	nop
 8002796:	3714      	adds	r7, #20
 8002798:	46bd      	mov	sp, r7
 800279a:	bc80      	pop	{r7}
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027a8:	4b04      	ldr	r3, [pc, #16]	@ (80027bc <__NVIC_GetPriorityGrouping+0x18>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	0a1b      	lsrs	r3, r3, #8
 80027ae:	f003 0307 	and.w	r3, r3, #7
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	e000ed00 	.word	0xe000ed00

080027c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	6039      	str	r1, [r7, #0]
 80027ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	db0a      	blt.n	80027ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	490c      	ldr	r1, [pc, #48]	@ (800280c <__NVIC_SetPriority+0x4c>)
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	0112      	lsls	r2, r2, #4
 80027e0:	b2d2      	uxtb	r2, r2
 80027e2:	440b      	add	r3, r1
 80027e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027e8:	e00a      	b.n	8002800 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	4908      	ldr	r1, [pc, #32]	@ (8002810 <__NVIC_SetPriority+0x50>)
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	3b04      	subs	r3, #4
 80027f8:	0112      	lsls	r2, r2, #4
 80027fa:	b2d2      	uxtb	r2, r2
 80027fc:	440b      	add	r3, r1
 80027fe:	761a      	strb	r2, [r3, #24]
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	e000e100 	.word	0xe000e100
 8002810:	e000ed00 	.word	0xe000ed00

08002814 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002814:	b480      	push	{r7}
 8002816:	b089      	sub	sp, #36	@ 0x24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f003 0307 	and.w	r3, r3, #7
 8002826:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	f1c3 0307 	rsb	r3, r3, #7
 800282e:	2b04      	cmp	r3, #4
 8002830:	bf28      	it	cs
 8002832:	2304      	movcs	r3, #4
 8002834:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	3304      	adds	r3, #4
 800283a:	2b06      	cmp	r3, #6
 800283c:	d902      	bls.n	8002844 <NVIC_EncodePriority+0x30>
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	3b03      	subs	r3, #3
 8002842:	e000      	b.n	8002846 <NVIC_EncodePriority+0x32>
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002848:	f04f 32ff 	mov.w	r2, #4294967295
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	43da      	mvns	r2, r3
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	401a      	ands	r2, r3
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800285c:	f04f 31ff 	mov.w	r1, #4294967295
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	fa01 f303 	lsl.w	r3, r1, r3
 8002866:	43d9      	mvns	r1, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800286c:	4313      	orrs	r3, r2
         );
}
 800286e:	4618      	mov	r0, r3
 8002870:	3724      	adds	r7, #36	@ 0x24
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr

08002878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3b01      	subs	r3, #1
 8002884:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002888:	d301      	bcc.n	800288e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800288a:	2301      	movs	r3, #1
 800288c:	e00f      	b.n	80028ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800288e:	4a0a      	ldr	r2, [pc, #40]	@ (80028b8 <SysTick_Config+0x40>)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3b01      	subs	r3, #1
 8002894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002896:	210f      	movs	r1, #15
 8002898:	f04f 30ff 	mov.w	r0, #4294967295
 800289c:	f7ff ff90 	bl	80027c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028a0:	4b05      	ldr	r3, [pc, #20]	@ (80028b8 <SysTick_Config+0x40>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028a6:	4b04      	ldr	r3, [pc, #16]	@ (80028b8 <SysTick_Config+0x40>)
 80028a8:	2207      	movs	r2, #7
 80028aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	e000e010 	.word	0xe000e010

080028bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f7ff ff49 	bl	800275c <__NVIC_SetPriorityGrouping>
}
 80028ca:	bf00      	nop
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b086      	sub	sp, #24
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	4603      	mov	r3, r0
 80028da:	60b9      	str	r1, [r7, #8]
 80028dc:	607a      	str	r2, [r7, #4]
 80028de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028e0:	2300      	movs	r3, #0
 80028e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028e4:	f7ff ff5e 	bl	80027a4 <__NVIC_GetPriorityGrouping>
 80028e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	68b9      	ldr	r1, [r7, #8]
 80028ee:	6978      	ldr	r0, [r7, #20]
 80028f0:	f7ff ff90 	bl	8002814 <NVIC_EncodePriority>
 80028f4:	4602      	mov	r2, r0
 80028f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028fa:	4611      	mov	r1, r2
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff ff5f 	bl	80027c0 <__NVIC_SetPriority>
}
 8002902:	bf00      	nop
 8002904:	3718      	adds	r7, #24
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b082      	sub	sp, #8
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7ff ffb0 	bl	8002878 <SysTick_Config>
 8002918:	4603      	mov	r3, r0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
	...

08002924 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800292c:	2300      	movs	r3, #0
 800292e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002936:	b2db      	uxtb	r3, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d005      	beq.n	8002948 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2204      	movs	r2, #4
 8002940:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	73fb      	strb	r3, [r7, #15]
 8002946:	e051      	b.n	80029ec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 020e 	bic.w	r2, r2, #14
 8002956:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0201 	bic.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a22      	ldr	r2, [pc, #136]	@ (80029f8 <HAL_DMA_Abort_IT+0xd4>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d029      	beq.n	80029c6 <HAL_DMA_Abort_IT+0xa2>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a21      	ldr	r2, [pc, #132]	@ (80029fc <HAL_DMA_Abort_IT+0xd8>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d022      	beq.n	80029c2 <HAL_DMA_Abort_IT+0x9e>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a1f      	ldr	r2, [pc, #124]	@ (8002a00 <HAL_DMA_Abort_IT+0xdc>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d01a      	beq.n	80029bc <HAL_DMA_Abort_IT+0x98>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a1e      	ldr	r2, [pc, #120]	@ (8002a04 <HAL_DMA_Abort_IT+0xe0>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d012      	beq.n	80029b6 <HAL_DMA_Abort_IT+0x92>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a1c      	ldr	r2, [pc, #112]	@ (8002a08 <HAL_DMA_Abort_IT+0xe4>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d00a      	beq.n	80029b0 <HAL_DMA_Abort_IT+0x8c>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a1b      	ldr	r2, [pc, #108]	@ (8002a0c <HAL_DMA_Abort_IT+0xe8>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d102      	bne.n	80029aa <HAL_DMA_Abort_IT+0x86>
 80029a4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80029a8:	e00e      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029ae:	e00b      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029b4:	e008      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029ba:	e005      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029c0:	e002      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029c2:	2310      	movs	r3, #16
 80029c4:	e000      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029c6:	2301      	movs	r3, #1
 80029c8:	4a11      	ldr	r2, [pc, #68]	@ (8002a10 <HAL_DMA_Abort_IT+0xec>)
 80029ca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	4798      	blx	r3
    } 
  }
  return status;
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40020008 	.word	0x40020008
 80029fc:	4002001c 	.word	0x4002001c
 8002a00:	40020030 	.word	0x40020030
 8002a04:	40020044 	.word	0x40020044
 8002a08:	40020058 	.word	0x40020058
 8002a0c:	4002006c 	.word	0x4002006c
 8002a10:	40020000 	.word	0x40020000

08002a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b08b      	sub	sp, #44	@ 0x2c
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a22:	2300      	movs	r3, #0
 8002a24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a26:	e169      	b.n	8002cfc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a28:	2201      	movs	r2, #1
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	69fa      	ldr	r2, [r7, #28]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	f040 8158 	bne.w	8002cf6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	4a9a      	ldr	r2, [pc, #616]	@ (8002cb4 <HAL_GPIO_Init+0x2a0>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d05e      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a50:	4a98      	ldr	r2, [pc, #608]	@ (8002cb4 <HAL_GPIO_Init+0x2a0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d875      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a56:	4a98      	ldr	r2, [pc, #608]	@ (8002cb8 <HAL_GPIO_Init+0x2a4>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d058      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a5c:	4a96      	ldr	r2, [pc, #600]	@ (8002cb8 <HAL_GPIO_Init+0x2a4>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d86f      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a62:	4a96      	ldr	r2, [pc, #600]	@ (8002cbc <HAL_GPIO_Init+0x2a8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d052      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a68:	4a94      	ldr	r2, [pc, #592]	@ (8002cbc <HAL_GPIO_Init+0x2a8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d869      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a6e:	4a94      	ldr	r2, [pc, #592]	@ (8002cc0 <HAL_GPIO_Init+0x2ac>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d04c      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a74:	4a92      	ldr	r2, [pc, #584]	@ (8002cc0 <HAL_GPIO_Init+0x2ac>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d863      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a7a:	4a92      	ldr	r2, [pc, #584]	@ (8002cc4 <HAL_GPIO_Init+0x2b0>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d046      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a80:	4a90      	ldr	r2, [pc, #576]	@ (8002cc4 <HAL_GPIO_Init+0x2b0>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d85d      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a86:	2b12      	cmp	r3, #18
 8002a88:	d82a      	bhi.n	8002ae0 <HAL_GPIO_Init+0xcc>
 8002a8a:	2b12      	cmp	r3, #18
 8002a8c:	d859      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a94 <HAL_GPIO_Init+0x80>)
 8002a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a94:	08002b0f 	.word	0x08002b0f
 8002a98:	08002ae9 	.word	0x08002ae9
 8002a9c:	08002afb 	.word	0x08002afb
 8002aa0:	08002b3d 	.word	0x08002b3d
 8002aa4:	08002b43 	.word	0x08002b43
 8002aa8:	08002b43 	.word	0x08002b43
 8002aac:	08002b43 	.word	0x08002b43
 8002ab0:	08002b43 	.word	0x08002b43
 8002ab4:	08002b43 	.word	0x08002b43
 8002ab8:	08002b43 	.word	0x08002b43
 8002abc:	08002b43 	.word	0x08002b43
 8002ac0:	08002b43 	.word	0x08002b43
 8002ac4:	08002b43 	.word	0x08002b43
 8002ac8:	08002b43 	.word	0x08002b43
 8002acc:	08002b43 	.word	0x08002b43
 8002ad0:	08002b43 	.word	0x08002b43
 8002ad4:	08002b43 	.word	0x08002b43
 8002ad8:	08002af1 	.word	0x08002af1
 8002adc:	08002b05 	.word	0x08002b05
 8002ae0:	4a79      	ldr	r2, [pc, #484]	@ (8002cc8 <HAL_GPIO_Init+0x2b4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d013      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ae6:	e02c      	b.n	8002b42 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	623b      	str	r3, [r7, #32]
          break;
 8002aee:	e029      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	3304      	adds	r3, #4
 8002af6:	623b      	str	r3, [r7, #32]
          break;
 8002af8:	e024      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	3308      	adds	r3, #8
 8002b00:	623b      	str	r3, [r7, #32]
          break;
 8002b02:	e01f      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	330c      	adds	r3, #12
 8002b0a:	623b      	str	r3, [r7, #32]
          break;
 8002b0c:	e01a      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d102      	bne.n	8002b1c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b16:	2304      	movs	r3, #4
 8002b18:	623b      	str	r3, [r7, #32]
          break;
 8002b1a:	e013      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d105      	bne.n	8002b30 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b24:	2308      	movs	r3, #8
 8002b26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69fa      	ldr	r2, [r7, #28]
 8002b2c:	611a      	str	r2, [r3, #16]
          break;
 8002b2e:	e009      	b.n	8002b44 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b30:	2308      	movs	r3, #8
 8002b32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69fa      	ldr	r2, [r7, #28]
 8002b38:	615a      	str	r2, [r3, #20]
          break;
 8002b3a:	e003      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	623b      	str	r3, [r7, #32]
          break;
 8002b40:	e000      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          break;
 8002b42:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	2bff      	cmp	r3, #255	@ 0xff
 8002b48:	d801      	bhi.n	8002b4e <HAL_GPIO_Init+0x13a>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	e001      	b.n	8002b52 <HAL_GPIO_Init+0x13e>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	3304      	adds	r3, #4
 8002b52:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	2bff      	cmp	r3, #255	@ 0xff
 8002b58:	d802      	bhi.n	8002b60 <HAL_GPIO_Init+0x14c>
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	e002      	b.n	8002b66 <HAL_GPIO_Init+0x152>
 8002b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b62:	3b08      	subs	r3, #8
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	210f      	movs	r1, #15
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	fa01 f303 	lsl.w	r3, r1, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	401a      	ands	r2, r3
 8002b78:	6a39      	ldr	r1, [r7, #32]
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b80:	431a      	orrs	r2, r3
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f000 80b1 	beq.w	8002cf6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b94:	4b4d      	ldr	r3, [pc, #308]	@ (8002ccc <HAL_GPIO_Init+0x2b8>)
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	4a4c      	ldr	r2, [pc, #304]	@ (8002ccc <HAL_GPIO_Init+0x2b8>)
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	6193      	str	r3, [r2, #24]
 8002ba0:	4b4a      	ldr	r3, [pc, #296]	@ (8002ccc <HAL_GPIO_Init+0x2b8>)
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bac:	4a48      	ldr	r2, [pc, #288]	@ (8002cd0 <HAL_GPIO_Init+0x2bc>)
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	089b      	lsrs	r3, r3, #2
 8002bb2:	3302      	adds	r3, #2
 8002bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbc:	f003 0303 	and.w	r3, r3, #3
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	220f      	movs	r2, #15
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a40      	ldr	r2, [pc, #256]	@ (8002cd4 <HAL_GPIO_Init+0x2c0>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d013      	beq.n	8002c00 <HAL_GPIO_Init+0x1ec>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a3f      	ldr	r2, [pc, #252]	@ (8002cd8 <HAL_GPIO_Init+0x2c4>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d00d      	beq.n	8002bfc <HAL_GPIO_Init+0x1e8>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a3e      	ldr	r2, [pc, #248]	@ (8002cdc <HAL_GPIO_Init+0x2c8>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d007      	beq.n	8002bf8 <HAL_GPIO_Init+0x1e4>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a3d      	ldr	r2, [pc, #244]	@ (8002ce0 <HAL_GPIO_Init+0x2cc>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d101      	bne.n	8002bf4 <HAL_GPIO_Init+0x1e0>
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e006      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002bf4:	2304      	movs	r3, #4
 8002bf6:	e004      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e002      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e000      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002c00:	2300      	movs	r3, #0
 8002c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c04:	f002 0203 	and.w	r2, r2, #3
 8002c08:	0092      	lsls	r2, r2, #2
 8002c0a:	4093      	lsls	r3, r2
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c12:	492f      	ldr	r1, [pc, #188]	@ (8002cd0 <HAL_GPIO_Init+0x2bc>)
 8002c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c16:	089b      	lsrs	r3, r3, #2
 8002c18:	3302      	adds	r3, #2
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d006      	beq.n	8002c3a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	492c      	ldr	r1, [pc, #176]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	608b      	str	r3, [r1, #8]
 8002c38:	e006      	b.n	8002c48 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	4928      	ldr	r1, [pc, #160]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d006      	beq.n	8002c62 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c54:	4b23      	ldr	r3, [pc, #140]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	4922      	ldr	r1, [pc, #136]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	60cb      	str	r3, [r1, #12]
 8002c60:	e006      	b.n	8002c70 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c62:	4b20      	ldr	r3, [pc, #128]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	491e      	ldr	r1, [pc, #120]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d006      	beq.n	8002c8a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	4918      	ldr	r1, [pc, #96]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	604b      	str	r3, [r1, #4]
 8002c88:	e006      	b.n	8002c98 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c8a:	4b16      	ldr	r3, [pc, #88]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	43db      	mvns	r3, r3
 8002c92:	4914      	ldr	r1, [pc, #80]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d021      	beq.n	8002ce8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	490e      	ldr	r1, [pc, #56]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	600b      	str	r3, [r1, #0]
 8002cb0:	e021      	b.n	8002cf6 <HAL_GPIO_Init+0x2e2>
 8002cb2:	bf00      	nop
 8002cb4:	10320000 	.word	0x10320000
 8002cb8:	10310000 	.word	0x10310000
 8002cbc:	10220000 	.word	0x10220000
 8002cc0:	10210000 	.word	0x10210000
 8002cc4:	10120000 	.word	0x10120000
 8002cc8:	10110000 	.word	0x10110000
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40010000 	.word	0x40010000
 8002cd4:	40010800 	.word	0x40010800
 8002cd8:	40010c00 	.word	0x40010c00
 8002cdc:	40011000 	.word	0x40011000
 8002ce0:	40011400 	.word	0x40011400
 8002ce4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <HAL_GPIO_Init+0x304>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	43db      	mvns	r3, r3
 8002cf0:	4909      	ldr	r1, [pc, #36]	@ (8002d18 <HAL_GPIO_Init+0x304>)
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d02:	fa22 f303 	lsr.w	r3, r2, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f47f ae8e 	bne.w	8002a28 <HAL_GPIO_Init+0x14>
  }
}
 8002d0c:	bf00      	nop
 8002d0e:	bf00      	nop
 8002d10:	372c      	adds	r7, #44	@ 0x2c
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr
 8002d18:	40010400 	.word	0x40010400

08002d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	807b      	strh	r3, [r7, #2]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d2c:	787b      	ldrb	r3, [r7, #1]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d32:	887a      	ldrh	r2, [r7, #2]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d38:	e003      	b.n	8002d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d3a:	887b      	ldrh	r3, [r7, #2]
 8002d3c:	041a      	lsls	r2, r3, #16
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	611a      	str	r2, [r3, #16]
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr

08002d4c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	460b      	mov	r3, r1
 8002d56:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d5e:	887a      	ldrh	r2, [r7, #2]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4013      	ands	r3, r2
 8002d64:	041a      	lsls	r2, r3, #16
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	43d9      	mvns	r1, r3
 8002d6a:	887b      	ldrh	r3, [r7, #2]
 8002d6c:	400b      	ands	r3, r1
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	611a      	str	r2, [r3, #16]
}
 8002d74:	bf00      	nop
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr
	...

08002d80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e12b      	b.n	8002fea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d106      	bne.n	8002dac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7fe ffd4 	bl	8001d54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2224      	movs	r2, #36	@ 0x24
 8002db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 0201 	bic.w	r2, r2, #1
 8002dc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002de2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002de4:	f001 fd1a 	bl	800481c <HAL_RCC_GetPCLK1Freq>
 8002de8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	4a81      	ldr	r2, [pc, #516]	@ (8002ff4 <HAL_I2C_Init+0x274>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d807      	bhi.n	8002e04 <HAL_I2C_Init+0x84>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	4a80      	ldr	r2, [pc, #512]	@ (8002ff8 <HAL_I2C_Init+0x278>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	bf94      	ite	ls
 8002dfc:	2301      	movls	r3, #1
 8002dfe:	2300      	movhi	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	e006      	b.n	8002e12 <HAL_I2C_Init+0x92>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	4a7d      	ldr	r2, [pc, #500]	@ (8002ffc <HAL_I2C_Init+0x27c>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	bf94      	ite	ls
 8002e0c:	2301      	movls	r3, #1
 8002e0e:	2300      	movhi	r3, #0
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e0e7      	b.n	8002fea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4a78      	ldr	r2, [pc, #480]	@ (8003000 <HAL_I2C_Init+0x280>)
 8002e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e22:	0c9b      	lsrs	r3, r3, #18
 8002e24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	4a6a      	ldr	r2, [pc, #424]	@ (8002ff4 <HAL_I2C_Init+0x274>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d802      	bhi.n	8002e54 <HAL_I2C_Init+0xd4>
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	3301      	adds	r3, #1
 8002e52:	e009      	b.n	8002e68 <HAL_I2C_Init+0xe8>
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e5a:	fb02 f303 	mul.w	r3, r2, r3
 8002e5e:	4a69      	ldr	r2, [pc, #420]	@ (8003004 <HAL_I2C_Init+0x284>)
 8002e60:	fba2 2303 	umull	r2, r3, r2, r3
 8002e64:	099b      	lsrs	r3, r3, #6
 8002e66:	3301      	adds	r3, #1
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6812      	ldr	r2, [r2, #0]
 8002e6c:	430b      	orrs	r3, r1
 8002e6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e7a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	495c      	ldr	r1, [pc, #368]	@ (8002ff4 <HAL_I2C_Init+0x274>)
 8002e84:	428b      	cmp	r3, r1
 8002e86:	d819      	bhi.n	8002ebc <HAL_I2C_Init+0x13c>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1e59      	subs	r1, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e96:	1c59      	adds	r1, r3, #1
 8002e98:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e9c:	400b      	ands	r3, r1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00a      	beq.n	8002eb8 <HAL_I2C_Init+0x138>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	1e59      	subs	r1, r3, #1
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb6:	e051      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002eb8:	2304      	movs	r3, #4
 8002eba:	e04f      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d111      	bne.n	8002ee8 <HAL_I2C_Init+0x168>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	1e58      	subs	r0, r3, #1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6859      	ldr	r1, [r3, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	440b      	add	r3, r1
 8002ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf0c      	ite	eq
 8002ee0:	2301      	moveq	r3, #1
 8002ee2:	2300      	movne	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	e012      	b.n	8002f0e <HAL_I2C_Init+0x18e>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	1e58      	subs	r0, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6859      	ldr	r1, [r3, #4]
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	0099      	lsls	r1, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002efe:	3301      	adds	r3, #1
 8002f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	bf0c      	ite	eq
 8002f08:	2301      	moveq	r3, #1
 8002f0a:	2300      	movne	r3, #0
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_I2C_Init+0x196>
 8002f12:	2301      	movs	r3, #1
 8002f14:	e022      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10e      	bne.n	8002f3c <HAL_I2C_Init+0x1bc>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	1e58      	subs	r0, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6859      	ldr	r1, [r3, #4]
 8002f26:	460b      	mov	r3, r1
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	440b      	add	r3, r1
 8002f2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f30:	3301      	adds	r3, #1
 8002f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f3a:	e00f      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1e58      	subs	r0, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6859      	ldr	r1, [r3, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	0099      	lsls	r1, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f52:	3301      	adds	r3, #1
 8002f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	6809      	ldr	r1, [r1, #0]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69da      	ldr	r2, [r3, #28]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f8a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6911      	ldr	r1, [r2, #16]
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68d2      	ldr	r2, [r2, #12]
 8002f96:	4311      	orrs	r1, r2
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	430b      	orrs	r3, r1
 8002f9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	695a      	ldr	r2, [r3, #20]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 0201 	orr.w	r2, r2, #1
 8002fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	000186a0 	.word	0x000186a0
 8002ff8:	001e847f 	.word	0x001e847f
 8002ffc:	003d08ff 	.word	0x003d08ff
 8003000:	431bde83 	.word	0x431bde83
 8003004:	10624dd3 	.word	0x10624dd3

08003008 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b088      	sub	sp, #32
 800300c:	af02      	add	r7, sp, #8
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	607a      	str	r2, [r7, #4]
 8003012:	461a      	mov	r2, r3
 8003014:	460b      	mov	r3, r1
 8003016:	817b      	strh	r3, [r7, #10]
 8003018:	4613      	mov	r3, r2
 800301a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800301c:	f7ff fb70 	bl	8002700 <HAL_GetTick>
 8003020:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b20      	cmp	r3, #32
 800302c:	f040 80e0 	bne.w	80031f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	2319      	movs	r3, #25
 8003036:	2201      	movs	r2, #1
 8003038:	4970      	ldr	r1, [pc, #448]	@ (80031fc <HAL_I2C_Master_Transmit+0x1f4>)
 800303a:	68f8      	ldr	r0, [r7, #12]
 800303c:	f000 fdee 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003046:	2302      	movs	r3, #2
 8003048:	e0d3      	b.n	80031f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003050:	2b01      	cmp	r3, #1
 8003052:	d101      	bne.n	8003058 <HAL_I2C_Master_Transmit+0x50>
 8003054:	2302      	movs	r3, #2
 8003056:	e0cc      	b.n	80031f2 <HAL_I2C_Master_Transmit+0x1ea>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b01      	cmp	r3, #1
 800306c:	d007      	beq.n	800307e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f042 0201 	orr.w	r2, r2, #1
 800307c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800308c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2221      	movs	r2, #33	@ 0x21
 8003092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2210      	movs	r2, #16
 800309a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	893a      	ldrh	r2, [r7, #8]
 80030ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	4a50      	ldr	r2, [pc, #320]	@ (8003200 <HAL_I2C_Master_Transmit+0x1f8>)
 80030be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030c0:	8979      	ldrh	r1, [r7, #10]
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	6a3a      	ldr	r2, [r7, #32]
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 fc3e 	bl	8003948 <I2C_MasterRequestWrite>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e08d      	b.n	80031f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d6:	2300      	movs	r3, #0
 80030d8:	613b      	str	r3, [r7, #16]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	613b      	str	r3, [r7, #16]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	613b      	str	r3, [r7, #16]
 80030ea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030ec:	e066      	b.n	80031bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	6a39      	ldr	r1, [r7, #32]
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f000 feac 	bl	8003e50 <I2C_WaitOnTXEFlagUntilTimeout>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00d      	beq.n	800311a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	2b04      	cmp	r3, #4
 8003104:	d107      	bne.n	8003116 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003114:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e06b      	b.n	80031f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311e:	781a      	ldrb	r2, [r3, #0]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003134:	b29b      	uxth	r3, r3
 8003136:	3b01      	subs	r3, #1
 8003138:	b29a      	uxth	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003142:	3b01      	subs	r3, #1
 8003144:	b29a      	uxth	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b04      	cmp	r3, #4
 8003156:	d11b      	bne.n	8003190 <HAL_I2C_Master_Transmit+0x188>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800315c:	2b00      	cmp	r3, #0
 800315e:	d017      	beq.n	8003190 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	781a      	ldrb	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003170:	1c5a      	adds	r2, r3, #1
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317a:	b29b      	uxth	r3, r3
 800317c:	3b01      	subs	r3, #1
 800317e:	b29a      	uxth	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003188:	3b01      	subs	r3, #1
 800318a:	b29a      	uxth	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	6a39      	ldr	r1, [r7, #32]
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f000 fea3 	bl	8003ee0 <I2C_WaitOnBTFFlagUntilTimeout>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d00d      	beq.n	80031bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a4:	2b04      	cmp	r3, #4
 80031a6:	d107      	bne.n	80031b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e01a      	b.n	80031f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d194      	bne.n	80030ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031ec:	2300      	movs	r3, #0
 80031ee:	e000      	b.n	80031f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031f0:	2302      	movs	r3, #2
  }
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3718      	adds	r7, #24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	00100002 	.word	0x00100002
 8003200:	ffff0000 	.word	0xffff0000

08003204 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b08c      	sub	sp, #48	@ 0x30
 8003208:	af02      	add	r7, sp, #8
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	4608      	mov	r0, r1
 800320e:	4611      	mov	r1, r2
 8003210:	461a      	mov	r2, r3
 8003212:	4603      	mov	r3, r0
 8003214:	817b      	strh	r3, [r7, #10]
 8003216:	460b      	mov	r3, r1
 8003218:	813b      	strh	r3, [r7, #8]
 800321a:	4613      	mov	r3, r2
 800321c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800321e:	2300      	movs	r3, #0
 8003220:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003222:	f7ff fa6d 	bl	8002700 <HAL_GetTick>
 8003226:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800322e:	b2db      	uxtb	r3, r3
 8003230:	2b20      	cmp	r3, #32
 8003232:	f040 8250 	bne.w	80036d6 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	2319      	movs	r3, #25
 800323c:	2201      	movs	r2, #1
 800323e:	4982      	ldr	r1, [pc, #520]	@ (8003448 <HAL_I2C_Mem_Read+0x244>)
 8003240:	68f8      	ldr	r0, [r7, #12]
 8003242:	f000 fceb 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800324c:	2302      	movs	r3, #2
 800324e:	e243      	b.n	80036d8 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003256:	2b01      	cmp	r3, #1
 8003258:	d101      	bne.n	800325e <HAL_I2C_Mem_Read+0x5a>
 800325a:	2302      	movs	r3, #2
 800325c:	e23c      	b.n	80036d8 <HAL_I2C_Mem_Read+0x4d4>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b01      	cmp	r3, #1
 8003272:	d007      	beq.n	8003284 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f042 0201 	orr.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003292:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2222      	movs	r2, #34	@ 0x22
 8003298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2240      	movs	r2, #64	@ 0x40
 80032a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80032b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	4a62      	ldr	r2, [pc, #392]	@ (800344c <HAL_I2C_Mem_Read+0x248>)
 80032c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032c6:	88f8      	ldrh	r0, [r7, #6]
 80032c8:	893a      	ldrh	r2, [r7, #8]
 80032ca:	8979      	ldrh	r1, [r7, #10]
 80032cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ce:	9301      	str	r3, [sp, #4]
 80032d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	4603      	mov	r3, r0
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 fbb8 	bl	8003a4c <I2C_RequestMemoryRead>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e1f8      	b.n	80036d8 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d113      	bne.n	8003316 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ee:	2300      	movs	r3, #0
 80032f0:	61fb      	str	r3, [r7, #28]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	61fb      	str	r3, [r7, #28]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	61fb      	str	r3, [r7, #28]
 8003302:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	e1cc      	b.n	80036b0 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331a:	2b01      	cmp	r3, #1
 800331c:	d11e      	bne.n	800335c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800332c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800332e:	b672      	cpsid	i
}
 8003330:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003332:	2300      	movs	r3, #0
 8003334:	61bb      	str	r3, [r7, #24]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	695b      	ldr	r3, [r3, #20]
 800333c:	61bb      	str	r3, [r7, #24]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	699b      	ldr	r3, [r3, #24]
 8003344:	61bb      	str	r3, [r7, #24]
 8003346:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003356:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003358:	b662      	cpsie	i
}
 800335a:	e035      	b.n	80033c8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003360:	2b02      	cmp	r3, #2
 8003362:	d11e      	bne.n	80033a2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003372:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003374:	b672      	cpsid	i
}
 8003376:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003378:	2300      	movs	r3, #0
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	617b      	str	r3, [r7, #20]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	617b      	str	r3, [r7, #20]
 800338c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800339c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800339e:	b662      	cpsie	i
}
 80033a0:	e012      	b.n	80033c8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80033b0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b2:	2300      	movs	r3, #0
 80033b4:	613b      	str	r3, [r7, #16]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	613b      	str	r3, [r7, #16]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80033c8:	e172      	b.n	80036b0 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	f200 811f 	bhi.w	8003612 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d123      	bne.n	8003424 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 fdc5 	bl	8003f70 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e173      	b.n	80036d8 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	691a      	ldr	r2, [r3, #16]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	b2d2      	uxtb	r2, r2
 80033fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003402:	1c5a      	adds	r2, r3, #1
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800340c:	3b01      	subs	r3, #1
 800340e:	b29a      	uxth	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003418:	b29b      	uxth	r3, r3
 800341a:	3b01      	subs	r3, #1
 800341c:	b29a      	uxth	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003422:	e145      	b.n	80036b0 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003428:	2b02      	cmp	r3, #2
 800342a:	d152      	bne.n	80034d2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800342c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342e:	9300      	str	r3, [sp, #0]
 8003430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003432:	2200      	movs	r2, #0
 8003434:	4906      	ldr	r1, [pc, #24]	@ (8003450 <HAL_I2C_Mem_Read+0x24c>)
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 fbf0 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d008      	beq.n	8003454 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e148      	b.n	80036d8 <HAL_I2C_Mem_Read+0x4d4>
 8003446:	bf00      	nop
 8003448:	00100002 	.word	0x00100002
 800344c:	ffff0000 	.word	0xffff0000
 8003450:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003454:	b672      	cpsid	i
}
 8003456:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003466:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	691a      	ldr	r2, [r3, #16]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003472:	b2d2      	uxtb	r2, r2
 8003474:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347a:	1c5a      	adds	r2, r3, #1
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003484:	3b01      	subs	r3, #1
 8003486:	b29a      	uxth	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003490:	b29b      	uxth	r3, r3
 8003492:	3b01      	subs	r3, #1
 8003494:	b29a      	uxth	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800349a:	b662      	cpsie	i
}
 800349c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	691a      	ldr	r2, [r3, #16]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a8:	b2d2      	uxtb	r2, r2
 80034aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b0:	1c5a      	adds	r2, r3, #1
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ba:	3b01      	subs	r3, #1
 80034bc:	b29a      	uxth	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	3b01      	subs	r3, #1
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034d0:	e0ee      	b.n	80036b0 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d4:	9300      	str	r3, [sp, #0]
 80034d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034d8:	2200      	movs	r2, #0
 80034da:	4981      	ldr	r1, [pc, #516]	@ (80036e0 <HAL_I2C_Mem_Read+0x4dc>)
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	f000 fb9d 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e0f5      	b.n	80036d8 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034fa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034fc:	b672      	cpsid	i
}
 80034fe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	691a      	ldr	r2, [r3, #16]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350a:	b2d2      	uxtb	r2, r2
 800350c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003512:	1c5a      	adds	r2, r3, #1
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351c:	3b01      	subs	r3, #1
 800351e:	b29a      	uxth	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003528:	b29b      	uxth	r3, r3
 800352a:	3b01      	subs	r3, #1
 800352c:	b29a      	uxth	r2, r3
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003532:	4b6c      	ldr	r3, [pc, #432]	@ (80036e4 <HAL_I2C_Mem_Read+0x4e0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	08db      	lsrs	r3, r3, #3
 8003538:	4a6b      	ldr	r2, [pc, #428]	@ (80036e8 <HAL_I2C_Mem_Read+0x4e4>)
 800353a:	fba2 2303 	umull	r2, r3, r2, r3
 800353e:	0a1a      	lsrs	r2, r3, #8
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	00da      	lsls	r2, r3, #3
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800354c:	6a3b      	ldr	r3, [r7, #32]
 800354e:	3b01      	subs	r3, #1
 8003550:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003552:	6a3b      	ldr	r3, [r7, #32]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d118      	bne.n	800358a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2220      	movs	r2, #32
 8003562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	f043 0220 	orr.w	r2, r3, #32
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800357a:	b662      	cpsie	i
}
 800357c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e0a6      	b.n	80036d8 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	f003 0304 	and.w	r3, r3, #4
 8003594:	2b04      	cmp	r3, #4
 8003596:	d1d9      	bne.n	800354c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	691a      	ldr	r2, [r3, #16]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	3b01      	subs	r3, #1
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035da:	b662      	cpsie	i
}
 80035dc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	691a      	ldr	r2, [r3, #16]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e8:	b2d2      	uxtb	r2, r2
 80035ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f0:	1c5a      	adds	r2, r3, #1
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003606:	b29b      	uxth	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003610:	e04e      	b.n	80036b0 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003614:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f000 fcaa 	bl	8003f70 <I2C_WaitOnRXNEFlagUntilTimeout>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e058      	b.n	80036d8 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	691a      	ldr	r2, [r3, #16]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003630:	b2d2      	uxtb	r2, r2
 8003632:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003638:	1c5a      	adds	r2, r3, #1
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003642:	3b01      	subs	r3, #1
 8003644:	b29a      	uxth	r2, r3
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800364e:	b29b      	uxth	r3, r3
 8003650:	3b01      	subs	r3, #1
 8003652:	b29a      	uxth	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	f003 0304 	and.w	r3, r3, #4
 8003662:	2b04      	cmp	r3, #4
 8003664:	d124      	bne.n	80036b0 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800366a:	2b03      	cmp	r3, #3
 800366c:	d107      	bne.n	800367e <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800367c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800369a:	3b01      	subs	r3, #1
 800369c:	b29a      	uxth	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f47f ae88 	bne.w	80033ca <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2220      	movs	r2, #32
 80036be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036d2:	2300      	movs	r3, #0
 80036d4:	e000      	b.n	80036d8 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80036d6:	2302      	movs	r3, #2
  }
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3728      	adds	r7, #40	@ 0x28
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	00010004 	.word	0x00010004
 80036e4:	20000000 	.word	0x20000000
 80036e8:	14f8b589 	.word	0x14f8b589

080036ec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b08a      	sub	sp, #40	@ 0x28
 80036f0:	af02      	add	r7, sp, #8
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	607a      	str	r2, [r7, #4]
 80036f6:	603b      	str	r3, [r7, #0]
 80036f8:	460b      	mov	r3, r1
 80036fa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80036fc:	f7ff f800 	bl	8002700 <HAL_GetTick>
 8003700:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b20      	cmp	r3, #32
 8003710:	f040 8111 	bne.w	8003936 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	2319      	movs	r3, #25
 800371a:	2201      	movs	r2, #1
 800371c:	4988      	ldr	r1, [pc, #544]	@ (8003940 <HAL_I2C_IsDeviceReady+0x254>)
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 fa7c 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800372a:	2302      	movs	r3, #2
 800372c:	e104      	b.n	8003938 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003734:	2b01      	cmp	r3, #1
 8003736:	d101      	bne.n	800373c <HAL_I2C_IsDeviceReady+0x50>
 8003738:	2302      	movs	r3, #2
 800373a:	e0fd      	b.n	8003938 <HAL_I2C_IsDeviceReady+0x24c>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b01      	cmp	r3, #1
 8003750:	d007      	beq.n	8003762 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f042 0201 	orr.w	r2, r2, #1
 8003760:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003770:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2224      	movs	r2, #36	@ 0x24
 8003776:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	4a70      	ldr	r2, [pc, #448]	@ (8003944 <HAL_I2C_IsDeviceReady+0x258>)
 8003784:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003794:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	2200      	movs	r2, #0
 800379e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 fa3a 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00d      	beq.n	80037ca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037bc:	d103      	bne.n	80037c6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037c4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e0b6      	b.n	8003938 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037ca:	897b      	ldrh	r3, [r7, #10]
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	461a      	mov	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80037d8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80037da:	f7fe ff91 	bl	8002700 <HAL_GetTick>
 80037de:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	bf0c      	ite	eq
 80037ee:	2301      	moveq	r3, #1
 80037f0:	2300      	movne	r3, #0
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003804:	bf0c      	ite	eq
 8003806:	2301      	moveq	r3, #1
 8003808:	2300      	movne	r3, #0
 800380a:	b2db      	uxtb	r3, r3
 800380c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800380e:	e025      	b.n	800385c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003810:	f7fe ff76 	bl	8002700 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	429a      	cmp	r2, r3
 800381e:	d302      	bcc.n	8003826 <HAL_I2C_IsDeviceReady+0x13a>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d103      	bne.n	800382e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	22a0      	movs	r2, #160	@ 0xa0
 800382a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b02      	cmp	r3, #2
 800383a:	bf0c      	ite	eq
 800383c:	2301      	moveq	r3, #1
 800383e:	2300      	movne	r3, #0
 8003840:	b2db      	uxtb	r3, r3
 8003842:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800384e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003852:	bf0c      	ite	eq
 8003854:	2301      	moveq	r3, #1
 8003856:	2300      	movne	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2ba0      	cmp	r3, #160	@ 0xa0
 8003866:	d005      	beq.n	8003874 <HAL_I2C_IsDeviceReady+0x188>
 8003868:	7dfb      	ldrb	r3, [r7, #23]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d102      	bne.n	8003874 <HAL_I2C_IsDeviceReady+0x188>
 800386e:	7dbb      	ldrb	r3, [r7, #22]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0cd      	beq.n	8003810 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2220      	movs	r2, #32
 8003878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b02      	cmp	r3, #2
 8003888:	d129      	bne.n	80038de <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003898:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389a:	2300      	movs	r3, #0
 800389c:	613b      	str	r3, [r7, #16]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	9300      	str	r3, [sp, #0]
 80038b4:	2319      	movs	r3, #25
 80038b6:	2201      	movs	r2, #1
 80038b8:	4921      	ldr	r1, [pc, #132]	@ (8003940 <HAL_I2C_IsDeviceReady+0x254>)
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 f9ae 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e036      	b.n	8003938 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2220      	movs	r2, #32
 80038ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80038da:	2300      	movs	r3, #0
 80038dc:	e02c      	b.n	8003938 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038f6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	2319      	movs	r3, #25
 80038fe:	2201      	movs	r2, #1
 8003900:	490f      	ldr	r1, [pc, #60]	@ (8003940 <HAL_I2C_IsDeviceReady+0x254>)
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 f98a 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e012      	b.n	8003938 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	3301      	adds	r3, #1
 8003916:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	429a      	cmp	r2, r3
 800391e:	f4ff af32 	bcc.w	8003786 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2220      	movs	r2, #32
 8003926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e000      	b.n	8003938 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003936:	2302      	movs	r3, #2
  }
}
 8003938:	4618      	mov	r0, r3
 800393a:	3720      	adds	r7, #32
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	00100002 	.word	0x00100002
 8003944:	ffff0000 	.word	0xffff0000

08003948 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af02      	add	r7, sp, #8
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	607a      	str	r2, [r7, #4]
 8003952:	603b      	str	r3, [r7, #0]
 8003954:	460b      	mov	r3, r1
 8003956:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	2b08      	cmp	r3, #8
 8003962:	d006      	beq.n	8003972 <I2C_MasterRequestWrite+0x2a>
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d003      	beq.n	8003972 <I2C_MasterRequestWrite+0x2a>
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003970:	d108      	bne.n	8003984 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	e00b      	b.n	800399c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003988:	2b12      	cmp	r3, #18
 800398a:	d107      	bne.n	800399c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800399a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 f937 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00d      	beq.n	80039d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039c2:	d103      	bne.n	80039cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e035      	b.n	8003a3c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039d8:	d108      	bne.n	80039ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039da:	897b      	ldrh	r3, [r7, #10]
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	461a      	mov	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039e8:	611a      	str	r2, [r3, #16]
 80039ea:	e01b      	b.n	8003a24 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039ec:	897b      	ldrh	r3, [r7, #10]
 80039ee:	11db      	asrs	r3, r3, #7
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	f003 0306 	and.w	r3, r3, #6
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	f063 030f 	orn	r3, r3, #15
 80039fc:	b2da      	uxtb	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	490e      	ldr	r1, [pc, #56]	@ (8003a44 <I2C_MasterRequestWrite+0xfc>)
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 f980 	bl	8003d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e010      	b.n	8003a3c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a1a:	897b      	ldrh	r3, [r7, #10]
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	4907      	ldr	r1, [pc, #28]	@ (8003a48 <I2C_MasterRequestWrite+0x100>)
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 f970 	bl	8003d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e000      	b.n	8003a3c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3718      	adds	r7, #24
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	00010008 	.word	0x00010008
 8003a48:	00010002 	.word	0x00010002

08003a4c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b088      	sub	sp, #32
 8003a50:	af02      	add	r7, sp, #8
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	4608      	mov	r0, r1
 8003a56:	4611      	mov	r1, r2
 8003a58:	461a      	mov	r2, r3
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	817b      	strh	r3, [r7, #10]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	813b      	strh	r3, [r7, #8]
 8003a62:	4613      	mov	r3, r2
 8003a64:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a74:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a84:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a88:	9300      	str	r3, [sp, #0]
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 f8c2 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00d      	beq.n	8003aba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aac:	d103      	bne.n	8003ab6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ab4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e0aa      	b.n	8003c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003aba:	897b      	ldrh	r3, [r7, #10]
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	461a      	mov	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ac8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003acc:	6a3a      	ldr	r2, [r7, #32]
 8003ace:	4952      	ldr	r1, [pc, #328]	@ (8003c18 <I2C_RequestMemoryRead+0x1cc>)
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 f91d 	bl	8003d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e097      	b.n	8003c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	617b      	str	r3, [r7, #20]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	617b      	str	r3, [r7, #20]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	617b      	str	r3, [r7, #20]
 8003af4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003af8:	6a39      	ldr	r1, [r7, #32]
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 f9a8 	bl	8003e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00d      	beq.n	8003b22 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d107      	bne.n	8003b1e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e076      	b.n	8003c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b22:	88fb      	ldrh	r3, [r7, #6]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d105      	bne.n	8003b34 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b28:	893b      	ldrh	r3, [r7, #8]
 8003b2a:	b2da      	uxtb	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	611a      	str	r2, [r3, #16]
 8003b32:	e021      	b.n	8003b78 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b34:	893b      	ldrh	r3, [r7, #8]
 8003b36:	0a1b      	lsrs	r3, r3, #8
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b44:	6a39      	ldr	r1, [r7, #32]
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 f982 	bl	8003e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00d      	beq.n	8003b6e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d107      	bne.n	8003b6a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e050      	b.n	8003c10 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b6e:	893b      	ldrh	r3, [r7, #8]
 8003b70:	b2da      	uxtb	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b7a:	6a39      	ldr	r1, [r7, #32]
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 f967 	bl	8003e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00d      	beq.n	8003ba4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8c:	2b04      	cmp	r3, #4
 8003b8e:	d107      	bne.n	8003ba0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b9e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e035      	b.n	8003c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	6a3b      	ldr	r3, [r7, #32]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 f82b 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00d      	beq.n	8003be8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bda:	d103      	bne.n	8003be4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003be2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e013      	b.n	8003c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003be8:	897b      	ldrh	r3, [r7, #10]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	f043 0301 	orr.w	r3, r3, #1
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfa:	6a3a      	ldr	r2, [r7, #32]
 8003bfc:	4906      	ldr	r1, [pc, #24]	@ (8003c18 <I2C_RequestMemoryRead+0x1cc>)
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f886 	bl	8003d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3718      	adds	r7, #24
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	00010002 	.word	0x00010002

08003c1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	603b      	str	r3, [r7, #0]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c2c:	e048      	b.n	8003cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c34:	d044      	beq.n	8003cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c36:	f7fe fd63 	bl	8002700 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d302      	bcc.n	8003c4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d139      	bne.n	8003cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	0c1b      	lsrs	r3, r3, #16
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d10d      	bne.n	8003c72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	43da      	mvns	r2, r3
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	4013      	ands	r3, r2
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	bf0c      	ite	eq
 8003c68:	2301      	moveq	r3, #1
 8003c6a:	2300      	movne	r3, #0
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	461a      	mov	r2, r3
 8003c70:	e00c      	b.n	8003c8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	43da      	mvns	r2, r3
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	bf0c      	ite	eq
 8003c84:	2301      	moveq	r3, #1
 8003c86:	2300      	movne	r3, #0
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	79fb      	ldrb	r3, [r7, #7]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d116      	bne.n	8003cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cac:	f043 0220 	orr.w	r2, r3, #32
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e023      	b.n	8003d08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	0c1b      	lsrs	r3, r3, #16
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d10d      	bne.n	8003ce6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	43da      	mvns	r2, r3
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	bf0c      	ite	eq
 8003cdc:	2301      	moveq	r3, #1
 8003cde:	2300      	movne	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	e00c      	b.n	8003d00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	43da      	mvns	r2, r3
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	bf0c      	ite	eq
 8003cf8:	2301      	moveq	r3, #1
 8003cfa:	2300      	movne	r3, #0
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	461a      	mov	r2, r3
 8003d00:	79fb      	ldrb	r3, [r7, #7]
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d093      	beq.n	8003c2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
 8003d1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d1e:	e071      	b.n	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d2e:	d123      	bne.n	8003d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2220      	movs	r2, #32
 8003d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d64:	f043 0204 	orr.w	r2, r3, #4
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e067      	b.n	8003e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d7e:	d041      	beq.n	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d80:	f7fe fcbe 	bl	8002700 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d302      	bcc.n	8003d96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d136      	bne.n	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	0c1b      	lsrs	r3, r3, #16
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d10c      	bne.n	8003dba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	43da      	mvns	r2, r3
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	4013      	ands	r3, r2
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	bf14      	ite	ne
 8003db2:	2301      	movne	r3, #1
 8003db4:	2300      	moveq	r3, #0
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	e00b      	b.n	8003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	43da      	mvns	r2, r3
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	bf14      	ite	ne
 8003dcc:	2301      	movne	r3, #1
 8003dce:	2300      	moveq	r3, #0
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d016      	beq.n	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df0:	f043 0220 	orr.w	r2, r3, #32
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e021      	b.n	8003e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	0c1b      	lsrs	r3, r3, #16
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d10c      	bne.n	8003e28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	43da      	mvns	r2, r3
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	bf14      	ite	ne
 8003e20:	2301      	movne	r3, #1
 8003e22:	2300      	moveq	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	e00b      	b.n	8003e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	43da      	mvns	r2, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	4013      	ands	r3, r2
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	bf14      	ite	ne
 8003e3a:	2301      	movne	r3, #1
 8003e3c:	2300      	moveq	r3, #0
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	f47f af6d 	bne.w	8003d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e5c:	e034      	b.n	8003ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f000 f8e3 	bl	800402a <I2C_IsAcknowledgeFailed>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e034      	b.n	8003ed8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e74:	d028      	beq.n	8003ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e76:	f7fe fc43 	bl	8002700 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d302      	bcc.n	8003e8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d11d      	bne.n	8003ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e96:	2b80      	cmp	r3, #128	@ 0x80
 8003e98:	d016      	beq.n	8003ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	f043 0220 	orr.w	r2, r3, #32
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e007      	b.n	8003ed8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed2:	2b80      	cmp	r3, #128	@ 0x80
 8003ed4:	d1c3      	bne.n	8003e5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003eec:	e034      	b.n	8003f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f000 f89b 	bl	800402a <I2C_IsAcknowledgeFailed>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e034      	b.n	8003f68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f04:	d028      	beq.n	8003f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f06:	f7fe fbfb 	bl	8002700 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	68ba      	ldr	r2, [r7, #8]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d302      	bcc.n	8003f1c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d11d      	bne.n	8003f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	f003 0304 	and.w	r3, r3, #4
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	d016      	beq.n	8003f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2220      	movs	r2, #32
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f44:	f043 0220 	orr.w	r2, r3, #32
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e007      	b.n	8003f68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	f003 0304 	and.w	r3, r3, #4
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d1c3      	bne.n	8003eee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f7c:	e049      	b.n	8004012 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	f003 0310 	and.w	r3, r3, #16
 8003f88:	2b10      	cmp	r3, #16
 8003f8a:	d119      	bne.n	8003fc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f06f 0210 	mvn.w	r2, #16
 8003f94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2220      	movs	r2, #32
 8003fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e030      	b.n	8004022 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fc0:	f7fe fb9e 	bl	8002700 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	68ba      	ldr	r2, [r7, #8]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d302      	bcc.n	8003fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d11d      	bne.n	8004012 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe0:	2b40      	cmp	r3, #64	@ 0x40
 8003fe2:	d016      	beq.n	8004012 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2220      	movs	r2, #32
 8003fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	f043 0220 	orr.w	r2, r3, #32
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e007      	b.n	8004022 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800401c:	2b40      	cmp	r3, #64	@ 0x40
 800401e:	d1ae      	bne.n	8003f7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800403c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004040:	d11b      	bne.n	800407a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800404a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2220      	movs	r2, #32
 8004056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004066:	f043 0204 	orr.w	r2, r3, #4
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e000      	b.n	800407c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800407a:	2300      	movs	r3, #0
}
 800407c:	4618      	mov	r0, r3
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	bc80      	pop	{r7}
 8004084:	4770      	bx	lr
	...

08004088 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e272      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 8087 	beq.w	80041b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80040a8:	4b92      	ldr	r3, [pc, #584]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 030c 	and.w	r3, r3, #12
 80040b0:	2b04      	cmp	r3, #4
 80040b2:	d00c      	beq.n	80040ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040b4:	4b8f      	ldr	r3, [pc, #572]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f003 030c 	and.w	r3, r3, #12
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d112      	bne.n	80040e6 <HAL_RCC_OscConfig+0x5e>
 80040c0:	4b8c      	ldr	r3, [pc, #560]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040cc:	d10b      	bne.n	80040e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ce:	4b89      	ldr	r3, [pc, #548]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d06c      	beq.n	80041b4 <HAL_RCC_OscConfig+0x12c>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d168      	bne.n	80041b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e24c      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040ee:	d106      	bne.n	80040fe <HAL_RCC_OscConfig+0x76>
 80040f0:	4b80      	ldr	r3, [pc, #512]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a7f      	ldr	r2, [pc, #508]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	e02e      	b.n	800415c <HAL_RCC_OscConfig+0xd4>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10c      	bne.n	8004120 <HAL_RCC_OscConfig+0x98>
 8004106:	4b7b      	ldr	r3, [pc, #492]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a7a      	ldr	r2, [pc, #488]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800410c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004110:	6013      	str	r3, [r2, #0]
 8004112:	4b78      	ldr	r3, [pc, #480]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a77      	ldr	r2, [pc, #476]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004118:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800411c:	6013      	str	r3, [r2, #0]
 800411e:	e01d      	b.n	800415c <HAL_RCC_OscConfig+0xd4>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004128:	d10c      	bne.n	8004144 <HAL_RCC_OscConfig+0xbc>
 800412a:	4b72      	ldr	r3, [pc, #456]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a71      	ldr	r2, [pc, #452]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004134:	6013      	str	r3, [r2, #0]
 8004136:	4b6f      	ldr	r3, [pc, #444]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a6e      	ldr	r2, [pc, #440]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800413c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	e00b      	b.n	800415c <HAL_RCC_OscConfig+0xd4>
 8004144:	4b6b      	ldr	r3, [pc, #428]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a6a      	ldr	r2, [pc, #424]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800414a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	4b68      	ldr	r3, [pc, #416]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a67      	ldr	r2, [pc, #412]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800415a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d013      	beq.n	800418c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004164:	f7fe facc 	bl	8002700 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800416c:	f7fe fac8 	bl	8002700 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b64      	cmp	r3, #100	@ 0x64
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e200      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800417e:	4b5d      	ldr	r3, [pc, #372]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f0      	beq.n	800416c <HAL_RCC_OscConfig+0xe4>
 800418a:	e014      	b.n	80041b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418c:	f7fe fab8 	bl	8002700 <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004194:	f7fe fab4 	bl	8002700 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b64      	cmp	r3, #100	@ 0x64
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e1ec      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041a6:	4b53      	ldr	r3, [pc, #332]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f0      	bne.n	8004194 <HAL_RCC_OscConfig+0x10c>
 80041b2:	e000      	b.n	80041b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d063      	beq.n	800428a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041c2:	4b4c      	ldr	r3, [pc, #304]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f003 030c 	and.w	r3, r3, #12
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00b      	beq.n	80041e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80041ce:	4b49      	ldr	r3, [pc, #292]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f003 030c 	and.w	r3, r3, #12
 80041d6:	2b08      	cmp	r3, #8
 80041d8:	d11c      	bne.n	8004214 <HAL_RCC_OscConfig+0x18c>
 80041da:	4b46      	ldr	r3, [pc, #280]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d116      	bne.n	8004214 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041e6:	4b43      	ldr	r3, [pc, #268]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d005      	beq.n	80041fe <HAL_RCC_OscConfig+0x176>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d001      	beq.n	80041fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e1c0      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041fe:	4b3d      	ldr	r3, [pc, #244]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	4939      	ldr	r1, [pc, #228]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800420e:	4313      	orrs	r3, r2
 8004210:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004212:	e03a      	b.n	800428a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d020      	beq.n	800425e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800421c:	4b36      	ldr	r3, [pc, #216]	@ (80042f8 <HAL_RCC_OscConfig+0x270>)
 800421e:	2201      	movs	r2, #1
 8004220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004222:	f7fe fa6d 	bl	8002700 <HAL_GetTick>
 8004226:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004228:	e008      	b.n	800423c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800422a:	f7fe fa69 	bl	8002700 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d901      	bls.n	800423c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e1a1      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800423c:	4b2d      	ldr	r3, [pc, #180]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0f0      	beq.n	800422a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004248:	4b2a      	ldr	r3, [pc, #168]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	00db      	lsls	r3, r3, #3
 8004256:	4927      	ldr	r1, [pc, #156]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004258:	4313      	orrs	r3, r2
 800425a:	600b      	str	r3, [r1, #0]
 800425c:	e015      	b.n	800428a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800425e:	4b26      	ldr	r3, [pc, #152]	@ (80042f8 <HAL_RCC_OscConfig+0x270>)
 8004260:	2200      	movs	r2, #0
 8004262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004264:	f7fe fa4c 	bl	8002700 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800426c:	f7fe fa48 	bl	8002700 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e180      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800427e:	4b1d      	ldr	r3, [pc, #116]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f0      	bne.n	800426c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0308 	and.w	r3, r3, #8
 8004292:	2b00      	cmp	r3, #0
 8004294:	d03a      	beq.n	800430c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d019      	beq.n	80042d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800429e:	4b17      	ldr	r3, [pc, #92]	@ (80042fc <HAL_RCC_OscConfig+0x274>)
 80042a0:	2201      	movs	r2, #1
 80042a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042a4:	f7fe fa2c 	bl	8002700 <HAL_GetTick>
 80042a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042aa:	e008      	b.n	80042be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ac:	f7fe fa28 	bl	8002700 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e160      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042be:	4b0d      	ldr	r3, [pc, #52]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80042c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d0f0      	beq.n	80042ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80042ca:	2001      	movs	r0, #1
 80042cc:	f000 face 	bl	800486c <RCC_Delay>
 80042d0:	e01c      	b.n	800430c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042d2:	4b0a      	ldr	r3, [pc, #40]	@ (80042fc <HAL_RCC_OscConfig+0x274>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d8:	f7fe fa12 	bl	8002700 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042de:	e00f      	b.n	8004300 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042e0:	f7fe fa0e 	bl	8002700 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d908      	bls.n	8004300 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e146      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
 80042f2:	bf00      	nop
 80042f4:	40021000 	.word	0x40021000
 80042f8:	42420000 	.word	0x42420000
 80042fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004300:	4b92      	ldr	r3, [pc, #584]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1e9      	bne.n	80042e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 80a6 	beq.w	8004466 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800431a:	2300      	movs	r3, #0
 800431c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800431e:	4b8b      	ldr	r3, [pc, #556]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10d      	bne.n	8004346 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800432a:	4b88      	ldr	r3, [pc, #544]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800432c:	69db      	ldr	r3, [r3, #28]
 800432e:	4a87      	ldr	r2, [pc, #540]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004334:	61d3      	str	r3, [r2, #28]
 8004336:	4b85      	ldr	r3, [pc, #532]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004338:	69db      	ldr	r3, [r3, #28]
 800433a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800433e:	60bb      	str	r3, [r7, #8]
 8004340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004342:	2301      	movs	r3, #1
 8004344:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004346:	4b82      	ldr	r3, [pc, #520]	@ (8004550 <HAL_RCC_OscConfig+0x4c8>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800434e:	2b00      	cmp	r3, #0
 8004350:	d118      	bne.n	8004384 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004352:	4b7f      	ldr	r3, [pc, #508]	@ (8004550 <HAL_RCC_OscConfig+0x4c8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a7e      	ldr	r2, [pc, #504]	@ (8004550 <HAL_RCC_OscConfig+0x4c8>)
 8004358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800435c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800435e:	f7fe f9cf 	bl	8002700 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004366:	f7fe f9cb 	bl	8002700 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b64      	cmp	r3, #100	@ 0x64
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e103      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004378:	4b75      	ldr	r3, [pc, #468]	@ (8004550 <HAL_RCC_OscConfig+0x4c8>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f0      	beq.n	8004366 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d106      	bne.n	800439a <HAL_RCC_OscConfig+0x312>
 800438c:	4b6f      	ldr	r3, [pc, #444]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800438e:	6a1b      	ldr	r3, [r3, #32]
 8004390:	4a6e      	ldr	r2, [pc, #440]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004392:	f043 0301 	orr.w	r3, r3, #1
 8004396:	6213      	str	r3, [r2, #32]
 8004398:	e02d      	b.n	80043f6 <HAL_RCC_OscConfig+0x36e>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10c      	bne.n	80043bc <HAL_RCC_OscConfig+0x334>
 80043a2:	4b6a      	ldr	r3, [pc, #424]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	4a69      	ldr	r2, [pc, #420]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043a8:	f023 0301 	bic.w	r3, r3, #1
 80043ac:	6213      	str	r3, [r2, #32]
 80043ae:	4b67      	ldr	r3, [pc, #412]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	4a66      	ldr	r2, [pc, #408]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043b4:	f023 0304 	bic.w	r3, r3, #4
 80043b8:	6213      	str	r3, [r2, #32]
 80043ba:	e01c      	b.n	80043f6 <HAL_RCC_OscConfig+0x36e>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	2b05      	cmp	r3, #5
 80043c2:	d10c      	bne.n	80043de <HAL_RCC_OscConfig+0x356>
 80043c4:	4b61      	ldr	r3, [pc, #388]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	4a60      	ldr	r2, [pc, #384]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043ca:	f043 0304 	orr.w	r3, r3, #4
 80043ce:	6213      	str	r3, [r2, #32]
 80043d0:	4b5e      	ldr	r3, [pc, #376]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043d2:	6a1b      	ldr	r3, [r3, #32]
 80043d4:	4a5d      	ldr	r2, [pc, #372]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043d6:	f043 0301 	orr.w	r3, r3, #1
 80043da:	6213      	str	r3, [r2, #32]
 80043dc:	e00b      	b.n	80043f6 <HAL_RCC_OscConfig+0x36e>
 80043de:	4b5b      	ldr	r3, [pc, #364]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	4a5a      	ldr	r2, [pc, #360]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043e4:	f023 0301 	bic.w	r3, r3, #1
 80043e8:	6213      	str	r3, [r2, #32]
 80043ea:	4b58      	ldr	r3, [pc, #352]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	4a57      	ldr	r2, [pc, #348]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043f0:	f023 0304 	bic.w	r3, r3, #4
 80043f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d015      	beq.n	800442a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043fe:	f7fe f97f 	bl	8002700 <HAL_GetTick>
 8004402:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004404:	e00a      	b.n	800441c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004406:	f7fe f97b 	bl	8002700 <HAL_GetTick>
 800440a:	4602      	mov	r2, r0
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004414:	4293      	cmp	r3, r2
 8004416:	d901      	bls.n	800441c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e0b1      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800441c:	4b4b      	ldr	r3, [pc, #300]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d0ee      	beq.n	8004406 <HAL_RCC_OscConfig+0x37e>
 8004428:	e014      	b.n	8004454 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800442a:	f7fe f969 	bl	8002700 <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004430:	e00a      	b.n	8004448 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004432:	f7fe f965 	bl	8002700 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004440:	4293      	cmp	r3, r2
 8004442:	d901      	bls.n	8004448 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e09b      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004448:	4b40      	ldr	r3, [pc, #256]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1ee      	bne.n	8004432 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004454:	7dfb      	ldrb	r3, [r7, #23]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d105      	bne.n	8004466 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800445a:	4b3c      	ldr	r3, [pc, #240]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	4a3b      	ldr	r2, [pc, #236]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004460:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004464:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	69db      	ldr	r3, [r3, #28]
 800446a:	2b00      	cmp	r3, #0
 800446c:	f000 8087 	beq.w	800457e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004470:	4b36      	ldr	r3, [pc, #216]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f003 030c 	and.w	r3, r3, #12
 8004478:	2b08      	cmp	r3, #8
 800447a:	d061      	beq.n	8004540 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	69db      	ldr	r3, [r3, #28]
 8004480:	2b02      	cmp	r3, #2
 8004482:	d146      	bne.n	8004512 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004484:	4b33      	ldr	r3, [pc, #204]	@ (8004554 <HAL_RCC_OscConfig+0x4cc>)
 8004486:	2200      	movs	r2, #0
 8004488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448a:	f7fe f939 	bl	8002700 <HAL_GetTick>
 800448e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004490:	e008      	b.n	80044a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004492:	f7fe f935 	bl	8002700 <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	2b02      	cmp	r3, #2
 800449e:	d901      	bls.n	80044a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e06d      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044a4:	4b29      	ldr	r3, [pc, #164]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1f0      	bne.n	8004492 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044b8:	d108      	bne.n	80044cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80044ba:	4b24      	ldr	r3, [pc, #144]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	4921      	ldr	r1, [pc, #132]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044cc:	4b1f      	ldr	r3, [pc, #124]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a19      	ldr	r1, [r3, #32]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044dc:	430b      	orrs	r3, r1
 80044de:	491b      	ldr	r1, [pc, #108]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004554 <HAL_RCC_OscConfig+0x4cc>)
 80044e6:	2201      	movs	r2, #1
 80044e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ea:	f7fe f909 	bl	8002700 <HAL_GetTick>
 80044ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044f0:	e008      	b.n	8004504 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044f2:	f7fe f905 	bl	8002700 <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d901      	bls.n	8004504 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e03d      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004504:	4b11      	ldr	r3, [pc, #68]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0f0      	beq.n	80044f2 <HAL_RCC_OscConfig+0x46a>
 8004510:	e035      	b.n	800457e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004512:	4b10      	ldr	r3, [pc, #64]	@ (8004554 <HAL_RCC_OscConfig+0x4cc>)
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004518:	f7fe f8f2 	bl	8002700 <HAL_GetTick>
 800451c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800451e:	e008      	b.n	8004532 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004520:	f7fe f8ee 	bl	8002700 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	2b02      	cmp	r3, #2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e026      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004532:	4b06      	ldr	r3, [pc, #24]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1f0      	bne.n	8004520 <HAL_RCC_OscConfig+0x498>
 800453e:	e01e      	b.n	800457e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	69db      	ldr	r3, [r3, #28]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d107      	bne.n	8004558 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e019      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
 800454c:	40021000 	.word	0x40021000
 8004550:	40007000 	.word	0x40007000
 8004554:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004558:	4b0b      	ldr	r3, [pc, #44]	@ (8004588 <HAL_RCC_OscConfig+0x500>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	429a      	cmp	r2, r3
 800456a:	d106      	bne.n	800457a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004576:	429a      	cmp	r2, r3
 8004578:	d001      	beq.n	800457e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e000      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3718      	adds	r7, #24
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	40021000 	.word	0x40021000

0800458c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e0d0      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045a0:	4b6a      	ldr	r3, [pc, #424]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0307 	and.w	r3, r3, #7
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d910      	bls.n	80045d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ae:	4b67      	ldr	r3, [pc, #412]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f023 0207 	bic.w	r2, r3, #7
 80045b6:	4965      	ldr	r1, [pc, #404]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045be:	4b63      	ldr	r3, [pc, #396]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0307 	and.w	r3, r3, #7
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d001      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0b8      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d020      	beq.n	800461e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045e8:	4b59      	ldr	r3, [pc, #356]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	4a58      	ldr	r2, [pc, #352]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80045ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80045f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0308 	and.w	r3, r3, #8
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004600:	4b53      	ldr	r3, [pc, #332]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	4a52      	ldr	r2, [pc, #328]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004606:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800460a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800460c:	4b50      	ldr	r3, [pc, #320]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	494d      	ldr	r1, [pc, #308]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800461a:	4313      	orrs	r3, r2
 800461c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d040      	beq.n	80046ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d107      	bne.n	8004642 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004632:	4b47      	ldr	r3, [pc, #284]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d115      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e07f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d107      	bne.n	800465a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800464a:	4b41      	ldr	r3, [pc, #260]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d109      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e073      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800465a:	4b3d      	ldr	r3, [pc, #244]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e06b      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800466a:	4b39      	ldr	r3, [pc, #228]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f023 0203 	bic.w	r2, r3, #3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	4936      	ldr	r1, [pc, #216]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004678:	4313      	orrs	r3, r2
 800467a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800467c:	f7fe f840 	bl	8002700 <HAL_GetTick>
 8004680:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004682:	e00a      	b.n	800469a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004684:	f7fe f83c 	bl	8002700 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004692:	4293      	cmp	r3, r2
 8004694:	d901      	bls.n	800469a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e053      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800469a:	4b2d      	ldr	r3, [pc, #180]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f003 020c 	and.w	r2, r3, #12
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d1eb      	bne.n	8004684 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046ac:	4b27      	ldr	r3, [pc, #156]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d210      	bcs.n	80046dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ba:	4b24      	ldr	r3, [pc, #144]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f023 0207 	bic.w	r2, r3, #7
 80046c2:	4922      	ldr	r1, [pc, #136]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b20      	ldr	r3, [pc, #128]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0307 	and.w	r3, r3, #7
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e032      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e8:	4b19      	ldr	r3, [pc, #100]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	4916      	ldr	r1, [pc, #88]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004706:	4b12      	ldr	r3, [pc, #72]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	490e      	ldr	r1, [pc, #56]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004716:	4313      	orrs	r3, r2
 8004718:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800471a:	f000 f821 	bl	8004760 <HAL_RCC_GetSysClockFreq>
 800471e:	4602      	mov	r2, r0
 8004720:	4b0b      	ldr	r3, [pc, #44]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	091b      	lsrs	r3, r3, #4
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	490a      	ldr	r1, [pc, #40]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 800472c:	5ccb      	ldrb	r3, [r1, r3]
 800472e:	fa22 f303 	lsr.w	r3, r2, r3
 8004732:	4a09      	ldr	r2, [pc, #36]	@ (8004758 <HAL_RCC_ClockConfig+0x1cc>)
 8004734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004736:	4b09      	ldr	r3, [pc, #36]	@ (800475c <HAL_RCC_ClockConfig+0x1d0>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4618      	mov	r0, r3
 800473c:	f7fd ff9e 	bl	800267c <HAL_InitTick>

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40022000 	.word	0x40022000
 8004750:	40021000 	.word	0x40021000
 8004754:	08008384 	.word	0x08008384
 8004758:	20000000 	.word	0x20000000
 800475c:	20000004 	.word	0x20000004

08004760 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	60fb      	str	r3, [r7, #12]
 800476a:	2300      	movs	r3, #0
 800476c:	60bb      	str	r3, [r7, #8]
 800476e:	2300      	movs	r3, #0
 8004770:	617b      	str	r3, [r7, #20]
 8004772:	2300      	movs	r3, #0
 8004774:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800477a:	4b1e      	ldr	r3, [pc, #120]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x94>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f003 030c 	and.w	r3, r3, #12
 8004786:	2b04      	cmp	r3, #4
 8004788:	d002      	beq.n	8004790 <HAL_RCC_GetSysClockFreq+0x30>
 800478a:	2b08      	cmp	r3, #8
 800478c:	d003      	beq.n	8004796 <HAL_RCC_GetSysClockFreq+0x36>
 800478e:	e027      	b.n	80047e0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004790:	4b19      	ldr	r3, [pc, #100]	@ (80047f8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004792:	613b      	str	r3, [r7, #16]
      break;
 8004794:	e027      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	0c9b      	lsrs	r3, r3, #18
 800479a:	f003 030f 	and.w	r3, r3, #15
 800479e:	4a17      	ldr	r2, [pc, #92]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80047a0:	5cd3      	ldrb	r3, [r2, r3]
 80047a2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d010      	beq.n	80047d0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80047ae:	4b11      	ldr	r3, [pc, #68]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x94>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	0c5b      	lsrs	r3, r3, #17
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	4a11      	ldr	r2, [pc, #68]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xa0>)
 80047ba:	5cd3      	ldrb	r3, [r2, r3]
 80047bc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a0d      	ldr	r2, [pc, #52]	@ (80047f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80047c2:	fb03 f202 	mul.w	r2, r3, r2
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047cc:	617b      	str	r3, [r7, #20]
 80047ce:	e004      	b.n	80047da <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004804 <HAL_RCC_GetSysClockFreq+0xa4>)
 80047d4:	fb02 f303 	mul.w	r3, r2, r3
 80047d8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	613b      	str	r3, [r7, #16]
      break;
 80047de:	e002      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80047e0:	4b05      	ldr	r3, [pc, #20]	@ (80047f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80047e2:	613b      	str	r3, [r7, #16]
      break;
 80047e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047e6:	693b      	ldr	r3, [r7, #16]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	371c      	adds	r7, #28
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bc80      	pop	{r7}
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	40021000 	.word	0x40021000
 80047f8:	007a1200 	.word	0x007a1200
 80047fc:	0800839c 	.word	0x0800839c
 8004800:	080083ac 	.word	0x080083ac
 8004804:	003d0900 	.word	0x003d0900

08004808 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800480c:	4b02      	ldr	r3, [pc, #8]	@ (8004818 <HAL_RCC_GetHCLKFreq+0x10>)
 800480e:	681b      	ldr	r3, [r3, #0]
}
 8004810:	4618      	mov	r0, r3
 8004812:	46bd      	mov	sp, r7
 8004814:	bc80      	pop	{r7}
 8004816:	4770      	bx	lr
 8004818:	20000000 	.word	0x20000000

0800481c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004820:	f7ff fff2 	bl	8004808 <HAL_RCC_GetHCLKFreq>
 8004824:	4602      	mov	r2, r0
 8004826:	4b05      	ldr	r3, [pc, #20]	@ (800483c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	0a1b      	lsrs	r3, r3, #8
 800482c:	f003 0307 	and.w	r3, r3, #7
 8004830:	4903      	ldr	r1, [pc, #12]	@ (8004840 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004832:	5ccb      	ldrb	r3, [r1, r3]
 8004834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004838:	4618      	mov	r0, r3
 800483a:	bd80      	pop	{r7, pc}
 800483c:	40021000 	.word	0x40021000
 8004840:	08008394 	.word	0x08008394

08004844 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004848:	f7ff ffde 	bl	8004808 <HAL_RCC_GetHCLKFreq>
 800484c:	4602      	mov	r2, r0
 800484e:	4b05      	ldr	r3, [pc, #20]	@ (8004864 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	0adb      	lsrs	r3, r3, #11
 8004854:	f003 0307 	and.w	r3, r3, #7
 8004858:	4903      	ldr	r1, [pc, #12]	@ (8004868 <HAL_RCC_GetPCLK2Freq+0x24>)
 800485a:	5ccb      	ldrb	r3, [r1, r3]
 800485c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004860:	4618      	mov	r0, r3
 8004862:	bd80      	pop	{r7, pc}
 8004864:	40021000 	.word	0x40021000
 8004868:	08008394 	.word	0x08008394

0800486c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004874:	4b0a      	ldr	r3, [pc, #40]	@ (80048a0 <RCC_Delay+0x34>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a0a      	ldr	r2, [pc, #40]	@ (80048a4 <RCC_Delay+0x38>)
 800487a:	fba2 2303 	umull	r2, r3, r2, r3
 800487e:	0a5b      	lsrs	r3, r3, #9
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	fb02 f303 	mul.w	r3, r2, r3
 8004886:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004888:	bf00      	nop
  }
  while (Delay --);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	1e5a      	subs	r2, r3, #1
 800488e:	60fa      	str	r2, [r7, #12]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1f9      	bne.n	8004888 <RCC_Delay+0x1c>
}
 8004894:	bf00      	nop
 8004896:	bf00      	nop
 8004898:	3714      	adds	r7, #20
 800489a:	46bd      	mov	sp, r7
 800489c:	bc80      	pop	{r7}
 800489e:	4770      	bx	lr
 80048a0:	20000000 	.word	0x20000000
 80048a4:	10624dd3 	.word	0x10624dd3

080048a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e042      	b.n	8004940 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d106      	bne.n	80048d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f7fd fa7e 	bl	8001dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2224      	movs	r2, #36	@ 0x24
 80048d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68da      	ldr	r2, [r3, #12]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 faa3 	bl	8004e38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	691a      	ldr	r2, [r3, #16]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004900:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	695a      	ldr	r2, [r3, #20]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004910:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68da      	ldr	r2, [r3, #12]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004920:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2220      	movs	r2, #32
 800492c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2220      	movs	r2, #32
 8004934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800493e:	2300      	movs	r3, #0
}
 8004940:	4618      	mov	r0, r3
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08a      	sub	sp, #40	@ 0x28
 800494c:	af02      	add	r7, sp, #8
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	603b      	str	r3, [r7, #0]
 8004954:	4613      	mov	r3, r2
 8004956:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004958:	2300      	movs	r3, #0
 800495a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b20      	cmp	r3, #32
 8004966:	d175      	bne.n	8004a54 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <HAL_UART_Transmit+0x2c>
 800496e:	88fb      	ldrh	r3, [r7, #6]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d101      	bne.n	8004978 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e06e      	b.n	8004a56 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2221      	movs	r2, #33	@ 0x21
 8004982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004986:	f7fd febb 	bl	8002700 <HAL_GetTick>
 800498a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	88fa      	ldrh	r2, [r7, #6]
 8004990:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	88fa      	ldrh	r2, [r7, #6]
 8004996:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049a0:	d108      	bne.n	80049b4 <HAL_UART_Transmit+0x6c>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d104      	bne.n	80049b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80049aa:	2300      	movs	r3, #0
 80049ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	61bb      	str	r3, [r7, #24]
 80049b2:	e003      	b.n	80049bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80049b8:	2300      	movs	r3, #0
 80049ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80049bc:	e02e      	b.n	8004a1c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	2200      	movs	r2, #0
 80049c6:	2180      	movs	r1, #128	@ 0x80
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f928 	bl	8004c1e <UART_WaitOnFlagUntilTimeout>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2220      	movs	r2, #32
 80049d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e03a      	b.n	8004a56 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10b      	bne.n	80049fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	881b      	ldrh	r3, [r3, #0]
 80049ea:	461a      	mov	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	3302      	adds	r3, #2
 80049fa:	61bb      	str	r3, [r7, #24]
 80049fc:	e007      	b.n	8004a0e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	781a      	ldrb	r2, [r3, #0]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	3b01      	subs	r3, #1
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1cb      	bne.n	80049be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	9300      	str	r3, [sp, #0]
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	2140      	movs	r1, #64	@ 0x40
 8004a30:	68f8      	ldr	r0, [r7, #12]
 8004a32:	f000 f8f4 	bl	8004c1e <UART_WaitOnFlagUntilTimeout>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d005      	beq.n	8004a48 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e006      	b.n	8004a56 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004a50:	2300      	movs	r3, #0
 8004a52:	e000      	b.n	8004a56 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004a54:	2302      	movs	r3, #2
  }
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3720      	adds	r7, #32
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b084      	sub	sp, #16
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	60f8      	str	r0, [r7, #12]
 8004a66:	60b9      	str	r1, [r7, #8]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b20      	cmp	r3, #32
 8004a76:	d112      	bne.n	8004a9e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <HAL_UART_Receive_IT+0x26>
 8004a7e:	88fb      	ldrh	r3, [r7, #6]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d101      	bne.n	8004a88 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e00b      	b.n	8004aa0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a8e:	88fb      	ldrh	r3, [r7, #6]
 8004a90:	461a      	mov	r2, r3
 8004a92:	68b9      	ldr	r1, [r7, #8]
 8004a94:	68f8      	ldr	r0, [r7, #12]
 8004a96:	f000 f91b 	bl	8004cd0 <UART_Start_Receive_IT>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	e000      	b.n	8004aa0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004a9e:	2302      	movs	r3, #2
  }
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b09a      	sub	sp, #104	@ 0x68
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	330c      	adds	r3, #12
 8004ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004aba:	e853 3f00 	ldrex	r3, [r3]
 8004abe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004ac0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ac2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ac6:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	330c      	adds	r3, #12
 8004ace:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004ad0:	657a      	str	r2, [r7, #84]	@ 0x54
 8004ad2:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004ad6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004ad8:	e841 2300 	strex	r3, r2, [r1]
 8004adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1e5      	bne.n	8004ab0 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	3314      	adds	r3, #20
 8004aea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aee:	e853 3f00 	ldrex	r3, [r3]
 8004af2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af6:	f023 0301 	bic.w	r3, r3, #1
 8004afa:	663b      	str	r3, [r7, #96]	@ 0x60
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	3314      	adds	r3, #20
 8004b02:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004b04:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b0c:	e841 2300 	strex	r3, r2, [r1]
 8004b10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1e5      	bne.n	8004ae4 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d119      	bne.n	8004b54 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	330c      	adds	r3, #12
 8004b26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b28:	6a3b      	ldr	r3, [r7, #32]
 8004b2a:	e853 3f00 	ldrex	r3, [r3]
 8004b2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	f023 0310 	bic.w	r3, r3, #16
 8004b36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	330c      	adds	r3, #12
 8004b3e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004b40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b48:	e841 2300 	strex	r3, r2, [r1]
 8004b4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1e5      	bne.n	8004b20 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d03f      	beq.n	8004be2 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	3314      	adds	r3, #20
 8004b68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	e853 3f00 	ldrex	r3, [r3]
 8004b70:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	3314      	adds	r3, #20
 8004b80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b82:	61ba      	str	r2, [r7, #24]
 8004b84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b86:	6979      	ldr	r1, [r7, #20]
 8004b88:	69ba      	ldr	r2, [r7, #24]
 8004b8a:	e841 2300 	strex	r3, r2, [r1]
 8004b8e:	613b      	str	r3, [r7, #16]
   return(result);
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1e5      	bne.n	8004b62 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d013      	beq.n	8004bc6 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba2:	4a19      	ldr	r2, [pc, #100]	@ (8004c08 <HAL_UART_AbortReceive_IT+0x160>)
 8004ba4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7fd feba 	bl	8002924 <HAL_DMA_Abort_IT>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d022      	beq.n	8004bfc <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004bc0:	4610      	mov	r0, r2
 8004bc2:	4798      	blx	r3
 8004bc4:	e01a      	b.n	8004bfc <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 f816 	bl	8004c0c <HAL_UART_AbortReceiveCpltCallback>
 8004be0:	e00c      	b.n	8004bfc <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2220      	movs	r2, #32
 8004bec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f808 	bl	8004c0c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3768      	adds	r7, #104	@ 0x68
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	08004e07 	.word	0x08004e07

08004c0c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bc80      	pop	{r7}
 8004c1c:	4770      	bx	lr

08004c1e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b086      	sub	sp, #24
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	60f8      	str	r0, [r7, #12]
 8004c26:	60b9      	str	r1, [r7, #8]
 8004c28:	603b      	str	r3, [r7, #0]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c2e:	e03b      	b.n	8004ca8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c30:	6a3b      	ldr	r3, [r7, #32]
 8004c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c36:	d037      	beq.n	8004ca8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c38:	f7fd fd62 	bl	8002700 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	6a3a      	ldr	r2, [r7, #32]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d302      	bcc.n	8004c4e <UART_WaitOnFlagUntilTimeout+0x30>
 8004c48:	6a3b      	ldr	r3, [r7, #32]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e03a      	b.n	8004cc8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	f003 0304 	and.w	r3, r3, #4
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d023      	beq.n	8004ca8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b80      	cmp	r3, #128	@ 0x80
 8004c64:	d020      	beq.n	8004ca8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2b40      	cmp	r3, #64	@ 0x40
 8004c6a:	d01d      	beq.n	8004ca8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0308 	and.w	r3, r3, #8
 8004c76:	2b08      	cmp	r3, #8
 8004c78:	d116      	bne.n	8004ca8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	617b      	str	r3, [r7, #20]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	617b      	str	r3, [r7, #20]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	617b      	str	r3, [r7, #20]
 8004c8e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c90:	68f8      	ldr	r0, [r7, #12]
 8004c92:	f000 f856 	bl	8004d42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2208      	movs	r2, #8
 8004c9a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e00f      	b.n	8004cc8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	bf0c      	ite	eq
 8004cb8:	2301      	moveq	r3, #1
 8004cba:	2300      	movne	r3, #0
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	79fb      	ldrb	r3, [r7, #7]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d0b4      	beq.n	8004c30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3718      	adds	r7, #24
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	88fa      	ldrh	r2, [r7, #6]
 8004ce8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	88fa      	ldrh	r2, [r7, #6]
 8004cee:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2222      	movs	r2, #34	@ 0x22
 8004cfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d007      	beq.n	8004d16 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d14:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695a      	ldr	r2, [r3, #20]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f042 0201 	orr.w	r2, r2, #1
 8004d24:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68da      	ldr	r2, [r3, #12]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f042 0220 	orr.w	r2, r2, #32
 8004d34:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3714      	adds	r7, #20
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bc80      	pop	{r7}
 8004d40:	4770      	bx	lr

08004d42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b095      	sub	sp, #84	@ 0x54
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	330c      	adds	r3, #12
 8004d50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d54:	e853 3f00 	ldrex	r3, [r3]
 8004d58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	330c      	adds	r3, #12
 8004d68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d6a:	643a      	str	r2, [r7, #64]	@ 0x40
 8004d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d72:	e841 2300 	strex	r3, r2, [r1]
 8004d76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1e5      	bne.n	8004d4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	3314      	adds	r3, #20
 8004d84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d86:	6a3b      	ldr	r3, [r7, #32]
 8004d88:	e853 3f00 	ldrex	r3, [r3]
 8004d8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	f023 0301 	bic.w	r3, r3, #1
 8004d94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	3314      	adds	r3, #20
 8004d9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004da0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004da4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004da6:	e841 2300 	strex	r3, r2, [r1]
 8004daa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1e5      	bne.n	8004d7e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d119      	bne.n	8004dee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	330c      	adds	r3, #12
 8004dc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	e853 3f00 	ldrex	r3, [r3]
 8004dc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	f023 0310 	bic.w	r3, r3, #16
 8004dd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	330c      	adds	r3, #12
 8004dd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004dda:	61ba      	str	r2, [r7, #24]
 8004ddc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dde:	6979      	ldr	r1, [r7, #20]
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	e841 2300 	strex	r3, r2, [r1]
 8004de6:	613b      	str	r3, [r7, #16]
   return(result);
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1e5      	bne.n	8004dba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2220      	movs	r2, #32
 8004df2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004dfc:	bf00      	nop
 8004dfe:	3754      	adds	r7, #84	@ 0x54
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bc80      	pop	{r7}
 8004e04:	4770      	bx	lr

08004e06 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b084      	sub	sp, #16
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e12:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2220      	movs	r2, #32
 8004e1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8004e28:	68f8      	ldr	r0, [r7, #12]
 8004e2a:	f7ff feef 	bl	8004c0c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e2e:	bf00      	nop
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
	...

08004e38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68da      	ldr	r2, [r3, #12]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689a      	ldr	r2, [r3, #8]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004e72:	f023 030c 	bic.w	r3, r3, #12
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	6812      	ldr	r2, [r2, #0]
 8004e7a:	68b9      	ldr	r1, [r7, #8]
 8004e7c:	430b      	orrs	r3, r1
 8004e7e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	699a      	ldr	r2, [r3, #24]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a2c      	ldr	r2, [pc, #176]	@ (8004f4c <UART_SetConfig+0x114>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d103      	bne.n	8004ea8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ea0:	f7ff fcd0 	bl	8004844 <HAL_RCC_GetPCLK2Freq>
 8004ea4:	60f8      	str	r0, [r7, #12]
 8004ea6:	e002      	b.n	8004eae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ea8:	f7ff fcb8 	bl	800481c <HAL_RCC_GetPCLK1Freq>
 8004eac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	4413      	add	r3, r2
 8004eb6:	009a      	lsls	r2, r3, #2
 8004eb8:	441a      	add	r2, r3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ec4:	4a22      	ldr	r2, [pc, #136]	@ (8004f50 <UART_SetConfig+0x118>)
 8004ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eca:	095b      	lsrs	r3, r3, #5
 8004ecc:	0119      	lsls	r1, r3, #4
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	4413      	add	r3, r2
 8004ed6:	009a      	lsls	r2, r3, #2
 8004ed8:	441a      	add	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8004f50 <UART_SetConfig+0x118>)
 8004ee6:	fba3 0302 	umull	r0, r3, r3, r2
 8004eea:	095b      	lsrs	r3, r3, #5
 8004eec:	2064      	movs	r0, #100	@ 0x64
 8004eee:	fb00 f303 	mul.w	r3, r0, r3
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	011b      	lsls	r3, r3, #4
 8004ef6:	3332      	adds	r3, #50	@ 0x32
 8004ef8:	4a15      	ldr	r2, [pc, #84]	@ (8004f50 <UART_SetConfig+0x118>)
 8004efa:	fba2 2303 	umull	r2, r3, r2, r3
 8004efe:	095b      	lsrs	r3, r3, #5
 8004f00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f04:	4419      	add	r1, r3
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	4413      	add	r3, r2
 8004f0e:	009a      	lsls	r2, r3, #2
 8004f10:	441a      	add	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004f50 <UART_SetConfig+0x118>)
 8004f1e:	fba3 0302 	umull	r0, r3, r3, r2
 8004f22:	095b      	lsrs	r3, r3, #5
 8004f24:	2064      	movs	r0, #100	@ 0x64
 8004f26:	fb00 f303 	mul.w	r3, r0, r3
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	011b      	lsls	r3, r3, #4
 8004f2e:	3332      	adds	r3, #50	@ 0x32
 8004f30:	4a07      	ldr	r2, [pc, #28]	@ (8004f50 <UART_SetConfig+0x118>)
 8004f32:	fba2 2303 	umull	r2, r3, r2, r3
 8004f36:	095b      	lsrs	r3, r3, #5
 8004f38:	f003 020f 	and.w	r2, r3, #15
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	440a      	add	r2, r1
 8004f42:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004f44:	bf00      	nop
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	40013800 	.word	0x40013800
 8004f50:	51eb851f 	.word	0x51eb851f

08004f54 <__cvt>:
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f5a:	461d      	mov	r5, r3
 8004f5c:	bfbb      	ittet	lt
 8004f5e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004f62:	461d      	movlt	r5, r3
 8004f64:	2300      	movge	r3, #0
 8004f66:	232d      	movlt	r3, #45	@ 0x2d
 8004f68:	b088      	sub	sp, #32
 8004f6a:	4614      	mov	r4, r2
 8004f6c:	bfb8      	it	lt
 8004f6e:	4614      	movlt	r4, r2
 8004f70:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004f72:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004f74:	7013      	strb	r3, [r2, #0]
 8004f76:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004f78:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004f7c:	f023 0820 	bic.w	r8, r3, #32
 8004f80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004f84:	d005      	beq.n	8004f92 <__cvt+0x3e>
 8004f86:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004f8a:	d100      	bne.n	8004f8e <__cvt+0x3a>
 8004f8c:	3601      	adds	r6, #1
 8004f8e:	2302      	movs	r3, #2
 8004f90:	e000      	b.n	8004f94 <__cvt+0x40>
 8004f92:	2303      	movs	r3, #3
 8004f94:	aa07      	add	r2, sp, #28
 8004f96:	9204      	str	r2, [sp, #16]
 8004f98:	aa06      	add	r2, sp, #24
 8004f9a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004f9e:	e9cd 3600 	strd	r3, r6, [sp]
 8004fa2:	4622      	mov	r2, r4
 8004fa4:	462b      	mov	r3, r5
 8004fa6:	f000 ff93 	bl	8005ed0 <_dtoa_r>
 8004faa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004fae:	4607      	mov	r7, r0
 8004fb0:	d119      	bne.n	8004fe6 <__cvt+0x92>
 8004fb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004fb4:	07db      	lsls	r3, r3, #31
 8004fb6:	d50e      	bpl.n	8004fd6 <__cvt+0x82>
 8004fb8:	eb00 0906 	add.w	r9, r0, r6
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	4629      	mov	r1, r5
 8004fc4:	f7fb fcf0 	bl	80009a8 <__aeabi_dcmpeq>
 8004fc8:	b108      	cbz	r0, 8004fce <__cvt+0x7a>
 8004fca:	f8cd 901c 	str.w	r9, [sp, #28]
 8004fce:	2230      	movs	r2, #48	@ 0x30
 8004fd0:	9b07      	ldr	r3, [sp, #28]
 8004fd2:	454b      	cmp	r3, r9
 8004fd4:	d31e      	bcc.n	8005014 <__cvt+0xc0>
 8004fd6:	4638      	mov	r0, r7
 8004fd8:	9b07      	ldr	r3, [sp, #28]
 8004fda:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004fdc:	1bdb      	subs	r3, r3, r7
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	b008      	add	sp, #32
 8004fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fe6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004fea:	eb00 0906 	add.w	r9, r0, r6
 8004fee:	d1e5      	bne.n	8004fbc <__cvt+0x68>
 8004ff0:	7803      	ldrb	r3, [r0, #0]
 8004ff2:	2b30      	cmp	r3, #48	@ 0x30
 8004ff4:	d10a      	bne.n	800500c <__cvt+0xb8>
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	4629      	mov	r1, r5
 8004ffe:	f7fb fcd3 	bl	80009a8 <__aeabi_dcmpeq>
 8005002:	b918      	cbnz	r0, 800500c <__cvt+0xb8>
 8005004:	f1c6 0601 	rsb	r6, r6, #1
 8005008:	f8ca 6000 	str.w	r6, [sl]
 800500c:	f8da 3000 	ldr.w	r3, [sl]
 8005010:	4499      	add	r9, r3
 8005012:	e7d3      	b.n	8004fbc <__cvt+0x68>
 8005014:	1c59      	adds	r1, r3, #1
 8005016:	9107      	str	r1, [sp, #28]
 8005018:	701a      	strb	r2, [r3, #0]
 800501a:	e7d9      	b.n	8004fd0 <__cvt+0x7c>

0800501c <__exponent>:
 800501c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800501e:	2900      	cmp	r1, #0
 8005020:	bfb6      	itet	lt
 8005022:	232d      	movlt	r3, #45	@ 0x2d
 8005024:	232b      	movge	r3, #43	@ 0x2b
 8005026:	4249      	neglt	r1, r1
 8005028:	2909      	cmp	r1, #9
 800502a:	7002      	strb	r2, [r0, #0]
 800502c:	7043      	strb	r3, [r0, #1]
 800502e:	dd29      	ble.n	8005084 <__exponent+0x68>
 8005030:	f10d 0307 	add.w	r3, sp, #7
 8005034:	461d      	mov	r5, r3
 8005036:	270a      	movs	r7, #10
 8005038:	fbb1 f6f7 	udiv	r6, r1, r7
 800503c:	461a      	mov	r2, r3
 800503e:	fb07 1416 	mls	r4, r7, r6, r1
 8005042:	3430      	adds	r4, #48	@ 0x30
 8005044:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005048:	460c      	mov	r4, r1
 800504a:	2c63      	cmp	r4, #99	@ 0x63
 800504c:	4631      	mov	r1, r6
 800504e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005052:	dcf1      	bgt.n	8005038 <__exponent+0x1c>
 8005054:	3130      	adds	r1, #48	@ 0x30
 8005056:	1e94      	subs	r4, r2, #2
 8005058:	f803 1c01 	strb.w	r1, [r3, #-1]
 800505c:	4623      	mov	r3, r4
 800505e:	1c41      	adds	r1, r0, #1
 8005060:	42ab      	cmp	r3, r5
 8005062:	d30a      	bcc.n	800507a <__exponent+0x5e>
 8005064:	f10d 0309 	add.w	r3, sp, #9
 8005068:	1a9b      	subs	r3, r3, r2
 800506a:	42ac      	cmp	r4, r5
 800506c:	bf88      	it	hi
 800506e:	2300      	movhi	r3, #0
 8005070:	3302      	adds	r3, #2
 8005072:	4403      	add	r3, r0
 8005074:	1a18      	subs	r0, r3, r0
 8005076:	b003      	add	sp, #12
 8005078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800507a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800507e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005082:	e7ed      	b.n	8005060 <__exponent+0x44>
 8005084:	2330      	movs	r3, #48	@ 0x30
 8005086:	3130      	adds	r1, #48	@ 0x30
 8005088:	7083      	strb	r3, [r0, #2]
 800508a:	70c1      	strb	r1, [r0, #3]
 800508c:	1d03      	adds	r3, r0, #4
 800508e:	e7f1      	b.n	8005074 <__exponent+0x58>

08005090 <_printf_float>:
 8005090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005094:	b091      	sub	sp, #68	@ 0x44
 8005096:	460c      	mov	r4, r1
 8005098:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800509c:	4616      	mov	r6, r2
 800509e:	461f      	mov	r7, r3
 80050a0:	4605      	mov	r5, r0
 80050a2:	f000 fdf9 	bl	8005c98 <_localeconv_r>
 80050a6:	6803      	ldr	r3, [r0, #0]
 80050a8:	4618      	mov	r0, r3
 80050aa:	9308      	str	r3, [sp, #32]
 80050ac:	f7fb f850 	bl	8000150 <strlen>
 80050b0:	2300      	movs	r3, #0
 80050b2:	930e      	str	r3, [sp, #56]	@ 0x38
 80050b4:	f8d8 3000 	ldr.w	r3, [r8]
 80050b8:	9009      	str	r0, [sp, #36]	@ 0x24
 80050ba:	3307      	adds	r3, #7
 80050bc:	f023 0307 	bic.w	r3, r3, #7
 80050c0:	f103 0208 	add.w	r2, r3, #8
 80050c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80050c8:	f8d4 b000 	ldr.w	fp, [r4]
 80050cc:	f8c8 2000 	str.w	r2, [r8]
 80050d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80050d4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80050d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80050da:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80050de:	f04f 32ff 	mov.w	r2, #4294967295
 80050e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80050e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80050ea:	4b9c      	ldr	r3, [pc, #624]	@ (800535c <_printf_float+0x2cc>)
 80050ec:	f7fb fc8e 	bl	8000a0c <__aeabi_dcmpun>
 80050f0:	bb70      	cbnz	r0, 8005150 <_printf_float+0xc0>
 80050f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80050f6:	f04f 32ff 	mov.w	r2, #4294967295
 80050fa:	4b98      	ldr	r3, [pc, #608]	@ (800535c <_printf_float+0x2cc>)
 80050fc:	f7fb fc68 	bl	80009d0 <__aeabi_dcmple>
 8005100:	bb30      	cbnz	r0, 8005150 <_printf_float+0xc0>
 8005102:	2200      	movs	r2, #0
 8005104:	2300      	movs	r3, #0
 8005106:	4640      	mov	r0, r8
 8005108:	4649      	mov	r1, r9
 800510a:	f7fb fc57 	bl	80009bc <__aeabi_dcmplt>
 800510e:	b110      	cbz	r0, 8005116 <_printf_float+0x86>
 8005110:	232d      	movs	r3, #45	@ 0x2d
 8005112:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005116:	4a92      	ldr	r2, [pc, #584]	@ (8005360 <_printf_float+0x2d0>)
 8005118:	4b92      	ldr	r3, [pc, #584]	@ (8005364 <_printf_float+0x2d4>)
 800511a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800511e:	bf8c      	ite	hi
 8005120:	4690      	movhi	r8, r2
 8005122:	4698      	movls	r8, r3
 8005124:	2303      	movs	r3, #3
 8005126:	f04f 0900 	mov.w	r9, #0
 800512a:	6123      	str	r3, [r4, #16]
 800512c:	f02b 0304 	bic.w	r3, fp, #4
 8005130:	6023      	str	r3, [r4, #0]
 8005132:	4633      	mov	r3, r6
 8005134:	4621      	mov	r1, r4
 8005136:	4628      	mov	r0, r5
 8005138:	9700      	str	r7, [sp, #0]
 800513a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800513c:	f000 f9d4 	bl	80054e8 <_printf_common>
 8005140:	3001      	adds	r0, #1
 8005142:	f040 8090 	bne.w	8005266 <_printf_float+0x1d6>
 8005146:	f04f 30ff 	mov.w	r0, #4294967295
 800514a:	b011      	add	sp, #68	@ 0x44
 800514c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005150:	4642      	mov	r2, r8
 8005152:	464b      	mov	r3, r9
 8005154:	4640      	mov	r0, r8
 8005156:	4649      	mov	r1, r9
 8005158:	f7fb fc58 	bl	8000a0c <__aeabi_dcmpun>
 800515c:	b148      	cbz	r0, 8005172 <_printf_float+0xe2>
 800515e:	464b      	mov	r3, r9
 8005160:	2b00      	cmp	r3, #0
 8005162:	bfb8      	it	lt
 8005164:	232d      	movlt	r3, #45	@ 0x2d
 8005166:	4a80      	ldr	r2, [pc, #512]	@ (8005368 <_printf_float+0x2d8>)
 8005168:	bfb8      	it	lt
 800516a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800516e:	4b7f      	ldr	r3, [pc, #508]	@ (800536c <_printf_float+0x2dc>)
 8005170:	e7d3      	b.n	800511a <_printf_float+0x8a>
 8005172:	6863      	ldr	r3, [r4, #4]
 8005174:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005178:	1c5a      	adds	r2, r3, #1
 800517a:	d13f      	bne.n	80051fc <_printf_float+0x16c>
 800517c:	2306      	movs	r3, #6
 800517e:	6063      	str	r3, [r4, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005186:	6023      	str	r3, [r4, #0]
 8005188:	9206      	str	r2, [sp, #24]
 800518a:	aa0e      	add	r2, sp, #56	@ 0x38
 800518c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005190:	aa0d      	add	r2, sp, #52	@ 0x34
 8005192:	9203      	str	r2, [sp, #12]
 8005194:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005198:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800519c:	6863      	ldr	r3, [r4, #4]
 800519e:	4642      	mov	r2, r8
 80051a0:	9300      	str	r3, [sp, #0]
 80051a2:	4628      	mov	r0, r5
 80051a4:	464b      	mov	r3, r9
 80051a6:	910a      	str	r1, [sp, #40]	@ 0x28
 80051a8:	f7ff fed4 	bl	8004f54 <__cvt>
 80051ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051ae:	4680      	mov	r8, r0
 80051b0:	2947      	cmp	r1, #71	@ 0x47
 80051b2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80051b4:	d128      	bne.n	8005208 <_printf_float+0x178>
 80051b6:	1cc8      	adds	r0, r1, #3
 80051b8:	db02      	blt.n	80051c0 <_printf_float+0x130>
 80051ba:	6863      	ldr	r3, [r4, #4]
 80051bc:	4299      	cmp	r1, r3
 80051be:	dd40      	ble.n	8005242 <_printf_float+0x1b2>
 80051c0:	f1aa 0a02 	sub.w	sl, sl, #2
 80051c4:	fa5f fa8a 	uxtb.w	sl, sl
 80051c8:	4652      	mov	r2, sl
 80051ca:	3901      	subs	r1, #1
 80051cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80051d0:	910d      	str	r1, [sp, #52]	@ 0x34
 80051d2:	f7ff ff23 	bl	800501c <__exponent>
 80051d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80051d8:	4681      	mov	r9, r0
 80051da:	1813      	adds	r3, r2, r0
 80051dc:	2a01      	cmp	r2, #1
 80051de:	6123      	str	r3, [r4, #16]
 80051e0:	dc02      	bgt.n	80051e8 <_printf_float+0x158>
 80051e2:	6822      	ldr	r2, [r4, #0]
 80051e4:	07d2      	lsls	r2, r2, #31
 80051e6:	d501      	bpl.n	80051ec <_printf_float+0x15c>
 80051e8:	3301      	adds	r3, #1
 80051ea:	6123      	str	r3, [r4, #16]
 80051ec:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d09e      	beq.n	8005132 <_printf_float+0xa2>
 80051f4:	232d      	movs	r3, #45	@ 0x2d
 80051f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051fa:	e79a      	b.n	8005132 <_printf_float+0xa2>
 80051fc:	2947      	cmp	r1, #71	@ 0x47
 80051fe:	d1bf      	bne.n	8005180 <_printf_float+0xf0>
 8005200:	2b00      	cmp	r3, #0
 8005202:	d1bd      	bne.n	8005180 <_printf_float+0xf0>
 8005204:	2301      	movs	r3, #1
 8005206:	e7ba      	b.n	800517e <_printf_float+0xee>
 8005208:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800520c:	d9dc      	bls.n	80051c8 <_printf_float+0x138>
 800520e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005212:	d118      	bne.n	8005246 <_printf_float+0x1b6>
 8005214:	2900      	cmp	r1, #0
 8005216:	6863      	ldr	r3, [r4, #4]
 8005218:	dd0b      	ble.n	8005232 <_printf_float+0x1a2>
 800521a:	6121      	str	r1, [r4, #16]
 800521c:	b913      	cbnz	r3, 8005224 <_printf_float+0x194>
 800521e:	6822      	ldr	r2, [r4, #0]
 8005220:	07d0      	lsls	r0, r2, #31
 8005222:	d502      	bpl.n	800522a <_printf_float+0x19a>
 8005224:	3301      	adds	r3, #1
 8005226:	440b      	add	r3, r1
 8005228:	6123      	str	r3, [r4, #16]
 800522a:	f04f 0900 	mov.w	r9, #0
 800522e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005230:	e7dc      	b.n	80051ec <_printf_float+0x15c>
 8005232:	b913      	cbnz	r3, 800523a <_printf_float+0x1aa>
 8005234:	6822      	ldr	r2, [r4, #0]
 8005236:	07d2      	lsls	r2, r2, #31
 8005238:	d501      	bpl.n	800523e <_printf_float+0x1ae>
 800523a:	3302      	adds	r3, #2
 800523c:	e7f4      	b.n	8005228 <_printf_float+0x198>
 800523e:	2301      	movs	r3, #1
 8005240:	e7f2      	b.n	8005228 <_printf_float+0x198>
 8005242:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005246:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005248:	4299      	cmp	r1, r3
 800524a:	db05      	blt.n	8005258 <_printf_float+0x1c8>
 800524c:	6823      	ldr	r3, [r4, #0]
 800524e:	6121      	str	r1, [r4, #16]
 8005250:	07d8      	lsls	r0, r3, #31
 8005252:	d5ea      	bpl.n	800522a <_printf_float+0x19a>
 8005254:	1c4b      	adds	r3, r1, #1
 8005256:	e7e7      	b.n	8005228 <_printf_float+0x198>
 8005258:	2900      	cmp	r1, #0
 800525a:	bfcc      	ite	gt
 800525c:	2201      	movgt	r2, #1
 800525e:	f1c1 0202 	rsble	r2, r1, #2
 8005262:	4413      	add	r3, r2
 8005264:	e7e0      	b.n	8005228 <_printf_float+0x198>
 8005266:	6823      	ldr	r3, [r4, #0]
 8005268:	055a      	lsls	r2, r3, #21
 800526a:	d407      	bmi.n	800527c <_printf_float+0x1ec>
 800526c:	6923      	ldr	r3, [r4, #16]
 800526e:	4642      	mov	r2, r8
 8005270:	4631      	mov	r1, r6
 8005272:	4628      	mov	r0, r5
 8005274:	47b8      	blx	r7
 8005276:	3001      	adds	r0, #1
 8005278:	d12b      	bne.n	80052d2 <_printf_float+0x242>
 800527a:	e764      	b.n	8005146 <_printf_float+0xb6>
 800527c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005280:	f240 80dc 	bls.w	800543c <_printf_float+0x3ac>
 8005284:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005288:	2200      	movs	r2, #0
 800528a:	2300      	movs	r3, #0
 800528c:	f7fb fb8c 	bl	80009a8 <__aeabi_dcmpeq>
 8005290:	2800      	cmp	r0, #0
 8005292:	d033      	beq.n	80052fc <_printf_float+0x26c>
 8005294:	2301      	movs	r3, #1
 8005296:	4631      	mov	r1, r6
 8005298:	4628      	mov	r0, r5
 800529a:	4a35      	ldr	r2, [pc, #212]	@ (8005370 <_printf_float+0x2e0>)
 800529c:	47b8      	blx	r7
 800529e:	3001      	adds	r0, #1
 80052a0:	f43f af51 	beq.w	8005146 <_printf_float+0xb6>
 80052a4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80052a8:	4543      	cmp	r3, r8
 80052aa:	db02      	blt.n	80052b2 <_printf_float+0x222>
 80052ac:	6823      	ldr	r3, [r4, #0]
 80052ae:	07d8      	lsls	r0, r3, #31
 80052b0:	d50f      	bpl.n	80052d2 <_printf_float+0x242>
 80052b2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80052b6:	4631      	mov	r1, r6
 80052b8:	4628      	mov	r0, r5
 80052ba:	47b8      	blx	r7
 80052bc:	3001      	adds	r0, #1
 80052be:	f43f af42 	beq.w	8005146 <_printf_float+0xb6>
 80052c2:	f04f 0900 	mov.w	r9, #0
 80052c6:	f108 38ff 	add.w	r8, r8, #4294967295
 80052ca:	f104 0a1a 	add.w	sl, r4, #26
 80052ce:	45c8      	cmp	r8, r9
 80052d0:	dc09      	bgt.n	80052e6 <_printf_float+0x256>
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	079b      	lsls	r3, r3, #30
 80052d6:	f100 8102 	bmi.w	80054de <_printf_float+0x44e>
 80052da:	68e0      	ldr	r0, [r4, #12]
 80052dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80052de:	4298      	cmp	r0, r3
 80052e0:	bfb8      	it	lt
 80052e2:	4618      	movlt	r0, r3
 80052e4:	e731      	b.n	800514a <_printf_float+0xba>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4652      	mov	r2, sl
 80052ea:	4631      	mov	r1, r6
 80052ec:	4628      	mov	r0, r5
 80052ee:	47b8      	blx	r7
 80052f0:	3001      	adds	r0, #1
 80052f2:	f43f af28 	beq.w	8005146 <_printf_float+0xb6>
 80052f6:	f109 0901 	add.w	r9, r9, #1
 80052fa:	e7e8      	b.n	80052ce <_printf_float+0x23e>
 80052fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052fe:	2b00      	cmp	r3, #0
 8005300:	dc38      	bgt.n	8005374 <_printf_float+0x2e4>
 8005302:	2301      	movs	r3, #1
 8005304:	4631      	mov	r1, r6
 8005306:	4628      	mov	r0, r5
 8005308:	4a19      	ldr	r2, [pc, #100]	@ (8005370 <_printf_float+0x2e0>)
 800530a:	47b8      	blx	r7
 800530c:	3001      	adds	r0, #1
 800530e:	f43f af1a 	beq.w	8005146 <_printf_float+0xb6>
 8005312:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005316:	ea59 0303 	orrs.w	r3, r9, r3
 800531a:	d102      	bne.n	8005322 <_printf_float+0x292>
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	07d9      	lsls	r1, r3, #31
 8005320:	d5d7      	bpl.n	80052d2 <_printf_float+0x242>
 8005322:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005326:	4631      	mov	r1, r6
 8005328:	4628      	mov	r0, r5
 800532a:	47b8      	blx	r7
 800532c:	3001      	adds	r0, #1
 800532e:	f43f af0a 	beq.w	8005146 <_printf_float+0xb6>
 8005332:	f04f 0a00 	mov.w	sl, #0
 8005336:	f104 0b1a 	add.w	fp, r4, #26
 800533a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800533c:	425b      	negs	r3, r3
 800533e:	4553      	cmp	r3, sl
 8005340:	dc01      	bgt.n	8005346 <_printf_float+0x2b6>
 8005342:	464b      	mov	r3, r9
 8005344:	e793      	b.n	800526e <_printf_float+0x1de>
 8005346:	2301      	movs	r3, #1
 8005348:	465a      	mov	r2, fp
 800534a:	4631      	mov	r1, r6
 800534c:	4628      	mov	r0, r5
 800534e:	47b8      	blx	r7
 8005350:	3001      	adds	r0, #1
 8005352:	f43f aef8 	beq.w	8005146 <_printf_float+0xb6>
 8005356:	f10a 0a01 	add.w	sl, sl, #1
 800535a:	e7ee      	b.n	800533a <_printf_float+0x2aa>
 800535c:	7fefffff 	.word	0x7fefffff
 8005360:	080084b3 	.word	0x080084b3
 8005364:	080084af 	.word	0x080084af
 8005368:	080084bb 	.word	0x080084bb
 800536c:	080084b7 	.word	0x080084b7
 8005370:	080084bf 	.word	0x080084bf
 8005374:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005376:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800537a:	4553      	cmp	r3, sl
 800537c:	bfa8      	it	ge
 800537e:	4653      	movge	r3, sl
 8005380:	2b00      	cmp	r3, #0
 8005382:	4699      	mov	r9, r3
 8005384:	dc36      	bgt.n	80053f4 <_printf_float+0x364>
 8005386:	f04f 0b00 	mov.w	fp, #0
 800538a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800538e:	f104 021a 	add.w	r2, r4, #26
 8005392:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005394:	930a      	str	r3, [sp, #40]	@ 0x28
 8005396:	eba3 0309 	sub.w	r3, r3, r9
 800539a:	455b      	cmp	r3, fp
 800539c:	dc31      	bgt.n	8005402 <_printf_float+0x372>
 800539e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053a0:	459a      	cmp	sl, r3
 80053a2:	dc3a      	bgt.n	800541a <_printf_float+0x38a>
 80053a4:	6823      	ldr	r3, [r4, #0]
 80053a6:	07da      	lsls	r2, r3, #31
 80053a8:	d437      	bmi.n	800541a <_printf_float+0x38a>
 80053aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053ac:	ebaa 0903 	sub.w	r9, sl, r3
 80053b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053b2:	ebaa 0303 	sub.w	r3, sl, r3
 80053b6:	4599      	cmp	r9, r3
 80053b8:	bfa8      	it	ge
 80053ba:	4699      	movge	r9, r3
 80053bc:	f1b9 0f00 	cmp.w	r9, #0
 80053c0:	dc33      	bgt.n	800542a <_printf_float+0x39a>
 80053c2:	f04f 0800 	mov.w	r8, #0
 80053c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053ca:	f104 0b1a 	add.w	fp, r4, #26
 80053ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053d0:	ebaa 0303 	sub.w	r3, sl, r3
 80053d4:	eba3 0309 	sub.w	r3, r3, r9
 80053d8:	4543      	cmp	r3, r8
 80053da:	f77f af7a 	ble.w	80052d2 <_printf_float+0x242>
 80053de:	2301      	movs	r3, #1
 80053e0:	465a      	mov	r2, fp
 80053e2:	4631      	mov	r1, r6
 80053e4:	4628      	mov	r0, r5
 80053e6:	47b8      	blx	r7
 80053e8:	3001      	adds	r0, #1
 80053ea:	f43f aeac 	beq.w	8005146 <_printf_float+0xb6>
 80053ee:	f108 0801 	add.w	r8, r8, #1
 80053f2:	e7ec      	b.n	80053ce <_printf_float+0x33e>
 80053f4:	4642      	mov	r2, r8
 80053f6:	4631      	mov	r1, r6
 80053f8:	4628      	mov	r0, r5
 80053fa:	47b8      	blx	r7
 80053fc:	3001      	adds	r0, #1
 80053fe:	d1c2      	bne.n	8005386 <_printf_float+0x2f6>
 8005400:	e6a1      	b.n	8005146 <_printf_float+0xb6>
 8005402:	2301      	movs	r3, #1
 8005404:	4631      	mov	r1, r6
 8005406:	4628      	mov	r0, r5
 8005408:	920a      	str	r2, [sp, #40]	@ 0x28
 800540a:	47b8      	blx	r7
 800540c:	3001      	adds	r0, #1
 800540e:	f43f ae9a 	beq.w	8005146 <_printf_float+0xb6>
 8005412:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005414:	f10b 0b01 	add.w	fp, fp, #1
 8005418:	e7bb      	b.n	8005392 <_printf_float+0x302>
 800541a:	4631      	mov	r1, r6
 800541c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005420:	4628      	mov	r0, r5
 8005422:	47b8      	blx	r7
 8005424:	3001      	adds	r0, #1
 8005426:	d1c0      	bne.n	80053aa <_printf_float+0x31a>
 8005428:	e68d      	b.n	8005146 <_printf_float+0xb6>
 800542a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800542c:	464b      	mov	r3, r9
 800542e:	4631      	mov	r1, r6
 8005430:	4628      	mov	r0, r5
 8005432:	4442      	add	r2, r8
 8005434:	47b8      	blx	r7
 8005436:	3001      	adds	r0, #1
 8005438:	d1c3      	bne.n	80053c2 <_printf_float+0x332>
 800543a:	e684      	b.n	8005146 <_printf_float+0xb6>
 800543c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005440:	f1ba 0f01 	cmp.w	sl, #1
 8005444:	dc01      	bgt.n	800544a <_printf_float+0x3ba>
 8005446:	07db      	lsls	r3, r3, #31
 8005448:	d536      	bpl.n	80054b8 <_printf_float+0x428>
 800544a:	2301      	movs	r3, #1
 800544c:	4642      	mov	r2, r8
 800544e:	4631      	mov	r1, r6
 8005450:	4628      	mov	r0, r5
 8005452:	47b8      	blx	r7
 8005454:	3001      	adds	r0, #1
 8005456:	f43f ae76 	beq.w	8005146 <_printf_float+0xb6>
 800545a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800545e:	4631      	mov	r1, r6
 8005460:	4628      	mov	r0, r5
 8005462:	47b8      	blx	r7
 8005464:	3001      	adds	r0, #1
 8005466:	f43f ae6e 	beq.w	8005146 <_printf_float+0xb6>
 800546a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800546e:	2200      	movs	r2, #0
 8005470:	2300      	movs	r3, #0
 8005472:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005476:	f7fb fa97 	bl	80009a8 <__aeabi_dcmpeq>
 800547a:	b9c0      	cbnz	r0, 80054ae <_printf_float+0x41e>
 800547c:	4653      	mov	r3, sl
 800547e:	f108 0201 	add.w	r2, r8, #1
 8005482:	4631      	mov	r1, r6
 8005484:	4628      	mov	r0, r5
 8005486:	47b8      	blx	r7
 8005488:	3001      	adds	r0, #1
 800548a:	d10c      	bne.n	80054a6 <_printf_float+0x416>
 800548c:	e65b      	b.n	8005146 <_printf_float+0xb6>
 800548e:	2301      	movs	r3, #1
 8005490:	465a      	mov	r2, fp
 8005492:	4631      	mov	r1, r6
 8005494:	4628      	mov	r0, r5
 8005496:	47b8      	blx	r7
 8005498:	3001      	adds	r0, #1
 800549a:	f43f ae54 	beq.w	8005146 <_printf_float+0xb6>
 800549e:	f108 0801 	add.w	r8, r8, #1
 80054a2:	45d0      	cmp	r8, sl
 80054a4:	dbf3      	blt.n	800548e <_printf_float+0x3fe>
 80054a6:	464b      	mov	r3, r9
 80054a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80054ac:	e6e0      	b.n	8005270 <_printf_float+0x1e0>
 80054ae:	f04f 0800 	mov.w	r8, #0
 80054b2:	f104 0b1a 	add.w	fp, r4, #26
 80054b6:	e7f4      	b.n	80054a2 <_printf_float+0x412>
 80054b8:	2301      	movs	r3, #1
 80054ba:	4642      	mov	r2, r8
 80054bc:	e7e1      	b.n	8005482 <_printf_float+0x3f2>
 80054be:	2301      	movs	r3, #1
 80054c0:	464a      	mov	r2, r9
 80054c2:	4631      	mov	r1, r6
 80054c4:	4628      	mov	r0, r5
 80054c6:	47b8      	blx	r7
 80054c8:	3001      	adds	r0, #1
 80054ca:	f43f ae3c 	beq.w	8005146 <_printf_float+0xb6>
 80054ce:	f108 0801 	add.w	r8, r8, #1
 80054d2:	68e3      	ldr	r3, [r4, #12]
 80054d4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80054d6:	1a5b      	subs	r3, r3, r1
 80054d8:	4543      	cmp	r3, r8
 80054da:	dcf0      	bgt.n	80054be <_printf_float+0x42e>
 80054dc:	e6fd      	b.n	80052da <_printf_float+0x24a>
 80054de:	f04f 0800 	mov.w	r8, #0
 80054e2:	f104 0919 	add.w	r9, r4, #25
 80054e6:	e7f4      	b.n	80054d2 <_printf_float+0x442>

080054e8 <_printf_common>:
 80054e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054ec:	4616      	mov	r6, r2
 80054ee:	4698      	mov	r8, r3
 80054f0:	688a      	ldr	r2, [r1, #8]
 80054f2:	690b      	ldr	r3, [r1, #16]
 80054f4:	4607      	mov	r7, r0
 80054f6:	4293      	cmp	r3, r2
 80054f8:	bfb8      	it	lt
 80054fa:	4613      	movlt	r3, r2
 80054fc:	6033      	str	r3, [r6, #0]
 80054fe:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005502:	460c      	mov	r4, r1
 8005504:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005508:	b10a      	cbz	r2, 800550e <_printf_common+0x26>
 800550a:	3301      	adds	r3, #1
 800550c:	6033      	str	r3, [r6, #0]
 800550e:	6823      	ldr	r3, [r4, #0]
 8005510:	0699      	lsls	r1, r3, #26
 8005512:	bf42      	ittt	mi
 8005514:	6833      	ldrmi	r3, [r6, #0]
 8005516:	3302      	addmi	r3, #2
 8005518:	6033      	strmi	r3, [r6, #0]
 800551a:	6825      	ldr	r5, [r4, #0]
 800551c:	f015 0506 	ands.w	r5, r5, #6
 8005520:	d106      	bne.n	8005530 <_printf_common+0x48>
 8005522:	f104 0a19 	add.w	sl, r4, #25
 8005526:	68e3      	ldr	r3, [r4, #12]
 8005528:	6832      	ldr	r2, [r6, #0]
 800552a:	1a9b      	subs	r3, r3, r2
 800552c:	42ab      	cmp	r3, r5
 800552e:	dc2b      	bgt.n	8005588 <_printf_common+0xa0>
 8005530:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005534:	6822      	ldr	r2, [r4, #0]
 8005536:	3b00      	subs	r3, #0
 8005538:	bf18      	it	ne
 800553a:	2301      	movne	r3, #1
 800553c:	0692      	lsls	r2, r2, #26
 800553e:	d430      	bmi.n	80055a2 <_printf_common+0xba>
 8005540:	4641      	mov	r1, r8
 8005542:	4638      	mov	r0, r7
 8005544:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005548:	47c8      	blx	r9
 800554a:	3001      	adds	r0, #1
 800554c:	d023      	beq.n	8005596 <_printf_common+0xae>
 800554e:	6823      	ldr	r3, [r4, #0]
 8005550:	6922      	ldr	r2, [r4, #16]
 8005552:	f003 0306 	and.w	r3, r3, #6
 8005556:	2b04      	cmp	r3, #4
 8005558:	bf14      	ite	ne
 800555a:	2500      	movne	r5, #0
 800555c:	6833      	ldreq	r3, [r6, #0]
 800555e:	f04f 0600 	mov.w	r6, #0
 8005562:	bf08      	it	eq
 8005564:	68e5      	ldreq	r5, [r4, #12]
 8005566:	f104 041a 	add.w	r4, r4, #26
 800556a:	bf08      	it	eq
 800556c:	1aed      	subeq	r5, r5, r3
 800556e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005572:	bf08      	it	eq
 8005574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005578:	4293      	cmp	r3, r2
 800557a:	bfc4      	itt	gt
 800557c:	1a9b      	subgt	r3, r3, r2
 800557e:	18ed      	addgt	r5, r5, r3
 8005580:	42b5      	cmp	r5, r6
 8005582:	d11a      	bne.n	80055ba <_printf_common+0xd2>
 8005584:	2000      	movs	r0, #0
 8005586:	e008      	b.n	800559a <_printf_common+0xb2>
 8005588:	2301      	movs	r3, #1
 800558a:	4652      	mov	r2, sl
 800558c:	4641      	mov	r1, r8
 800558e:	4638      	mov	r0, r7
 8005590:	47c8      	blx	r9
 8005592:	3001      	adds	r0, #1
 8005594:	d103      	bne.n	800559e <_printf_common+0xb6>
 8005596:	f04f 30ff 	mov.w	r0, #4294967295
 800559a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800559e:	3501      	adds	r5, #1
 80055a0:	e7c1      	b.n	8005526 <_printf_common+0x3e>
 80055a2:	2030      	movs	r0, #48	@ 0x30
 80055a4:	18e1      	adds	r1, r4, r3
 80055a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80055aa:	1c5a      	adds	r2, r3, #1
 80055ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80055b0:	4422      	add	r2, r4
 80055b2:	3302      	adds	r3, #2
 80055b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80055b8:	e7c2      	b.n	8005540 <_printf_common+0x58>
 80055ba:	2301      	movs	r3, #1
 80055bc:	4622      	mov	r2, r4
 80055be:	4641      	mov	r1, r8
 80055c0:	4638      	mov	r0, r7
 80055c2:	47c8      	blx	r9
 80055c4:	3001      	adds	r0, #1
 80055c6:	d0e6      	beq.n	8005596 <_printf_common+0xae>
 80055c8:	3601      	adds	r6, #1
 80055ca:	e7d9      	b.n	8005580 <_printf_common+0x98>

080055cc <_printf_i>:
 80055cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055d0:	7e0f      	ldrb	r7, [r1, #24]
 80055d2:	4691      	mov	r9, r2
 80055d4:	2f78      	cmp	r7, #120	@ 0x78
 80055d6:	4680      	mov	r8, r0
 80055d8:	460c      	mov	r4, r1
 80055da:	469a      	mov	sl, r3
 80055dc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055e2:	d807      	bhi.n	80055f4 <_printf_i+0x28>
 80055e4:	2f62      	cmp	r7, #98	@ 0x62
 80055e6:	d80a      	bhi.n	80055fe <_printf_i+0x32>
 80055e8:	2f00      	cmp	r7, #0
 80055ea:	f000 80d1 	beq.w	8005790 <_printf_i+0x1c4>
 80055ee:	2f58      	cmp	r7, #88	@ 0x58
 80055f0:	f000 80b8 	beq.w	8005764 <_printf_i+0x198>
 80055f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055fc:	e03a      	b.n	8005674 <_printf_i+0xa8>
 80055fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005602:	2b15      	cmp	r3, #21
 8005604:	d8f6      	bhi.n	80055f4 <_printf_i+0x28>
 8005606:	a101      	add	r1, pc, #4	@ (adr r1, 800560c <_printf_i+0x40>)
 8005608:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800560c:	08005665 	.word	0x08005665
 8005610:	08005679 	.word	0x08005679
 8005614:	080055f5 	.word	0x080055f5
 8005618:	080055f5 	.word	0x080055f5
 800561c:	080055f5 	.word	0x080055f5
 8005620:	080055f5 	.word	0x080055f5
 8005624:	08005679 	.word	0x08005679
 8005628:	080055f5 	.word	0x080055f5
 800562c:	080055f5 	.word	0x080055f5
 8005630:	080055f5 	.word	0x080055f5
 8005634:	080055f5 	.word	0x080055f5
 8005638:	08005777 	.word	0x08005777
 800563c:	080056a3 	.word	0x080056a3
 8005640:	08005731 	.word	0x08005731
 8005644:	080055f5 	.word	0x080055f5
 8005648:	080055f5 	.word	0x080055f5
 800564c:	08005799 	.word	0x08005799
 8005650:	080055f5 	.word	0x080055f5
 8005654:	080056a3 	.word	0x080056a3
 8005658:	080055f5 	.word	0x080055f5
 800565c:	080055f5 	.word	0x080055f5
 8005660:	08005739 	.word	0x08005739
 8005664:	6833      	ldr	r3, [r6, #0]
 8005666:	1d1a      	adds	r2, r3, #4
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6032      	str	r2, [r6, #0]
 800566c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005670:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005674:	2301      	movs	r3, #1
 8005676:	e09c      	b.n	80057b2 <_printf_i+0x1e6>
 8005678:	6833      	ldr	r3, [r6, #0]
 800567a:	6820      	ldr	r0, [r4, #0]
 800567c:	1d19      	adds	r1, r3, #4
 800567e:	6031      	str	r1, [r6, #0]
 8005680:	0606      	lsls	r6, r0, #24
 8005682:	d501      	bpl.n	8005688 <_printf_i+0xbc>
 8005684:	681d      	ldr	r5, [r3, #0]
 8005686:	e003      	b.n	8005690 <_printf_i+0xc4>
 8005688:	0645      	lsls	r5, r0, #25
 800568a:	d5fb      	bpl.n	8005684 <_printf_i+0xb8>
 800568c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005690:	2d00      	cmp	r5, #0
 8005692:	da03      	bge.n	800569c <_printf_i+0xd0>
 8005694:	232d      	movs	r3, #45	@ 0x2d
 8005696:	426d      	negs	r5, r5
 8005698:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800569c:	230a      	movs	r3, #10
 800569e:	4858      	ldr	r0, [pc, #352]	@ (8005800 <_printf_i+0x234>)
 80056a0:	e011      	b.n	80056c6 <_printf_i+0xfa>
 80056a2:	6821      	ldr	r1, [r4, #0]
 80056a4:	6833      	ldr	r3, [r6, #0]
 80056a6:	0608      	lsls	r0, r1, #24
 80056a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80056ac:	d402      	bmi.n	80056b4 <_printf_i+0xe8>
 80056ae:	0649      	lsls	r1, r1, #25
 80056b0:	bf48      	it	mi
 80056b2:	b2ad      	uxthmi	r5, r5
 80056b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80056b6:	6033      	str	r3, [r6, #0]
 80056b8:	bf14      	ite	ne
 80056ba:	230a      	movne	r3, #10
 80056bc:	2308      	moveq	r3, #8
 80056be:	4850      	ldr	r0, [pc, #320]	@ (8005800 <_printf_i+0x234>)
 80056c0:	2100      	movs	r1, #0
 80056c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056c6:	6866      	ldr	r6, [r4, #4]
 80056c8:	2e00      	cmp	r6, #0
 80056ca:	60a6      	str	r6, [r4, #8]
 80056cc:	db05      	blt.n	80056da <_printf_i+0x10e>
 80056ce:	6821      	ldr	r1, [r4, #0]
 80056d0:	432e      	orrs	r6, r5
 80056d2:	f021 0104 	bic.w	r1, r1, #4
 80056d6:	6021      	str	r1, [r4, #0]
 80056d8:	d04b      	beq.n	8005772 <_printf_i+0x1a6>
 80056da:	4616      	mov	r6, r2
 80056dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80056e0:	fb03 5711 	mls	r7, r3, r1, r5
 80056e4:	5dc7      	ldrb	r7, [r0, r7]
 80056e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056ea:	462f      	mov	r7, r5
 80056ec:	42bb      	cmp	r3, r7
 80056ee:	460d      	mov	r5, r1
 80056f0:	d9f4      	bls.n	80056dc <_printf_i+0x110>
 80056f2:	2b08      	cmp	r3, #8
 80056f4:	d10b      	bne.n	800570e <_printf_i+0x142>
 80056f6:	6823      	ldr	r3, [r4, #0]
 80056f8:	07df      	lsls	r7, r3, #31
 80056fa:	d508      	bpl.n	800570e <_printf_i+0x142>
 80056fc:	6923      	ldr	r3, [r4, #16]
 80056fe:	6861      	ldr	r1, [r4, #4]
 8005700:	4299      	cmp	r1, r3
 8005702:	bfde      	ittt	le
 8005704:	2330      	movle	r3, #48	@ 0x30
 8005706:	f806 3c01 	strble.w	r3, [r6, #-1]
 800570a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800570e:	1b92      	subs	r2, r2, r6
 8005710:	6122      	str	r2, [r4, #16]
 8005712:	464b      	mov	r3, r9
 8005714:	4621      	mov	r1, r4
 8005716:	4640      	mov	r0, r8
 8005718:	f8cd a000 	str.w	sl, [sp]
 800571c:	aa03      	add	r2, sp, #12
 800571e:	f7ff fee3 	bl	80054e8 <_printf_common>
 8005722:	3001      	adds	r0, #1
 8005724:	d14a      	bne.n	80057bc <_printf_i+0x1f0>
 8005726:	f04f 30ff 	mov.w	r0, #4294967295
 800572a:	b004      	add	sp, #16
 800572c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005730:	6823      	ldr	r3, [r4, #0]
 8005732:	f043 0320 	orr.w	r3, r3, #32
 8005736:	6023      	str	r3, [r4, #0]
 8005738:	2778      	movs	r7, #120	@ 0x78
 800573a:	4832      	ldr	r0, [pc, #200]	@ (8005804 <_printf_i+0x238>)
 800573c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005740:	6823      	ldr	r3, [r4, #0]
 8005742:	6831      	ldr	r1, [r6, #0]
 8005744:	061f      	lsls	r7, r3, #24
 8005746:	f851 5b04 	ldr.w	r5, [r1], #4
 800574a:	d402      	bmi.n	8005752 <_printf_i+0x186>
 800574c:	065f      	lsls	r7, r3, #25
 800574e:	bf48      	it	mi
 8005750:	b2ad      	uxthmi	r5, r5
 8005752:	6031      	str	r1, [r6, #0]
 8005754:	07d9      	lsls	r1, r3, #31
 8005756:	bf44      	itt	mi
 8005758:	f043 0320 	orrmi.w	r3, r3, #32
 800575c:	6023      	strmi	r3, [r4, #0]
 800575e:	b11d      	cbz	r5, 8005768 <_printf_i+0x19c>
 8005760:	2310      	movs	r3, #16
 8005762:	e7ad      	b.n	80056c0 <_printf_i+0xf4>
 8005764:	4826      	ldr	r0, [pc, #152]	@ (8005800 <_printf_i+0x234>)
 8005766:	e7e9      	b.n	800573c <_printf_i+0x170>
 8005768:	6823      	ldr	r3, [r4, #0]
 800576a:	f023 0320 	bic.w	r3, r3, #32
 800576e:	6023      	str	r3, [r4, #0]
 8005770:	e7f6      	b.n	8005760 <_printf_i+0x194>
 8005772:	4616      	mov	r6, r2
 8005774:	e7bd      	b.n	80056f2 <_printf_i+0x126>
 8005776:	6833      	ldr	r3, [r6, #0]
 8005778:	6825      	ldr	r5, [r4, #0]
 800577a:	1d18      	adds	r0, r3, #4
 800577c:	6961      	ldr	r1, [r4, #20]
 800577e:	6030      	str	r0, [r6, #0]
 8005780:	062e      	lsls	r6, r5, #24
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	d501      	bpl.n	800578a <_printf_i+0x1be>
 8005786:	6019      	str	r1, [r3, #0]
 8005788:	e002      	b.n	8005790 <_printf_i+0x1c4>
 800578a:	0668      	lsls	r0, r5, #25
 800578c:	d5fb      	bpl.n	8005786 <_printf_i+0x1ba>
 800578e:	8019      	strh	r1, [r3, #0]
 8005790:	2300      	movs	r3, #0
 8005792:	4616      	mov	r6, r2
 8005794:	6123      	str	r3, [r4, #16]
 8005796:	e7bc      	b.n	8005712 <_printf_i+0x146>
 8005798:	6833      	ldr	r3, [r6, #0]
 800579a:	2100      	movs	r1, #0
 800579c:	1d1a      	adds	r2, r3, #4
 800579e:	6032      	str	r2, [r6, #0]
 80057a0:	681e      	ldr	r6, [r3, #0]
 80057a2:	6862      	ldr	r2, [r4, #4]
 80057a4:	4630      	mov	r0, r6
 80057a6:	f000 faee 	bl	8005d86 <memchr>
 80057aa:	b108      	cbz	r0, 80057b0 <_printf_i+0x1e4>
 80057ac:	1b80      	subs	r0, r0, r6
 80057ae:	6060      	str	r0, [r4, #4]
 80057b0:	6863      	ldr	r3, [r4, #4]
 80057b2:	6123      	str	r3, [r4, #16]
 80057b4:	2300      	movs	r3, #0
 80057b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ba:	e7aa      	b.n	8005712 <_printf_i+0x146>
 80057bc:	4632      	mov	r2, r6
 80057be:	4649      	mov	r1, r9
 80057c0:	4640      	mov	r0, r8
 80057c2:	6923      	ldr	r3, [r4, #16]
 80057c4:	47d0      	blx	sl
 80057c6:	3001      	adds	r0, #1
 80057c8:	d0ad      	beq.n	8005726 <_printf_i+0x15a>
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	079b      	lsls	r3, r3, #30
 80057ce:	d413      	bmi.n	80057f8 <_printf_i+0x22c>
 80057d0:	68e0      	ldr	r0, [r4, #12]
 80057d2:	9b03      	ldr	r3, [sp, #12]
 80057d4:	4298      	cmp	r0, r3
 80057d6:	bfb8      	it	lt
 80057d8:	4618      	movlt	r0, r3
 80057da:	e7a6      	b.n	800572a <_printf_i+0x15e>
 80057dc:	2301      	movs	r3, #1
 80057de:	4632      	mov	r2, r6
 80057e0:	4649      	mov	r1, r9
 80057e2:	4640      	mov	r0, r8
 80057e4:	47d0      	blx	sl
 80057e6:	3001      	adds	r0, #1
 80057e8:	d09d      	beq.n	8005726 <_printf_i+0x15a>
 80057ea:	3501      	adds	r5, #1
 80057ec:	68e3      	ldr	r3, [r4, #12]
 80057ee:	9903      	ldr	r1, [sp, #12]
 80057f0:	1a5b      	subs	r3, r3, r1
 80057f2:	42ab      	cmp	r3, r5
 80057f4:	dcf2      	bgt.n	80057dc <_printf_i+0x210>
 80057f6:	e7eb      	b.n	80057d0 <_printf_i+0x204>
 80057f8:	2500      	movs	r5, #0
 80057fa:	f104 0619 	add.w	r6, r4, #25
 80057fe:	e7f5      	b.n	80057ec <_printf_i+0x220>
 8005800:	080084c1 	.word	0x080084c1
 8005804:	080084d2 	.word	0x080084d2

08005808 <std>:
 8005808:	2300      	movs	r3, #0
 800580a:	b510      	push	{r4, lr}
 800580c:	4604      	mov	r4, r0
 800580e:	e9c0 3300 	strd	r3, r3, [r0]
 8005812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005816:	6083      	str	r3, [r0, #8]
 8005818:	8181      	strh	r1, [r0, #12]
 800581a:	6643      	str	r3, [r0, #100]	@ 0x64
 800581c:	81c2      	strh	r2, [r0, #14]
 800581e:	6183      	str	r3, [r0, #24]
 8005820:	4619      	mov	r1, r3
 8005822:	2208      	movs	r2, #8
 8005824:	305c      	adds	r0, #92	@ 0x5c
 8005826:	f000 fa2f 	bl	8005c88 <memset>
 800582a:	4b0d      	ldr	r3, [pc, #52]	@ (8005860 <std+0x58>)
 800582c:	6224      	str	r4, [r4, #32]
 800582e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005830:	4b0c      	ldr	r3, [pc, #48]	@ (8005864 <std+0x5c>)
 8005832:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005834:	4b0c      	ldr	r3, [pc, #48]	@ (8005868 <std+0x60>)
 8005836:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005838:	4b0c      	ldr	r3, [pc, #48]	@ (800586c <std+0x64>)
 800583a:	6323      	str	r3, [r4, #48]	@ 0x30
 800583c:	4b0c      	ldr	r3, [pc, #48]	@ (8005870 <std+0x68>)
 800583e:	429c      	cmp	r4, r3
 8005840:	d006      	beq.n	8005850 <std+0x48>
 8005842:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005846:	4294      	cmp	r4, r2
 8005848:	d002      	beq.n	8005850 <std+0x48>
 800584a:	33d0      	adds	r3, #208	@ 0xd0
 800584c:	429c      	cmp	r4, r3
 800584e:	d105      	bne.n	800585c <std+0x54>
 8005850:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005858:	f000 ba92 	b.w	8005d80 <__retarget_lock_init_recursive>
 800585c:	bd10      	pop	{r4, pc}
 800585e:	bf00      	nop
 8005860:	08005ad9 	.word	0x08005ad9
 8005864:	08005afb 	.word	0x08005afb
 8005868:	08005b33 	.word	0x08005b33
 800586c:	08005b57 	.word	0x08005b57
 8005870:	2000050c 	.word	0x2000050c

08005874 <stdio_exit_handler>:
 8005874:	4a02      	ldr	r2, [pc, #8]	@ (8005880 <stdio_exit_handler+0xc>)
 8005876:	4903      	ldr	r1, [pc, #12]	@ (8005884 <stdio_exit_handler+0x10>)
 8005878:	4803      	ldr	r0, [pc, #12]	@ (8005888 <stdio_exit_handler+0x14>)
 800587a:	f000 b869 	b.w	8005950 <_fwalk_sglue>
 800587e:	bf00      	nop
 8005880:	2000000c 	.word	0x2000000c
 8005884:	08007999 	.word	0x08007999
 8005888:	2000001c 	.word	0x2000001c

0800588c <cleanup_stdio>:
 800588c:	6841      	ldr	r1, [r0, #4]
 800588e:	4b0c      	ldr	r3, [pc, #48]	@ (80058c0 <cleanup_stdio+0x34>)
 8005890:	b510      	push	{r4, lr}
 8005892:	4299      	cmp	r1, r3
 8005894:	4604      	mov	r4, r0
 8005896:	d001      	beq.n	800589c <cleanup_stdio+0x10>
 8005898:	f002 f87e 	bl	8007998 <_fflush_r>
 800589c:	68a1      	ldr	r1, [r4, #8]
 800589e:	4b09      	ldr	r3, [pc, #36]	@ (80058c4 <cleanup_stdio+0x38>)
 80058a0:	4299      	cmp	r1, r3
 80058a2:	d002      	beq.n	80058aa <cleanup_stdio+0x1e>
 80058a4:	4620      	mov	r0, r4
 80058a6:	f002 f877 	bl	8007998 <_fflush_r>
 80058aa:	68e1      	ldr	r1, [r4, #12]
 80058ac:	4b06      	ldr	r3, [pc, #24]	@ (80058c8 <cleanup_stdio+0x3c>)
 80058ae:	4299      	cmp	r1, r3
 80058b0:	d004      	beq.n	80058bc <cleanup_stdio+0x30>
 80058b2:	4620      	mov	r0, r4
 80058b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058b8:	f002 b86e 	b.w	8007998 <_fflush_r>
 80058bc:	bd10      	pop	{r4, pc}
 80058be:	bf00      	nop
 80058c0:	2000050c 	.word	0x2000050c
 80058c4:	20000574 	.word	0x20000574
 80058c8:	200005dc 	.word	0x200005dc

080058cc <global_stdio_init.part.0>:
 80058cc:	b510      	push	{r4, lr}
 80058ce:	4b0b      	ldr	r3, [pc, #44]	@ (80058fc <global_stdio_init.part.0+0x30>)
 80058d0:	4c0b      	ldr	r4, [pc, #44]	@ (8005900 <global_stdio_init.part.0+0x34>)
 80058d2:	4a0c      	ldr	r2, [pc, #48]	@ (8005904 <global_stdio_init.part.0+0x38>)
 80058d4:	4620      	mov	r0, r4
 80058d6:	601a      	str	r2, [r3, #0]
 80058d8:	2104      	movs	r1, #4
 80058da:	2200      	movs	r2, #0
 80058dc:	f7ff ff94 	bl	8005808 <std>
 80058e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80058e4:	2201      	movs	r2, #1
 80058e6:	2109      	movs	r1, #9
 80058e8:	f7ff ff8e 	bl	8005808 <std>
 80058ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80058f0:	2202      	movs	r2, #2
 80058f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058f6:	2112      	movs	r1, #18
 80058f8:	f7ff bf86 	b.w	8005808 <std>
 80058fc:	20000644 	.word	0x20000644
 8005900:	2000050c 	.word	0x2000050c
 8005904:	08005875 	.word	0x08005875

08005908 <__sfp_lock_acquire>:
 8005908:	4801      	ldr	r0, [pc, #4]	@ (8005910 <__sfp_lock_acquire+0x8>)
 800590a:	f000 ba3a 	b.w	8005d82 <__retarget_lock_acquire_recursive>
 800590e:	bf00      	nop
 8005910:	2000064d 	.word	0x2000064d

08005914 <__sfp_lock_release>:
 8005914:	4801      	ldr	r0, [pc, #4]	@ (800591c <__sfp_lock_release+0x8>)
 8005916:	f000 ba35 	b.w	8005d84 <__retarget_lock_release_recursive>
 800591a:	bf00      	nop
 800591c:	2000064d 	.word	0x2000064d

08005920 <__sinit>:
 8005920:	b510      	push	{r4, lr}
 8005922:	4604      	mov	r4, r0
 8005924:	f7ff fff0 	bl	8005908 <__sfp_lock_acquire>
 8005928:	6a23      	ldr	r3, [r4, #32]
 800592a:	b11b      	cbz	r3, 8005934 <__sinit+0x14>
 800592c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005930:	f7ff bff0 	b.w	8005914 <__sfp_lock_release>
 8005934:	4b04      	ldr	r3, [pc, #16]	@ (8005948 <__sinit+0x28>)
 8005936:	6223      	str	r3, [r4, #32]
 8005938:	4b04      	ldr	r3, [pc, #16]	@ (800594c <__sinit+0x2c>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1f5      	bne.n	800592c <__sinit+0xc>
 8005940:	f7ff ffc4 	bl	80058cc <global_stdio_init.part.0>
 8005944:	e7f2      	b.n	800592c <__sinit+0xc>
 8005946:	bf00      	nop
 8005948:	0800588d 	.word	0x0800588d
 800594c:	20000644 	.word	0x20000644

08005950 <_fwalk_sglue>:
 8005950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005954:	4607      	mov	r7, r0
 8005956:	4688      	mov	r8, r1
 8005958:	4614      	mov	r4, r2
 800595a:	2600      	movs	r6, #0
 800595c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005960:	f1b9 0901 	subs.w	r9, r9, #1
 8005964:	d505      	bpl.n	8005972 <_fwalk_sglue+0x22>
 8005966:	6824      	ldr	r4, [r4, #0]
 8005968:	2c00      	cmp	r4, #0
 800596a:	d1f7      	bne.n	800595c <_fwalk_sglue+0xc>
 800596c:	4630      	mov	r0, r6
 800596e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005972:	89ab      	ldrh	r3, [r5, #12]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d907      	bls.n	8005988 <_fwalk_sglue+0x38>
 8005978:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800597c:	3301      	adds	r3, #1
 800597e:	d003      	beq.n	8005988 <_fwalk_sglue+0x38>
 8005980:	4629      	mov	r1, r5
 8005982:	4638      	mov	r0, r7
 8005984:	47c0      	blx	r8
 8005986:	4306      	orrs	r6, r0
 8005988:	3568      	adds	r5, #104	@ 0x68
 800598a:	e7e9      	b.n	8005960 <_fwalk_sglue+0x10>

0800598c <iprintf>:
 800598c:	b40f      	push	{r0, r1, r2, r3}
 800598e:	b507      	push	{r0, r1, r2, lr}
 8005990:	4906      	ldr	r1, [pc, #24]	@ (80059ac <iprintf+0x20>)
 8005992:	ab04      	add	r3, sp, #16
 8005994:	6808      	ldr	r0, [r1, #0]
 8005996:	f853 2b04 	ldr.w	r2, [r3], #4
 800599a:	6881      	ldr	r1, [r0, #8]
 800599c:	9301      	str	r3, [sp, #4]
 800599e:	f001 fe63 	bl	8007668 <_vfiprintf_r>
 80059a2:	b003      	add	sp, #12
 80059a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80059a8:	b004      	add	sp, #16
 80059aa:	4770      	bx	lr
 80059ac:	20000018 	.word	0x20000018

080059b0 <_puts_r>:
 80059b0:	6a03      	ldr	r3, [r0, #32]
 80059b2:	b570      	push	{r4, r5, r6, lr}
 80059b4:	4605      	mov	r5, r0
 80059b6:	460e      	mov	r6, r1
 80059b8:	6884      	ldr	r4, [r0, #8]
 80059ba:	b90b      	cbnz	r3, 80059c0 <_puts_r+0x10>
 80059bc:	f7ff ffb0 	bl	8005920 <__sinit>
 80059c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059c2:	07db      	lsls	r3, r3, #31
 80059c4:	d405      	bmi.n	80059d2 <_puts_r+0x22>
 80059c6:	89a3      	ldrh	r3, [r4, #12]
 80059c8:	0598      	lsls	r0, r3, #22
 80059ca:	d402      	bmi.n	80059d2 <_puts_r+0x22>
 80059cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059ce:	f000 f9d8 	bl	8005d82 <__retarget_lock_acquire_recursive>
 80059d2:	89a3      	ldrh	r3, [r4, #12]
 80059d4:	0719      	lsls	r1, r3, #28
 80059d6:	d502      	bpl.n	80059de <_puts_r+0x2e>
 80059d8:	6923      	ldr	r3, [r4, #16]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d135      	bne.n	8005a4a <_puts_r+0x9a>
 80059de:	4621      	mov	r1, r4
 80059e0:	4628      	mov	r0, r5
 80059e2:	f000 f8fb 	bl	8005bdc <__swsetup_r>
 80059e6:	b380      	cbz	r0, 8005a4a <_puts_r+0x9a>
 80059e8:	f04f 35ff 	mov.w	r5, #4294967295
 80059ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059ee:	07da      	lsls	r2, r3, #31
 80059f0:	d405      	bmi.n	80059fe <_puts_r+0x4e>
 80059f2:	89a3      	ldrh	r3, [r4, #12]
 80059f4:	059b      	lsls	r3, r3, #22
 80059f6:	d402      	bmi.n	80059fe <_puts_r+0x4e>
 80059f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059fa:	f000 f9c3 	bl	8005d84 <__retarget_lock_release_recursive>
 80059fe:	4628      	mov	r0, r5
 8005a00:	bd70      	pop	{r4, r5, r6, pc}
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	da04      	bge.n	8005a10 <_puts_r+0x60>
 8005a06:	69a2      	ldr	r2, [r4, #24]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	dc17      	bgt.n	8005a3c <_puts_r+0x8c>
 8005a0c:	290a      	cmp	r1, #10
 8005a0e:	d015      	beq.n	8005a3c <_puts_r+0x8c>
 8005a10:	6823      	ldr	r3, [r4, #0]
 8005a12:	1c5a      	adds	r2, r3, #1
 8005a14:	6022      	str	r2, [r4, #0]
 8005a16:	7019      	strb	r1, [r3, #0]
 8005a18:	68a3      	ldr	r3, [r4, #8]
 8005a1a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	60a3      	str	r3, [r4, #8]
 8005a22:	2900      	cmp	r1, #0
 8005a24:	d1ed      	bne.n	8005a02 <_puts_r+0x52>
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	da11      	bge.n	8005a4e <_puts_r+0x9e>
 8005a2a:	4622      	mov	r2, r4
 8005a2c:	210a      	movs	r1, #10
 8005a2e:	4628      	mov	r0, r5
 8005a30:	f000 f895 	bl	8005b5e <__swbuf_r>
 8005a34:	3001      	adds	r0, #1
 8005a36:	d0d7      	beq.n	80059e8 <_puts_r+0x38>
 8005a38:	250a      	movs	r5, #10
 8005a3a:	e7d7      	b.n	80059ec <_puts_r+0x3c>
 8005a3c:	4622      	mov	r2, r4
 8005a3e:	4628      	mov	r0, r5
 8005a40:	f000 f88d 	bl	8005b5e <__swbuf_r>
 8005a44:	3001      	adds	r0, #1
 8005a46:	d1e7      	bne.n	8005a18 <_puts_r+0x68>
 8005a48:	e7ce      	b.n	80059e8 <_puts_r+0x38>
 8005a4a:	3e01      	subs	r6, #1
 8005a4c:	e7e4      	b.n	8005a18 <_puts_r+0x68>
 8005a4e:	6823      	ldr	r3, [r4, #0]
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	6022      	str	r2, [r4, #0]
 8005a54:	220a      	movs	r2, #10
 8005a56:	701a      	strb	r2, [r3, #0]
 8005a58:	e7ee      	b.n	8005a38 <_puts_r+0x88>
	...

08005a5c <puts>:
 8005a5c:	4b02      	ldr	r3, [pc, #8]	@ (8005a68 <puts+0xc>)
 8005a5e:	4601      	mov	r1, r0
 8005a60:	6818      	ldr	r0, [r3, #0]
 8005a62:	f7ff bfa5 	b.w	80059b0 <_puts_r>
 8005a66:	bf00      	nop
 8005a68:	20000018 	.word	0x20000018

08005a6c <sniprintf>:
 8005a6c:	b40c      	push	{r2, r3}
 8005a6e:	b530      	push	{r4, r5, lr}
 8005a70:	4b18      	ldr	r3, [pc, #96]	@ (8005ad4 <sniprintf+0x68>)
 8005a72:	1e0c      	subs	r4, r1, #0
 8005a74:	681d      	ldr	r5, [r3, #0]
 8005a76:	b09d      	sub	sp, #116	@ 0x74
 8005a78:	da08      	bge.n	8005a8c <sniprintf+0x20>
 8005a7a:	238b      	movs	r3, #139	@ 0x8b
 8005a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a80:	602b      	str	r3, [r5, #0]
 8005a82:	b01d      	add	sp, #116	@ 0x74
 8005a84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a88:	b002      	add	sp, #8
 8005a8a:	4770      	bx	lr
 8005a8c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005a90:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005a94:	f04f 0300 	mov.w	r3, #0
 8005a98:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005a9a:	bf0c      	ite	eq
 8005a9c:	4623      	moveq	r3, r4
 8005a9e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005aa2:	9304      	str	r3, [sp, #16]
 8005aa4:	9307      	str	r3, [sp, #28]
 8005aa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005aaa:	9002      	str	r0, [sp, #8]
 8005aac:	9006      	str	r0, [sp, #24]
 8005aae:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005ab2:	4628      	mov	r0, r5
 8005ab4:	ab21      	add	r3, sp, #132	@ 0x84
 8005ab6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005ab8:	a902      	add	r1, sp, #8
 8005aba:	9301      	str	r3, [sp, #4]
 8005abc:	f001 fcb0 	bl	8007420 <_svfiprintf_r>
 8005ac0:	1c43      	adds	r3, r0, #1
 8005ac2:	bfbc      	itt	lt
 8005ac4:	238b      	movlt	r3, #139	@ 0x8b
 8005ac6:	602b      	strlt	r3, [r5, #0]
 8005ac8:	2c00      	cmp	r4, #0
 8005aca:	d0da      	beq.n	8005a82 <sniprintf+0x16>
 8005acc:	2200      	movs	r2, #0
 8005ace:	9b02      	ldr	r3, [sp, #8]
 8005ad0:	701a      	strb	r2, [r3, #0]
 8005ad2:	e7d6      	b.n	8005a82 <sniprintf+0x16>
 8005ad4:	20000018 	.word	0x20000018

08005ad8 <__sread>:
 8005ad8:	b510      	push	{r4, lr}
 8005ada:	460c      	mov	r4, r1
 8005adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae0:	f000 f900 	bl	8005ce4 <_read_r>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	bfab      	itete	ge
 8005ae8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005aea:	89a3      	ldrhlt	r3, [r4, #12]
 8005aec:	181b      	addge	r3, r3, r0
 8005aee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005af2:	bfac      	ite	ge
 8005af4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005af6:	81a3      	strhlt	r3, [r4, #12]
 8005af8:	bd10      	pop	{r4, pc}

08005afa <__swrite>:
 8005afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005afe:	461f      	mov	r7, r3
 8005b00:	898b      	ldrh	r3, [r1, #12]
 8005b02:	4605      	mov	r5, r0
 8005b04:	05db      	lsls	r3, r3, #23
 8005b06:	460c      	mov	r4, r1
 8005b08:	4616      	mov	r6, r2
 8005b0a:	d505      	bpl.n	8005b18 <__swrite+0x1e>
 8005b0c:	2302      	movs	r3, #2
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b14:	f000 f8d4 	bl	8005cc0 <_lseek_r>
 8005b18:	89a3      	ldrh	r3, [r4, #12]
 8005b1a:	4632      	mov	r2, r6
 8005b1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b20:	81a3      	strh	r3, [r4, #12]
 8005b22:	4628      	mov	r0, r5
 8005b24:	463b      	mov	r3, r7
 8005b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b2e:	f000 b8eb 	b.w	8005d08 <_write_r>

08005b32 <__sseek>:
 8005b32:	b510      	push	{r4, lr}
 8005b34:	460c      	mov	r4, r1
 8005b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b3a:	f000 f8c1 	bl	8005cc0 <_lseek_r>
 8005b3e:	1c43      	adds	r3, r0, #1
 8005b40:	89a3      	ldrh	r3, [r4, #12]
 8005b42:	bf15      	itete	ne
 8005b44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b4e:	81a3      	strheq	r3, [r4, #12]
 8005b50:	bf18      	it	ne
 8005b52:	81a3      	strhne	r3, [r4, #12]
 8005b54:	bd10      	pop	{r4, pc}

08005b56 <__sclose>:
 8005b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b5a:	f000 b8a1 	b.w	8005ca0 <_close_r>

08005b5e <__swbuf_r>:
 8005b5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b60:	460e      	mov	r6, r1
 8005b62:	4614      	mov	r4, r2
 8005b64:	4605      	mov	r5, r0
 8005b66:	b118      	cbz	r0, 8005b70 <__swbuf_r+0x12>
 8005b68:	6a03      	ldr	r3, [r0, #32]
 8005b6a:	b90b      	cbnz	r3, 8005b70 <__swbuf_r+0x12>
 8005b6c:	f7ff fed8 	bl	8005920 <__sinit>
 8005b70:	69a3      	ldr	r3, [r4, #24]
 8005b72:	60a3      	str	r3, [r4, #8]
 8005b74:	89a3      	ldrh	r3, [r4, #12]
 8005b76:	071a      	lsls	r2, r3, #28
 8005b78:	d501      	bpl.n	8005b7e <__swbuf_r+0x20>
 8005b7a:	6923      	ldr	r3, [r4, #16]
 8005b7c:	b943      	cbnz	r3, 8005b90 <__swbuf_r+0x32>
 8005b7e:	4621      	mov	r1, r4
 8005b80:	4628      	mov	r0, r5
 8005b82:	f000 f82b 	bl	8005bdc <__swsetup_r>
 8005b86:	b118      	cbz	r0, 8005b90 <__swbuf_r+0x32>
 8005b88:	f04f 37ff 	mov.w	r7, #4294967295
 8005b8c:	4638      	mov	r0, r7
 8005b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b90:	6823      	ldr	r3, [r4, #0]
 8005b92:	6922      	ldr	r2, [r4, #16]
 8005b94:	b2f6      	uxtb	r6, r6
 8005b96:	1a98      	subs	r0, r3, r2
 8005b98:	6963      	ldr	r3, [r4, #20]
 8005b9a:	4637      	mov	r7, r6
 8005b9c:	4283      	cmp	r3, r0
 8005b9e:	dc05      	bgt.n	8005bac <__swbuf_r+0x4e>
 8005ba0:	4621      	mov	r1, r4
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f001 fef8 	bl	8007998 <_fflush_r>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	d1ed      	bne.n	8005b88 <__swbuf_r+0x2a>
 8005bac:	68a3      	ldr	r3, [r4, #8]
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	60a3      	str	r3, [r4, #8]
 8005bb2:	6823      	ldr	r3, [r4, #0]
 8005bb4:	1c5a      	adds	r2, r3, #1
 8005bb6:	6022      	str	r2, [r4, #0]
 8005bb8:	701e      	strb	r6, [r3, #0]
 8005bba:	6962      	ldr	r2, [r4, #20]
 8005bbc:	1c43      	adds	r3, r0, #1
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d004      	beq.n	8005bcc <__swbuf_r+0x6e>
 8005bc2:	89a3      	ldrh	r3, [r4, #12]
 8005bc4:	07db      	lsls	r3, r3, #31
 8005bc6:	d5e1      	bpl.n	8005b8c <__swbuf_r+0x2e>
 8005bc8:	2e0a      	cmp	r6, #10
 8005bca:	d1df      	bne.n	8005b8c <__swbuf_r+0x2e>
 8005bcc:	4621      	mov	r1, r4
 8005bce:	4628      	mov	r0, r5
 8005bd0:	f001 fee2 	bl	8007998 <_fflush_r>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	d0d9      	beq.n	8005b8c <__swbuf_r+0x2e>
 8005bd8:	e7d6      	b.n	8005b88 <__swbuf_r+0x2a>
	...

08005bdc <__swsetup_r>:
 8005bdc:	b538      	push	{r3, r4, r5, lr}
 8005bde:	4b29      	ldr	r3, [pc, #164]	@ (8005c84 <__swsetup_r+0xa8>)
 8005be0:	4605      	mov	r5, r0
 8005be2:	6818      	ldr	r0, [r3, #0]
 8005be4:	460c      	mov	r4, r1
 8005be6:	b118      	cbz	r0, 8005bf0 <__swsetup_r+0x14>
 8005be8:	6a03      	ldr	r3, [r0, #32]
 8005bea:	b90b      	cbnz	r3, 8005bf0 <__swsetup_r+0x14>
 8005bec:	f7ff fe98 	bl	8005920 <__sinit>
 8005bf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bf4:	0719      	lsls	r1, r3, #28
 8005bf6:	d422      	bmi.n	8005c3e <__swsetup_r+0x62>
 8005bf8:	06da      	lsls	r2, r3, #27
 8005bfa:	d407      	bmi.n	8005c0c <__swsetup_r+0x30>
 8005bfc:	2209      	movs	r2, #9
 8005bfe:	602a      	str	r2, [r5, #0]
 8005c00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c04:	f04f 30ff 	mov.w	r0, #4294967295
 8005c08:	81a3      	strh	r3, [r4, #12]
 8005c0a:	e033      	b.n	8005c74 <__swsetup_r+0x98>
 8005c0c:	0758      	lsls	r0, r3, #29
 8005c0e:	d512      	bpl.n	8005c36 <__swsetup_r+0x5a>
 8005c10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c12:	b141      	cbz	r1, 8005c26 <__swsetup_r+0x4a>
 8005c14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c18:	4299      	cmp	r1, r3
 8005c1a:	d002      	beq.n	8005c22 <__swsetup_r+0x46>
 8005c1c:	4628      	mov	r0, r5
 8005c1e:	f000 ff2b 	bl	8006a78 <_free_r>
 8005c22:	2300      	movs	r3, #0
 8005c24:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c26:	89a3      	ldrh	r3, [r4, #12]
 8005c28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005c2c:	81a3      	strh	r3, [r4, #12]
 8005c2e:	2300      	movs	r3, #0
 8005c30:	6063      	str	r3, [r4, #4]
 8005c32:	6923      	ldr	r3, [r4, #16]
 8005c34:	6023      	str	r3, [r4, #0]
 8005c36:	89a3      	ldrh	r3, [r4, #12]
 8005c38:	f043 0308 	orr.w	r3, r3, #8
 8005c3c:	81a3      	strh	r3, [r4, #12]
 8005c3e:	6923      	ldr	r3, [r4, #16]
 8005c40:	b94b      	cbnz	r3, 8005c56 <__swsetup_r+0x7a>
 8005c42:	89a3      	ldrh	r3, [r4, #12]
 8005c44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c4c:	d003      	beq.n	8005c56 <__swsetup_r+0x7a>
 8005c4e:	4621      	mov	r1, r4
 8005c50:	4628      	mov	r0, r5
 8005c52:	f001 feee 	bl	8007a32 <__smakebuf_r>
 8005c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c5a:	f013 0201 	ands.w	r2, r3, #1
 8005c5e:	d00a      	beq.n	8005c76 <__swsetup_r+0x9a>
 8005c60:	2200      	movs	r2, #0
 8005c62:	60a2      	str	r2, [r4, #8]
 8005c64:	6962      	ldr	r2, [r4, #20]
 8005c66:	4252      	negs	r2, r2
 8005c68:	61a2      	str	r2, [r4, #24]
 8005c6a:	6922      	ldr	r2, [r4, #16]
 8005c6c:	b942      	cbnz	r2, 8005c80 <__swsetup_r+0xa4>
 8005c6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005c72:	d1c5      	bne.n	8005c00 <__swsetup_r+0x24>
 8005c74:	bd38      	pop	{r3, r4, r5, pc}
 8005c76:	0799      	lsls	r1, r3, #30
 8005c78:	bf58      	it	pl
 8005c7a:	6962      	ldrpl	r2, [r4, #20]
 8005c7c:	60a2      	str	r2, [r4, #8]
 8005c7e:	e7f4      	b.n	8005c6a <__swsetup_r+0x8e>
 8005c80:	2000      	movs	r0, #0
 8005c82:	e7f7      	b.n	8005c74 <__swsetup_r+0x98>
 8005c84:	20000018 	.word	0x20000018

08005c88 <memset>:
 8005c88:	4603      	mov	r3, r0
 8005c8a:	4402      	add	r2, r0
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d100      	bne.n	8005c92 <memset+0xa>
 8005c90:	4770      	bx	lr
 8005c92:	f803 1b01 	strb.w	r1, [r3], #1
 8005c96:	e7f9      	b.n	8005c8c <memset+0x4>

08005c98 <_localeconv_r>:
 8005c98:	4800      	ldr	r0, [pc, #0]	@ (8005c9c <_localeconv_r+0x4>)
 8005c9a:	4770      	bx	lr
 8005c9c:	20000158 	.word	0x20000158

08005ca0 <_close_r>:
 8005ca0:	b538      	push	{r3, r4, r5, lr}
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	4d05      	ldr	r5, [pc, #20]	@ (8005cbc <_close_r+0x1c>)
 8005ca6:	4604      	mov	r4, r0
 8005ca8:	4608      	mov	r0, r1
 8005caa:	602b      	str	r3, [r5, #0]
 8005cac:	f7fc f97f 	bl	8001fae <_close>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d102      	bne.n	8005cba <_close_r+0x1a>
 8005cb4:	682b      	ldr	r3, [r5, #0]
 8005cb6:	b103      	cbz	r3, 8005cba <_close_r+0x1a>
 8005cb8:	6023      	str	r3, [r4, #0]
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
 8005cbc:	20000648 	.word	0x20000648

08005cc0 <_lseek_r>:
 8005cc0:	b538      	push	{r3, r4, r5, lr}
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	4608      	mov	r0, r1
 8005cc6:	4611      	mov	r1, r2
 8005cc8:	2200      	movs	r2, #0
 8005cca:	4d05      	ldr	r5, [pc, #20]	@ (8005ce0 <_lseek_r+0x20>)
 8005ccc:	602a      	str	r2, [r5, #0]
 8005cce:	461a      	mov	r2, r3
 8005cd0:	f7fc f991 	bl	8001ff6 <_lseek>
 8005cd4:	1c43      	adds	r3, r0, #1
 8005cd6:	d102      	bne.n	8005cde <_lseek_r+0x1e>
 8005cd8:	682b      	ldr	r3, [r5, #0]
 8005cda:	b103      	cbz	r3, 8005cde <_lseek_r+0x1e>
 8005cdc:	6023      	str	r3, [r4, #0]
 8005cde:	bd38      	pop	{r3, r4, r5, pc}
 8005ce0:	20000648 	.word	0x20000648

08005ce4 <_read_r>:
 8005ce4:	b538      	push	{r3, r4, r5, lr}
 8005ce6:	4604      	mov	r4, r0
 8005ce8:	4608      	mov	r0, r1
 8005cea:	4611      	mov	r1, r2
 8005cec:	2200      	movs	r2, #0
 8005cee:	4d05      	ldr	r5, [pc, #20]	@ (8005d04 <_read_r+0x20>)
 8005cf0:	602a      	str	r2, [r5, #0]
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	f7fc f93e 	bl	8001f74 <_read>
 8005cf8:	1c43      	adds	r3, r0, #1
 8005cfa:	d102      	bne.n	8005d02 <_read_r+0x1e>
 8005cfc:	682b      	ldr	r3, [r5, #0]
 8005cfe:	b103      	cbz	r3, 8005d02 <_read_r+0x1e>
 8005d00:	6023      	str	r3, [r4, #0]
 8005d02:	bd38      	pop	{r3, r4, r5, pc}
 8005d04:	20000648 	.word	0x20000648

08005d08 <_write_r>:
 8005d08:	b538      	push	{r3, r4, r5, lr}
 8005d0a:	4604      	mov	r4, r0
 8005d0c:	4608      	mov	r0, r1
 8005d0e:	4611      	mov	r1, r2
 8005d10:	2200      	movs	r2, #0
 8005d12:	4d05      	ldr	r5, [pc, #20]	@ (8005d28 <_write_r+0x20>)
 8005d14:	602a      	str	r2, [r5, #0]
 8005d16:	461a      	mov	r2, r3
 8005d18:	f7fb f914 	bl	8000f44 <_write>
 8005d1c:	1c43      	adds	r3, r0, #1
 8005d1e:	d102      	bne.n	8005d26 <_write_r+0x1e>
 8005d20:	682b      	ldr	r3, [r5, #0]
 8005d22:	b103      	cbz	r3, 8005d26 <_write_r+0x1e>
 8005d24:	6023      	str	r3, [r4, #0]
 8005d26:	bd38      	pop	{r3, r4, r5, pc}
 8005d28:	20000648 	.word	0x20000648

08005d2c <__errno>:
 8005d2c:	4b01      	ldr	r3, [pc, #4]	@ (8005d34 <__errno+0x8>)
 8005d2e:	6818      	ldr	r0, [r3, #0]
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	20000018 	.word	0x20000018

08005d38 <__libc_init_array>:
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	2600      	movs	r6, #0
 8005d3c:	4d0c      	ldr	r5, [pc, #48]	@ (8005d70 <__libc_init_array+0x38>)
 8005d3e:	4c0d      	ldr	r4, [pc, #52]	@ (8005d74 <__libc_init_array+0x3c>)
 8005d40:	1b64      	subs	r4, r4, r5
 8005d42:	10a4      	asrs	r4, r4, #2
 8005d44:	42a6      	cmp	r6, r4
 8005d46:	d109      	bne.n	8005d5c <__libc_init_array+0x24>
 8005d48:	f001 ffe2 	bl	8007d10 <_init>
 8005d4c:	2600      	movs	r6, #0
 8005d4e:	4d0a      	ldr	r5, [pc, #40]	@ (8005d78 <__libc_init_array+0x40>)
 8005d50:	4c0a      	ldr	r4, [pc, #40]	@ (8005d7c <__libc_init_array+0x44>)
 8005d52:	1b64      	subs	r4, r4, r5
 8005d54:	10a4      	asrs	r4, r4, #2
 8005d56:	42a6      	cmp	r6, r4
 8005d58:	d105      	bne.n	8005d66 <__libc_init_array+0x2e>
 8005d5a:	bd70      	pop	{r4, r5, r6, pc}
 8005d5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d60:	4798      	blx	r3
 8005d62:	3601      	adds	r6, #1
 8005d64:	e7ee      	b.n	8005d44 <__libc_init_array+0xc>
 8005d66:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d6a:	4798      	blx	r3
 8005d6c:	3601      	adds	r6, #1
 8005d6e:	e7f2      	b.n	8005d56 <__libc_init_array+0x1e>
 8005d70:	08008728 	.word	0x08008728
 8005d74:	08008728 	.word	0x08008728
 8005d78:	08008728 	.word	0x08008728
 8005d7c:	0800872c 	.word	0x0800872c

08005d80 <__retarget_lock_init_recursive>:
 8005d80:	4770      	bx	lr

08005d82 <__retarget_lock_acquire_recursive>:
 8005d82:	4770      	bx	lr

08005d84 <__retarget_lock_release_recursive>:
 8005d84:	4770      	bx	lr

08005d86 <memchr>:
 8005d86:	4603      	mov	r3, r0
 8005d88:	b510      	push	{r4, lr}
 8005d8a:	b2c9      	uxtb	r1, r1
 8005d8c:	4402      	add	r2, r0
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	4618      	mov	r0, r3
 8005d92:	d101      	bne.n	8005d98 <memchr+0x12>
 8005d94:	2000      	movs	r0, #0
 8005d96:	e003      	b.n	8005da0 <memchr+0x1a>
 8005d98:	7804      	ldrb	r4, [r0, #0]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	428c      	cmp	r4, r1
 8005d9e:	d1f6      	bne.n	8005d8e <memchr+0x8>
 8005da0:	bd10      	pop	{r4, pc}

08005da2 <memcpy>:
 8005da2:	440a      	add	r2, r1
 8005da4:	4291      	cmp	r1, r2
 8005da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8005daa:	d100      	bne.n	8005dae <memcpy+0xc>
 8005dac:	4770      	bx	lr
 8005dae:	b510      	push	{r4, lr}
 8005db0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005db4:	4291      	cmp	r1, r2
 8005db6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dba:	d1f9      	bne.n	8005db0 <memcpy+0xe>
 8005dbc:	bd10      	pop	{r4, pc}

08005dbe <quorem>:
 8005dbe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc2:	6903      	ldr	r3, [r0, #16]
 8005dc4:	690c      	ldr	r4, [r1, #16]
 8005dc6:	4607      	mov	r7, r0
 8005dc8:	42a3      	cmp	r3, r4
 8005dca:	db7e      	blt.n	8005eca <quorem+0x10c>
 8005dcc:	3c01      	subs	r4, #1
 8005dce:	00a3      	lsls	r3, r4, #2
 8005dd0:	f100 0514 	add.w	r5, r0, #20
 8005dd4:	f101 0814 	add.w	r8, r1, #20
 8005dd8:	9300      	str	r3, [sp, #0]
 8005dda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dde:	9301      	str	r3, [sp, #4]
 8005de0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005de4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005de8:	3301      	adds	r3, #1
 8005dea:	429a      	cmp	r2, r3
 8005dec:	fbb2 f6f3 	udiv	r6, r2, r3
 8005df0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005df4:	d32e      	bcc.n	8005e54 <quorem+0x96>
 8005df6:	f04f 0a00 	mov.w	sl, #0
 8005dfa:	46c4      	mov	ip, r8
 8005dfc:	46ae      	mov	lr, r5
 8005dfe:	46d3      	mov	fp, sl
 8005e00:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e04:	b298      	uxth	r0, r3
 8005e06:	fb06 a000 	mla	r0, r6, r0, sl
 8005e0a:	0c1b      	lsrs	r3, r3, #16
 8005e0c:	0c02      	lsrs	r2, r0, #16
 8005e0e:	fb06 2303 	mla	r3, r6, r3, r2
 8005e12:	f8de 2000 	ldr.w	r2, [lr]
 8005e16:	b280      	uxth	r0, r0
 8005e18:	b292      	uxth	r2, r2
 8005e1a:	1a12      	subs	r2, r2, r0
 8005e1c:	445a      	add	r2, fp
 8005e1e:	f8de 0000 	ldr.w	r0, [lr]
 8005e22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e2c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005e30:	b292      	uxth	r2, r2
 8005e32:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005e36:	45e1      	cmp	r9, ip
 8005e38:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005e3c:	f84e 2b04 	str.w	r2, [lr], #4
 8005e40:	d2de      	bcs.n	8005e00 <quorem+0x42>
 8005e42:	9b00      	ldr	r3, [sp, #0]
 8005e44:	58eb      	ldr	r3, [r5, r3]
 8005e46:	b92b      	cbnz	r3, 8005e54 <quorem+0x96>
 8005e48:	9b01      	ldr	r3, [sp, #4]
 8005e4a:	3b04      	subs	r3, #4
 8005e4c:	429d      	cmp	r5, r3
 8005e4e:	461a      	mov	r2, r3
 8005e50:	d32f      	bcc.n	8005eb2 <quorem+0xf4>
 8005e52:	613c      	str	r4, [r7, #16]
 8005e54:	4638      	mov	r0, r7
 8005e56:	f001 f97f 	bl	8007158 <__mcmp>
 8005e5a:	2800      	cmp	r0, #0
 8005e5c:	db25      	blt.n	8005eaa <quorem+0xec>
 8005e5e:	4629      	mov	r1, r5
 8005e60:	2000      	movs	r0, #0
 8005e62:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e66:	f8d1 c000 	ldr.w	ip, [r1]
 8005e6a:	fa1f fe82 	uxth.w	lr, r2
 8005e6e:	fa1f f38c 	uxth.w	r3, ip
 8005e72:	eba3 030e 	sub.w	r3, r3, lr
 8005e76:	4403      	add	r3, r0
 8005e78:	0c12      	lsrs	r2, r2, #16
 8005e7a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005e7e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e88:	45c1      	cmp	r9, r8
 8005e8a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e8e:	f841 3b04 	str.w	r3, [r1], #4
 8005e92:	d2e6      	bcs.n	8005e62 <quorem+0xa4>
 8005e94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e9c:	b922      	cbnz	r2, 8005ea8 <quorem+0xea>
 8005e9e:	3b04      	subs	r3, #4
 8005ea0:	429d      	cmp	r5, r3
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	d30b      	bcc.n	8005ebe <quorem+0x100>
 8005ea6:	613c      	str	r4, [r7, #16]
 8005ea8:	3601      	adds	r6, #1
 8005eaa:	4630      	mov	r0, r6
 8005eac:	b003      	add	sp, #12
 8005eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb2:	6812      	ldr	r2, [r2, #0]
 8005eb4:	3b04      	subs	r3, #4
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	d1cb      	bne.n	8005e52 <quorem+0x94>
 8005eba:	3c01      	subs	r4, #1
 8005ebc:	e7c6      	b.n	8005e4c <quorem+0x8e>
 8005ebe:	6812      	ldr	r2, [r2, #0]
 8005ec0:	3b04      	subs	r3, #4
 8005ec2:	2a00      	cmp	r2, #0
 8005ec4:	d1ef      	bne.n	8005ea6 <quorem+0xe8>
 8005ec6:	3c01      	subs	r4, #1
 8005ec8:	e7ea      	b.n	8005ea0 <quorem+0xe2>
 8005eca:	2000      	movs	r0, #0
 8005ecc:	e7ee      	b.n	8005eac <quorem+0xee>
	...

08005ed0 <_dtoa_r>:
 8005ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed4:	4614      	mov	r4, r2
 8005ed6:	461d      	mov	r5, r3
 8005ed8:	69c7      	ldr	r7, [r0, #28]
 8005eda:	b097      	sub	sp, #92	@ 0x5c
 8005edc:	4681      	mov	r9, r0
 8005ede:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005ee2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005ee4:	b97f      	cbnz	r7, 8005f06 <_dtoa_r+0x36>
 8005ee6:	2010      	movs	r0, #16
 8005ee8:	f000 fe0e 	bl	8006b08 <malloc>
 8005eec:	4602      	mov	r2, r0
 8005eee:	f8c9 001c 	str.w	r0, [r9, #28]
 8005ef2:	b920      	cbnz	r0, 8005efe <_dtoa_r+0x2e>
 8005ef4:	21ef      	movs	r1, #239	@ 0xef
 8005ef6:	4bac      	ldr	r3, [pc, #688]	@ (80061a8 <_dtoa_r+0x2d8>)
 8005ef8:	48ac      	ldr	r0, [pc, #688]	@ (80061ac <_dtoa_r+0x2dc>)
 8005efa:	f001 fe23 	bl	8007b44 <__assert_func>
 8005efe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005f02:	6007      	str	r7, [r0, #0]
 8005f04:	60c7      	str	r7, [r0, #12]
 8005f06:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f0a:	6819      	ldr	r1, [r3, #0]
 8005f0c:	b159      	cbz	r1, 8005f26 <_dtoa_r+0x56>
 8005f0e:	685a      	ldr	r2, [r3, #4]
 8005f10:	2301      	movs	r3, #1
 8005f12:	4093      	lsls	r3, r2
 8005f14:	604a      	str	r2, [r1, #4]
 8005f16:	608b      	str	r3, [r1, #8]
 8005f18:	4648      	mov	r0, r9
 8005f1a:	f000 feeb 	bl	8006cf4 <_Bfree>
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f24:	601a      	str	r2, [r3, #0]
 8005f26:	1e2b      	subs	r3, r5, #0
 8005f28:	bfaf      	iteee	ge
 8005f2a:	2300      	movge	r3, #0
 8005f2c:	2201      	movlt	r2, #1
 8005f2e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005f32:	9307      	strlt	r3, [sp, #28]
 8005f34:	bfa8      	it	ge
 8005f36:	6033      	strge	r3, [r6, #0]
 8005f38:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005f3c:	4b9c      	ldr	r3, [pc, #624]	@ (80061b0 <_dtoa_r+0x2e0>)
 8005f3e:	bfb8      	it	lt
 8005f40:	6032      	strlt	r2, [r6, #0]
 8005f42:	ea33 0308 	bics.w	r3, r3, r8
 8005f46:	d112      	bne.n	8005f6e <_dtoa_r+0x9e>
 8005f48:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005f4c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005f4e:	6013      	str	r3, [r2, #0]
 8005f50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005f54:	4323      	orrs	r3, r4
 8005f56:	f000 855e 	beq.w	8006a16 <_dtoa_r+0xb46>
 8005f5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80061b4 <_dtoa_r+0x2e4>
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	f000 8560 	beq.w	8006a26 <_dtoa_r+0xb56>
 8005f66:	f10a 0303 	add.w	r3, sl, #3
 8005f6a:	f000 bd5a 	b.w	8006a22 <_dtoa_r+0xb52>
 8005f6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f72:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005f76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	f7fa fd13 	bl	80009a8 <__aeabi_dcmpeq>
 8005f82:	4607      	mov	r7, r0
 8005f84:	b158      	cbz	r0, 8005f9e <_dtoa_r+0xce>
 8005f86:	2301      	movs	r3, #1
 8005f88:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005f8a:	6013      	str	r3, [r2, #0]
 8005f8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f8e:	b113      	cbz	r3, 8005f96 <_dtoa_r+0xc6>
 8005f90:	4b89      	ldr	r3, [pc, #548]	@ (80061b8 <_dtoa_r+0x2e8>)
 8005f92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005f94:	6013      	str	r3, [r2, #0]
 8005f96:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80061bc <_dtoa_r+0x2ec>
 8005f9a:	f000 bd44 	b.w	8006a26 <_dtoa_r+0xb56>
 8005f9e:	ab14      	add	r3, sp, #80	@ 0x50
 8005fa0:	9301      	str	r3, [sp, #4]
 8005fa2:	ab15      	add	r3, sp, #84	@ 0x54
 8005fa4:	9300      	str	r3, [sp, #0]
 8005fa6:	4648      	mov	r0, r9
 8005fa8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005fac:	f001 f984 	bl	80072b8 <__d2b>
 8005fb0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005fb4:	9003      	str	r0, [sp, #12]
 8005fb6:	2e00      	cmp	r6, #0
 8005fb8:	d078      	beq.n	80060ac <_dtoa_r+0x1dc>
 8005fba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fc0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005fc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fc8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005fcc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005fd0:	9712      	str	r7, [sp, #72]	@ 0x48
 8005fd2:	4619      	mov	r1, r3
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	4b7a      	ldr	r3, [pc, #488]	@ (80061c0 <_dtoa_r+0x2f0>)
 8005fd8:	f7fa f8c6 	bl	8000168 <__aeabi_dsub>
 8005fdc:	a36c      	add	r3, pc, #432	@ (adr r3, 8006190 <_dtoa_r+0x2c0>)
 8005fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe2:	f7fa fa79 	bl	80004d8 <__aeabi_dmul>
 8005fe6:	a36c      	add	r3, pc, #432	@ (adr r3, 8006198 <_dtoa_r+0x2c8>)
 8005fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fec:	f7fa f8be 	bl	800016c <__adddf3>
 8005ff0:	4604      	mov	r4, r0
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	460d      	mov	r5, r1
 8005ff6:	f7fa fa05 	bl	8000404 <__aeabi_i2d>
 8005ffa:	a369      	add	r3, pc, #420	@ (adr r3, 80061a0 <_dtoa_r+0x2d0>)
 8005ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006000:	f7fa fa6a 	bl	80004d8 <__aeabi_dmul>
 8006004:	4602      	mov	r2, r0
 8006006:	460b      	mov	r3, r1
 8006008:	4620      	mov	r0, r4
 800600a:	4629      	mov	r1, r5
 800600c:	f7fa f8ae 	bl	800016c <__adddf3>
 8006010:	4604      	mov	r4, r0
 8006012:	460d      	mov	r5, r1
 8006014:	f7fa fd10 	bl	8000a38 <__aeabi_d2iz>
 8006018:	2200      	movs	r2, #0
 800601a:	4607      	mov	r7, r0
 800601c:	2300      	movs	r3, #0
 800601e:	4620      	mov	r0, r4
 8006020:	4629      	mov	r1, r5
 8006022:	f7fa fccb 	bl	80009bc <__aeabi_dcmplt>
 8006026:	b140      	cbz	r0, 800603a <_dtoa_r+0x16a>
 8006028:	4638      	mov	r0, r7
 800602a:	f7fa f9eb 	bl	8000404 <__aeabi_i2d>
 800602e:	4622      	mov	r2, r4
 8006030:	462b      	mov	r3, r5
 8006032:	f7fa fcb9 	bl	80009a8 <__aeabi_dcmpeq>
 8006036:	b900      	cbnz	r0, 800603a <_dtoa_r+0x16a>
 8006038:	3f01      	subs	r7, #1
 800603a:	2f16      	cmp	r7, #22
 800603c:	d854      	bhi.n	80060e8 <_dtoa_r+0x218>
 800603e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006042:	4b60      	ldr	r3, [pc, #384]	@ (80061c4 <_dtoa_r+0x2f4>)
 8006044:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800604c:	f7fa fcb6 	bl	80009bc <__aeabi_dcmplt>
 8006050:	2800      	cmp	r0, #0
 8006052:	d04b      	beq.n	80060ec <_dtoa_r+0x21c>
 8006054:	2300      	movs	r3, #0
 8006056:	3f01      	subs	r7, #1
 8006058:	930f      	str	r3, [sp, #60]	@ 0x3c
 800605a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800605c:	1b9b      	subs	r3, r3, r6
 800605e:	1e5a      	subs	r2, r3, #1
 8006060:	bf49      	itett	mi
 8006062:	f1c3 0301 	rsbmi	r3, r3, #1
 8006066:	2300      	movpl	r3, #0
 8006068:	9304      	strmi	r3, [sp, #16]
 800606a:	2300      	movmi	r3, #0
 800606c:	9209      	str	r2, [sp, #36]	@ 0x24
 800606e:	bf54      	ite	pl
 8006070:	9304      	strpl	r3, [sp, #16]
 8006072:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006074:	2f00      	cmp	r7, #0
 8006076:	db3b      	blt.n	80060f0 <_dtoa_r+0x220>
 8006078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800607a:	970e      	str	r7, [sp, #56]	@ 0x38
 800607c:	443b      	add	r3, r7
 800607e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006080:	2300      	movs	r3, #0
 8006082:	930a      	str	r3, [sp, #40]	@ 0x28
 8006084:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006086:	2b09      	cmp	r3, #9
 8006088:	d865      	bhi.n	8006156 <_dtoa_r+0x286>
 800608a:	2b05      	cmp	r3, #5
 800608c:	bfc4      	itt	gt
 800608e:	3b04      	subgt	r3, #4
 8006090:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006092:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006094:	bfc8      	it	gt
 8006096:	2400      	movgt	r4, #0
 8006098:	f1a3 0302 	sub.w	r3, r3, #2
 800609c:	bfd8      	it	le
 800609e:	2401      	movle	r4, #1
 80060a0:	2b03      	cmp	r3, #3
 80060a2:	d864      	bhi.n	800616e <_dtoa_r+0x29e>
 80060a4:	e8df f003 	tbb	[pc, r3]
 80060a8:	2c385553 	.word	0x2c385553
 80060ac:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80060b0:	441e      	add	r6, r3
 80060b2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80060b6:	2b20      	cmp	r3, #32
 80060b8:	bfc1      	itttt	gt
 80060ba:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80060be:	fa08 f803 	lslgt.w	r8, r8, r3
 80060c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80060c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80060ca:	bfd6      	itet	le
 80060cc:	f1c3 0320 	rsble	r3, r3, #32
 80060d0:	ea48 0003 	orrgt.w	r0, r8, r3
 80060d4:	fa04 f003 	lslle.w	r0, r4, r3
 80060d8:	f7fa f984 	bl	80003e4 <__aeabi_ui2d>
 80060dc:	2201      	movs	r2, #1
 80060de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80060e2:	3e01      	subs	r6, #1
 80060e4:	9212      	str	r2, [sp, #72]	@ 0x48
 80060e6:	e774      	b.n	8005fd2 <_dtoa_r+0x102>
 80060e8:	2301      	movs	r3, #1
 80060ea:	e7b5      	b.n	8006058 <_dtoa_r+0x188>
 80060ec:	900f      	str	r0, [sp, #60]	@ 0x3c
 80060ee:	e7b4      	b.n	800605a <_dtoa_r+0x18a>
 80060f0:	9b04      	ldr	r3, [sp, #16]
 80060f2:	1bdb      	subs	r3, r3, r7
 80060f4:	9304      	str	r3, [sp, #16]
 80060f6:	427b      	negs	r3, r7
 80060f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80060fa:	2300      	movs	r3, #0
 80060fc:	930e      	str	r3, [sp, #56]	@ 0x38
 80060fe:	e7c1      	b.n	8006084 <_dtoa_r+0x1b4>
 8006100:	2301      	movs	r3, #1
 8006102:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006104:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006106:	eb07 0b03 	add.w	fp, r7, r3
 800610a:	f10b 0301 	add.w	r3, fp, #1
 800610e:	2b01      	cmp	r3, #1
 8006110:	9308      	str	r3, [sp, #32]
 8006112:	bfb8      	it	lt
 8006114:	2301      	movlt	r3, #1
 8006116:	e006      	b.n	8006126 <_dtoa_r+0x256>
 8006118:	2301      	movs	r3, #1
 800611a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800611c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800611e:	2b00      	cmp	r3, #0
 8006120:	dd28      	ble.n	8006174 <_dtoa_r+0x2a4>
 8006122:	469b      	mov	fp, r3
 8006124:	9308      	str	r3, [sp, #32]
 8006126:	2100      	movs	r1, #0
 8006128:	2204      	movs	r2, #4
 800612a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800612e:	f102 0514 	add.w	r5, r2, #20
 8006132:	429d      	cmp	r5, r3
 8006134:	d926      	bls.n	8006184 <_dtoa_r+0x2b4>
 8006136:	6041      	str	r1, [r0, #4]
 8006138:	4648      	mov	r0, r9
 800613a:	f000 fd9b 	bl	8006c74 <_Balloc>
 800613e:	4682      	mov	sl, r0
 8006140:	2800      	cmp	r0, #0
 8006142:	d143      	bne.n	80061cc <_dtoa_r+0x2fc>
 8006144:	4602      	mov	r2, r0
 8006146:	f240 11af 	movw	r1, #431	@ 0x1af
 800614a:	4b1f      	ldr	r3, [pc, #124]	@ (80061c8 <_dtoa_r+0x2f8>)
 800614c:	e6d4      	b.n	8005ef8 <_dtoa_r+0x28>
 800614e:	2300      	movs	r3, #0
 8006150:	e7e3      	b.n	800611a <_dtoa_r+0x24a>
 8006152:	2300      	movs	r3, #0
 8006154:	e7d5      	b.n	8006102 <_dtoa_r+0x232>
 8006156:	2401      	movs	r4, #1
 8006158:	2300      	movs	r3, #0
 800615a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800615c:	9320      	str	r3, [sp, #128]	@ 0x80
 800615e:	f04f 3bff 	mov.w	fp, #4294967295
 8006162:	2200      	movs	r2, #0
 8006164:	2312      	movs	r3, #18
 8006166:	f8cd b020 	str.w	fp, [sp, #32]
 800616a:	9221      	str	r2, [sp, #132]	@ 0x84
 800616c:	e7db      	b.n	8006126 <_dtoa_r+0x256>
 800616e:	2301      	movs	r3, #1
 8006170:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006172:	e7f4      	b.n	800615e <_dtoa_r+0x28e>
 8006174:	f04f 0b01 	mov.w	fp, #1
 8006178:	465b      	mov	r3, fp
 800617a:	f8cd b020 	str.w	fp, [sp, #32]
 800617e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006182:	e7d0      	b.n	8006126 <_dtoa_r+0x256>
 8006184:	3101      	adds	r1, #1
 8006186:	0052      	lsls	r2, r2, #1
 8006188:	e7d1      	b.n	800612e <_dtoa_r+0x25e>
 800618a:	bf00      	nop
 800618c:	f3af 8000 	nop.w
 8006190:	636f4361 	.word	0x636f4361
 8006194:	3fd287a7 	.word	0x3fd287a7
 8006198:	8b60c8b3 	.word	0x8b60c8b3
 800619c:	3fc68a28 	.word	0x3fc68a28
 80061a0:	509f79fb 	.word	0x509f79fb
 80061a4:	3fd34413 	.word	0x3fd34413
 80061a8:	080084f0 	.word	0x080084f0
 80061ac:	08008507 	.word	0x08008507
 80061b0:	7ff00000 	.word	0x7ff00000
 80061b4:	080084ec 	.word	0x080084ec
 80061b8:	080084c0 	.word	0x080084c0
 80061bc:	080084bf 	.word	0x080084bf
 80061c0:	3ff80000 	.word	0x3ff80000
 80061c4:	08008658 	.word	0x08008658
 80061c8:	0800855f 	.word	0x0800855f
 80061cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80061d0:	6018      	str	r0, [r3, #0]
 80061d2:	9b08      	ldr	r3, [sp, #32]
 80061d4:	2b0e      	cmp	r3, #14
 80061d6:	f200 80a1 	bhi.w	800631c <_dtoa_r+0x44c>
 80061da:	2c00      	cmp	r4, #0
 80061dc:	f000 809e 	beq.w	800631c <_dtoa_r+0x44c>
 80061e0:	2f00      	cmp	r7, #0
 80061e2:	dd33      	ble.n	800624c <_dtoa_r+0x37c>
 80061e4:	4b9c      	ldr	r3, [pc, #624]	@ (8006458 <_dtoa_r+0x588>)
 80061e6:	f007 020f 	and.w	r2, r7, #15
 80061ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061ee:	05f8      	lsls	r0, r7, #23
 80061f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80061f4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80061f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80061fc:	d516      	bpl.n	800622c <_dtoa_r+0x35c>
 80061fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006202:	4b96      	ldr	r3, [pc, #600]	@ (800645c <_dtoa_r+0x58c>)
 8006204:	2603      	movs	r6, #3
 8006206:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800620a:	f7fa fa8f 	bl	800072c <__aeabi_ddiv>
 800620e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006212:	f004 040f 	and.w	r4, r4, #15
 8006216:	4d91      	ldr	r5, [pc, #580]	@ (800645c <_dtoa_r+0x58c>)
 8006218:	b954      	cbnz	r4, 8006230 <_dtoa_r+0x360>
 800621a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800621e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006222:	f7fa fa83 	bl	800072c <__aeabi_ddiv>
 8006226:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800622a:	e028      	b.n	800627e <_dtoa_r+0x3ae>
 800622c:	2602      	movs	r6, #2
 800622e:	e7f2      	b.n	8006216 <_dtoa_r+0x346>
 8006230:	07e1      	lsls	r1, r4, #31
 8006232:	d508      	bpl.n	8006246 <_dtoa_r+0x376>
 8006234:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006238:	e9d5 2300 	ldrd	r2, r3, [r5]
 800623c:	f7fa f94c 	bl	80004d8 <__aeabi_dmul>
 8006240:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006244:	3601      	adds	r6, #1
 8006246:	1064      	asrs	r4, r4, #1
 8006248:	3508      	adds	r5, #8
 800624a:	e7e5      	b.n	8006218 <_dtoa_r+0x348>
 800624c:	f000 80af 	beq.w	80063ae <_dtoa_r+0x4de>
 8006250:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006254:	427c      	negs	r4, r7
 8006256:	4b80      	ldr	r3, [pc, #512]	@ (8006458 <_dtoa_r+0x588>)
 8006258:	f004 020f 	and.w	r2, r4, #15
 800625c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006264:	f7fa f938 	bl	80004d8 <__aeabi_dmul>
 8006268:	2602      	movs	r6, #2
 800626a:	2300      	movs	r3, #0
 800626c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006270:	4d7a      	ldr	r5, [pc, #488]	@ (800645c <_dtoa_r+0x58c>)
 8006272:	1124      	asrs	r4, r4, #4
 8006274:	2c00      	cmp	r4, #0
 8006276:	f040 808f 	bne.w	8006398 <_dtoa_r+0x4c8>
 800627a:	2b00      	cmp	r3, #0
 800627c:	d1d3      	bne.n	8006226 <_dtoa_r+0x356>
 800627e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006282:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006284:	2b00      	cmp	r3, #0
 8006286:	f000 8094 	beq.w	80063b2 <_dtoa_r+0x4e2>
 800628a:	2200      	movs	r2, #0
 800628c:	4620      	mov	r0, r4
 800628e:	4629      	mov	r1, r5
 8006290:	4b73      	ldr	r3, [pc, #460]	@ (8006460 <_dtoa_r+0x590>)
 8006292:	f7fa fb93 	bl	80009bc <__aeabi_dcmplt>
 8006296:	2800      	cmp	r0, #0
 8006298:	f000 808b 	beq.w	80063b2 <_dtoa_r+0x4e2>
 800629c:	9b08      	ldr	r3, [sp, #32]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f000 8087 	beq.w	80063b2 <_dtoa_r+0x4e2>
 80062a4:	f1bb 0f00 	cmp.w	fp, #0
 80062a8:	dd34      	ble.n	8006314 <_dtoa_r+0x444>
 80062aa:	4620      	mov	r0, r4
 80062ac:	2200      	movs	r2, #0
 80062ae:	4629      	mov	r1, r5
 80062b0:	4b6c      	ldr	r3, [pc, #432]	@ (8006464 <_dtoa_r+0x594>)
 80062b2:	f7fa f911 	bl	80004d8 <__aeabi_dmul>
 80062b6:	465c      	mov	r4, fp
 80062b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80062bc:	f107 38ff 	add.w	r8, r7, #4294967295
 80062c0:	3601      	adds	r6, #1
 80062c2:	4630      	mov	r0, r6
 80062c4:	f7fa f89e 	bl	8000404 <__aeabi_i2d>
 80062c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062cc:	f7fa f904 	bl	80004d8 <__aeabi_dmul>
 80062d0:	2200      	movs	r2, #0
 80062d2:	4b65      	ldr	r3, [pc, #404]	@ (8006468 <_dtoa_r+0x598>)
 80062d4:	f7f9 ff4a 	bl	800016c <__adddf3>
 80062d8:	4605      	mov	r5, r0
 80062da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80062de:	2c00      	cmp	r4, #0
 80062e0:	d16a      	bne.n	80063b8 <_dtoa_r+0x4e8>
 80062e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062e6:	2200      	movs	r2, #0
 80062e8:	4b60      	ldr	r3, [pc, #384]	@ (800646c <_dtoa_r+0x59c>)
 80062ea:	f7f9 ff3d 	bl	8000168 <__aeabi_dsub>
 80062ee:	4602      	mov	r2, r0
 80062f0:	460b      	mov	r3, r1
 80062f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80062f6:	462a      	mov	r2, r5
 80062f8:	4633      	mov	r3, r6
 80062fa:	f7fa fb7d 	bl	80009f8 <__aeabi_dcmpgt>
 80062fe:	2800      	cmp	r0, #0
 8006300:	f040 8298 	bne.w	8006834 <_dtoa_r+0x964>
 8006304:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006308:	462a      	mov	r2, r5
 800630a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800630e:	f7fa fb55 	bl	80009bc <__aeabi_dcmplt>
 8006312:	bb38      	cbnz	r0, 8006364 <_dtoa_r+0x494>
 8006314:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006318:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800631c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800631e:	2b00      	cmp	r3, #0
 8006320:	f2c0 8157 	blt.w	80065d2 <_dtoa_r+0x702>
 8006324:	2f0e      	cmp	r7, #14
 8006326:	f300 8154 	bgt.w	80065d2 <_dtoa_r+0x702>
 800632a:	4b4b      	ldr	r3, [pc, #300]	@ (8006458 <_dtoa_r+0x588>)
 800632c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006330:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006334:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006338:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800633a:	2b00      	cmp	r3, #0
 800633c:	f280 80e5 	bge.w	800650a <_dtoa_r+0x63a>
 8006340:	9b08      	ldr	r3, [sp, #32]
 8006342:	2b00      	cmp	r3, #0
 8006344:	f300 80e1 	bgt.w	800650a <_dtoa_r+0x63a>
 8006348:	d10c      	bne.n	8006364 <_dtoa_r+0x494>
 800634a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800634e:	2200      	movs	r2, #0
 8006350:	4b46      	ldr	r3, [pc, #280]	@ (800646c <_dtoa_r+0x59c>)
 8006352:	f7fa f8c1 	bl	80004d8 <__aeabi_dmul>
 8006356:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800635a:	f7fa fb43 	bl	80009e4 <__aeabi_dcmpge>
 800635e:	2800      	cmp	r0, #0
 8006360:	f000 8266 	beq.w	8006830 <_dtoa_r+0x960>
 8006364:	2400      	movs	r4, #0
 8006366:	4625      	mov	r5, r4
 8006368:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800636a:	4656      	mov	r6, sl
 800636c:	ea6f 0803 	mvn.w	r8, r3
 8006370:	2700      	movs	r7, #0
 8006372:	4621      	mov	r1, r4
 8006374:	4648      	mov	r0, r9
 8006376:	f000 fcbd 	bl	8006cf4 <_Bfree>
 800637a:	2d00      	cmp	r5, #0
 800637c:	f000 80bd 	beq.w	80064fa <_dtoa_r+0x62a>
 8006380:	b12f      	cbz	r7, 800638e <_dtoa_r+0x4be>
 8006382:	42af      	cmp	r7, r5
 8006384:	d003      	beq.n	800638e <_dtoa_r+0x4be>
 8006386:	4639      	mov	r1, r7
 8006388:	4648      	mov	r0, r9
 800638a:	f000 fcb3 	bl	8006cf4 <_Bfree>
 800638e:	4629      	mov	r1, r5
 8006390:	4648      	mov	r0, r9
 8006392:	f000 fcaf 	bl	8006cf4 <_Bfree>
 8006396:	e0b0      	b.n	80064fa <_dtoa_r+0x62a>
 8006398:	07e2      	lsls	r2, r4, #31
 800639a:	d505      	bpl.n	80063a8 <_dtoa_r+0x4d8>
 800639c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063a0:	f7fa f89a 	bl	80004d8 <__aeabi_dmul>
 80063a4:	2301      	movs	r3, #1
 80063a6:	3601      	adds	r6, #1
 80063a8:	1064      	asrs	r4, r4, #1
 80063aa:	3508      	adds	r5, #8
 80063ac:	e762      	b.n	8006274 <_dtoa_r+0x3a4>
 80063ae:	2602      	movs	r6, #2
 80063b0:	e765      	b.n	800627e <_dtoa_r+0x3ae>
 80063b2:	46b8      	mov	r8, r7
 80063b4:	9c08      	ldr	r4, [sp, #32]
 80063b6:	e784      	b.n	80062c2 <_dtoa_r+0x3f2>
 80063b8:	4b27      	ldr	r3, [pc, #156]	@ (8006458 <_dtoa_r+0x588>)
 80063ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063c4:	4454      	add	r4, sl
 80063c6:	2900      	cmp	r1, #0
 80063c8:	d054      	beq.n	8006474 <_dtoa_r+0x5a4>
 80063ca:	2000      	movs	r0, #0
 80063cc:	4928      	ldr	r1, [pc, #160]	@ (8006470 <_dtoa_r+0x5a0>)
 80063ce:	f7fa f9ad 	bl	800072c <__aeabi_ddiv>
 80063d2:	4633      	mov	r3, r6
 80063d4:	462a      	mov	r2, r5
 80063d6:	f7f9 fec7 	bl	8000168 <__aeabi_dsub>
 80063da:	4656      	mov	r6, sl
 80063dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063e4:	f7fa fb28 	bl	8000a38 <__aeabi_d2iz>
 80063e8:	4605      	mov	r5, r0
 80063ea:	f7fa f80b 	bl	8000404 <__aeabi_i2d>
 80063ee:	4602      	mov	r2, r0
 80063f0:	460b      	mov	r3, r1
 80063f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063f6:	f7f9 feb7 	bl	8000168 <__aeabi_dsub>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	3530      	adds	r5, #48	@ 0x30
 8006400:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006404:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006408:	f806 5b01 	strb.w	r5, [r6], #1
 800640c:	f7fa fad6 	bl	80009bc <__aeabi_dcmplt>
 8006410:	2800      	cmp	r0, #0
 8006412:	d172      	bne.n	80064fa <_dtoa_r+0x62a>
 8006414:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006418:	2000      	movs	r0, #0
 800641a:	4911      	ldr	r1, [pc, #68]	@ (8006460 <_dtoa_r+0x590>)
 800641c:	f7f9 fea4 	bl	8000168 <__aeabi_dsub>
 8006420:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006424:	f7fa faca 	bl	80009bc <__aeabi_dcmplt>
 8006428:	2800      	cmp	r0, #0
 800642a:	f040 80b4 	bne.w	8006596 <_dtoa_r+0x6c6>
 800642e:	42a6      	cmp	r6, r4
 8006430:	f43f af70 	beq.w	8006314 <_dtoa_r+0x444>
 8006434:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006438:	2200      	movs	r2, #0
 800643a:	4b0a      	ldr	r3, [pc, #40]	@ (8006464 <_dtoa_r+0x594>)
 800643c:	f7fa f84c 	bl	80004d8 <__aeabi_dmul>
 8006440:	2200      	movs	r2, #0
 8006442:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006446:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800644a:	4b06      	ldr	r3, [pc, #24]	@ (8006464 <_dtoa_r+0x594>)
 800644c:	f7fa f844 	bl	80004d8 <__aeabi_dmul>
 8006450:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006454:	e7c4      	b.n	80063e0 <_dtoa_r+0x510>
 8006456:	bf00      	nop
 8006458:	08008658 	.word	0x08008658
 800645c:	08008630 	.word	0x08008630
 8006460:	3ff00000 	.word	0x3ff00000
 8006464:	40240000 	.word	0x40240000
 8006468:	401c0000 	.word	0x401c0000
 800646c:	40140000 	.word	0x40140000
 8006470:	3fe00000 	.word	0x3fe00000
 8006474:	4631      	mov	r1, r6
 8006476:	4628      	mov	r0, r5
 8006478:	f7fa f82e 	bl	80004d8 <__aeabi_dmul>
 800647c:	4656      	mov	r6, sl
 800647e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006482:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006484:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006488:	f7fa fad6 	bl	8000a38 <__aeabi_d2iz>
 800648c:	4605      	mov	r5, r0
 800648e:	f7f9 ffb9 	bl	8000404 <__aeabi_i2d>
 8006492:	4602      	mov	r2, r0
 8006494:	460b      	mov	r3, r1
 8006496:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800649a:	f7f9 fe65 	bl	8000168 <__aeabi_dsub>
 800649e:	4602      	mov	r2, r0
 80064a0:	460b      	mov	r3, r1
 80064a2:	3530      	adds	r5, #48	@ 0x30
 80064a4:	f806 5b01 	strb.w	r5, [r6], #1
 80064a8:	42a6      	cmp	r6, r4
 80064aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80064ae:	f04f 0200 	mov.w	r2, #0
 80064b2:	d124      	bne.n	80064fe <_dtoa_r+0x62e>
 80064b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80064b8:	4bae      	ldr	r3, [pc, #696]	@ (8006774 <_dtoa_r+0x8a4>)
 80064ba:	f7f9 fe57 	bl	800016c <__adddf3>
 80064be:	4602      	mov	r2, r0
 80064c0:	460b      	mov	r3, r1
 80064c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064c6:	f7fa fa97 	bl	80009f8 <__aeabi_dcmpgt>
 80064ca:	2800      	cmp	r0, #0
 80064cc:	d163      	bne.n	8006596 <_dtoa_r+0x6c6>
 80064ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80064d2:	2000      	movs	r0, #0
 80064d4:	49a7      	ldr	r1, [pc, #668]	@ (8006774 <_dtoa_r+0x8a4>)
 80064d6:	f7f9 fe47 	bl	8000168 <__aeabi_dsub>
 80064da:	4602      	mov	r2, r0
 80064dc:	460b      	mov	r3, r1
 80064de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064e2:	f7fa fa6b 	bl	80009bc <__aeabi_dcmplt>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	f43f af14 	beq.w	8006314 <_dtoa_r+0x444>
 80064ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80064ee:	1e73      	subs	r3, r6, #1
 80064f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80064f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80064f6:	2b30      	cmp	r3, #48	@ 0x30
 80064f8:	d0f8      	beq.n	80064ec <_dtoa_r+0x61c>
 80064fa:	4647      	mov	r7, r8
 80064fc:	e03b      	b.n	8006576 <_dtoa_r+0x6a6>
 80064fe:	4b9e      	ldr	r3, [pc, #632]	@ (8006778 <_dtoa_r+0x8a8>)
 8006500:	f7f9 ffea 	bl	80004d8 <__aeabi_dmul>
 8006504:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006508:	e7bc      	b.n	8006484 <_dtoa_r+0x5b4>
 800650a:	4656      	mov	r6, sl
 800650c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006510:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006514:	4620      	mov	r0, r4
 8006516:	4629      	mov	r1, r5
 8006518:	f7fa f908 	bl	800072c <__aeabi_ddiv>
 800651c:	f7fa fa8c 	bl	8000a38 <__aeabi_d2iz>
 8006520:	4680      	mov	r8, r0
 8006522:	f7f9 ff6f 	bl	8000404 <__aeabi_i2d>
 8006526:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800652a:	f7f9 ffd5 	bl	80004d8 <__aeabi_dmul>
 800652e:	4602      	mov	r2, r0
 8006530:	460b      	mov	r3, r1
 8006532:	4620      	mov	r0, r4
 8006534:	4629      	mov	r1, r5
 8006536:	f7f9 fe17 	bl	8000168 <__aeabi_dsub>
 800653a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800653e:	9d08      	ldr	r5, [sp, #32]
 8006540:	f806 4b01 	strb.w	r4, [r6], #1
 8006544:	eba6 040a 	sub.w	r4, r6, sl
 8006548:	42a5      	cmp	r5, r4
 800654a:	4602      	mov	r2, r0
 800654c:	460b      	mov	r3, r1
 800654e:	d133      	bne.n	80065b8 <_dtoa_r+0x6e8>
 8006550:	f7f9 fe0c 	bl	800016c <__adddf3>
 8006554:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006558:	4604      	mov	r4, r0
 800655a:	460d      	mov	r5, r1
 800655c:	f7fa fa4c 	bl	80009f8 <__aeabi_dcmpgt>
 8006560:	b9c0      	cbnz	r0, 8006594 <_dtoa_r+0x6c4>
 8006562:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006566:	4620      	mov	r0, r4
 8006568:	4629      	mov	r1, r5
 800656a:	f7fa fa1d 	bl	80009a8 <__aeabi_dcmpeq>
 800656e:	b110      	cbz	r0, 8006576 <_dtoa_r+0x6a6>
 8006570:	f018 0f01 	tst.w	r8, #1
 8006574:	d10e      	bne.n	8006594 <_dtoa_r+0x6c4>
 8006576:	4648      	mov	r0, r9
 8006578:	9903      	ldr	r1, [sp, #12]
 800657a:	f000 fbbb 	bl	8006cf4 <_Bfree>
 800657e:	2300      	movs	r3, #0
 8006580:	7033      	strb	r3, [r6, #0]
 8006582:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006584:	3701      	adds	r7, #1
 8006586:	601f      	str	r7, [r3, #0]
 8006588:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 824b 	beq.w	8006a26 <_dtoa_r+0xb56>
 8006590:	601e      	str	r6, [r3, #0]
 8006592:	e248      	b.n	8006a26 <_dtoa_r+0xb56>
 8006594:	46b8      	mov	r8, r7
 8006596:	4633      	mov	r3, r6
 8006598:	461e      	mov	r6, r3
 800659a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800659e:	2a39      	cmp	r2, #57	@ 0x39
 80065a0:	d106      	bne.n	80065b0 <_dtoa_r+0x6e0>
 80065a2:	459a      	cmp	sl, r3
 80065a4:	d1f8      	bne.n	8006598 <_dtoa_r+0x6c8>
 80065a6:	2230      	movs	r2, #48	@ 0x30
 80065a8:	f108 0801 	add.w	r8, r8, #1
 80065ac:	f88a 2000 	strb.w	r2, [sl]
 80065b0:	781a      	ldrb	r2, [r3, #0]
 80065b2:	3201      	adds	r2, #1
 80065b4:	701a      	strb	r2, [r3, #0]
 80065b6:	e7a0      	b.n	80064fa <_dtoa_r+0x62a>
 80065b8:	2200      	movs	r2, #0
 80065ba:	4b6f      	ldr	r3, [pc, #444]	@ (8006778 <_dtoa_r+0x8a8>)
 80065bc:	f7f9 ff8c 	bl	80004d8 <__aeabi_dmul>
 80065c0:	2200      	movs	r2, #0
 80065c2:	2300      	movs	r3, #0
 80065c4:	4604      	mov	r4, r0
 80065c6:	460d      	mov	r5, r1
 80065c8:	f7fa f9ee 	bl	80009a8 <__aeabi_dcmpeq>
 80065cc:	2800      	cmp	r0, #0
 80065ce:	d09f      	beq.n	8006510 <_dtoa_r+0x640>
 80065d0:	e7d1      	b.n	8006576 <_dtoa_r+0x6a6>
 80065d2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80065d4:	2a00      	cmp	r2, #0
 80065d6:	f000 80ea 	beq.w	80067ae <_dtoa_r+0x8de>
 80065da:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80065dc:	2a01      	cmp	r2, #1
 80065de:	f300 80cd 	bgt.w	800677c <_dtoa_r+0x8ac>
 80065e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80065e4:	2a00      	cmp	r2, #0
 80065e6:	f000 80c1 	beq.w	800676c <_dtoa_r+0x89c>
 80065ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80065ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065f0:	9e04      	ldr	r6, [sp, #16]
 80065f2:	9a04      	ldr	r2, [sp, #16]
 80065f4:	2101      	movs	r1, #1
 80065f6:	441a      	add	r2, r3
 80065f8:	9204      	str	r2, [sp, #16]
 80065fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065fc:	4648      	mov	r0, r9
 80065fe:	441a      	add	r2, r3
 8006600:	9209      	str	r2, [sp, #36]	@ 0x24
 8006602:	f000 fc2b 	bl	8006e5c <__i2b>
 8006606:	4605      	mov	r5, r0
 8006608:	b166      	cbz	r6, 8006624 <_dtoa_r+0x754>
 800660a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800660c:	2b00      	cmp	r3, #0
 800660e:	dd09      	ble.n	8006624 <_dtoa_r+0x754>
 8006610:	42b3      	cmp	r3, r6
 8006612:	bfa8      	it	ge
 8006614:	4633      	movge	r3, r6
 8006616:	9a04      	ldr	r2, [sp, #16]
 8006618:	1af6      	subs	r6, r6, r3
 800661a:	1ad2      	subs	r2, r2, r3
 800661c:	9204      	str	r2, [sp, #16]
 800661e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	9309      	str	r3, [sp, #36]	@ 0x24
 8006624:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006626:	b30b      	cbz	r3, 800666c <_dtoa_r+0x79c>
 8006628:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 80c6 	beq.w	80067bc <_dtoa_r+0x8ec>
 8006630:	2c00      	cmp	r4, #0
 8006632:	f000 80c0 	beq.w	80067b6 <_dtoa_r+0x8e6>
 8006636:	4629      	mov	r1, r5
 8006638:	4622      	mov	r2, r4
 800663a:	4648      	mov	r0, r9
 800663c:	f000 fcc6 	bl	8006fcc <__pow5mult>
 8006640:	9a03      	ldr	r2, [sp, #12]
 8006642:	4601      	mov	r1, r0
 8006644:	4605      	mov	r5, r0
 8006646:	4648      	mov	r0, r9
 8006648:	f000 fc1e 	bl	8006e88 <__multiply>
 800664c:	9903      	ldr	r1, [sp, #12]
 800664e:	4680      	mov	r8, r0
 8006650:	4648      	mov	r0, r9
 8006652:	f000 fb4f 	bl	8006cf4 <_Bfree>
 8006656:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006658:	1b1b      	subs	r3, r3, r4
 800665a:	930a      	str	r3, [sp, #40]	@ 0x28
 800665c:	f000 80b1 	beq.w	80067c2 <_dtoa_r+0x8f2>
 8006660:	4641      	mov	r1, r8
 8006662:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006664:	4648      	mov	r0, r9
 8006666:	f000 fcb1 	bl	8006fcc <__pow5mult>
 800666a:	9003      	str	r0, [sp, #12]
 800666c:	2101      	movs	r1, #1
 800666e:	4648      	mov	r0, r9
 8006670:	f000 fbf4 	bl	8006e5c <__i2b>
 8006674:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006676:	4604      	mov	r4, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	f000 81d8 	beq.w	8006a2e <_dtoa_r+0xb5e>
 800667e:	461a      	mov	r2, r3
 8006680:	4601      	mov	r1, r0
 8006682:	4648      	mov	r0, r9
 8006684:	f000 fca2 	bl	8006fcc <__pow5mult>
 8006688:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800668a:	4604      	mov	r4, r0
 800668c:	2b01      	cmp	r3, #1
 800668e:	f300 809f 	bgt.w	80067d0 <_dtoa_r+0x900>
 8006692:	9b06      	ldr	r3, [sp, #24]
 8006694:	2b00      	cmp	r3, #0
 8006696:	f040 8097 	bne.w	80067c8 <_dtoa_r+0x8f8>
 800669a:	9b07      	ldr	r3, [sp, #28]
 800669c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f040 8093 	bne.w	80067cc <_dtoa_r+0x8fc>
 80066a6:	9b07      	ldr	r3, [sp, #28]
 80066a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066ac:	0d1b      	lsrs	r3, r3, #20
 80066ae:	051b      	lsls	r3, r3, #20
 80066b0:	b133      	cbz	r3, 80066c0 <_dtoa_r+0x7f0>
 80066b2:	9b04      	ldr	r3, [sp, #16]
 80066b4:	3301      	adds	r3, #1
 80066b6:	9304      	str	r3, [sp, #16]
 80066b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066ba:	3301      	adds	r3, #1
 80066bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80066be:	2301      	movs	r3, #1
 80066c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80066c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 81b8 	beq.w	8006a3a <_dtoa_r+0xb6a>
 80066ca:	6923      	ldr	r3, [r4, #16]
 80066cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066d0:	6918      	ldr	r0, [r3, #16]
 80066d2:	f000 fb77 	bl	8006dc4 <__hi0bits>
 80066d6:	f1c0 0020 	rsb	r0, r0, #32
 80066da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066dc:	4418      	add	r0, r3
 80066de:	f010 001f 	ands.w	r0, r0, #31
 80066e2:	f000 8082 	beq.w	80067ea <_dtoa_r+0x91a>
 80066e6:	f1c0 0320 	rsb	r3, r0, #32
 80066ea:	2b04      	cmp	r3, #4
 80066ec:	dd73      	ble.n	80067d6 <_dtoa_r+0x906>
 80066ee:	9b04      	ldr	r3, [sp, #16]
 80066f0:	f1c0 001c 	rsb	r0, r0, #28
 80066f4:	4403      	add	r3, r0
 80066f6:	9304      	str	r3, [sp, #16]
 80066f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066fa:	4406      	add	r6, r0
 80066fc:	4403      	add	r3, r0
 80066fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006700:	9b04      	ldr	r3, [sp, #16]
 8006702:	2b00      	cmp	r3, #0
 8006704:	dd05      	ble.n	8006712 <_dtoa_r+0x842>
 8006706:	461a      	mov	r2, r3
 8006708:	4648      	mov	r0, r9
 800670a:	9903      	ldr	r1, [sp, #12]
 800670c:	f000 fcb8 	bl	8007080 <__lshift>
 8006710:	9003      	str	r0, [sp, #12]
 8006712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006714:	2b00      	cmp	r3, #0
 8006716:	dd05      	ble.n	8006724 <_dtoa_r+0x854>
 8006718:	4621      	mov	r1, r4
 800671a:	461a      	mov	r2, r3
 800671c:	4648      	mov	r0, r9
 800671e:	f000 fcaf 	bl	8007080 <__lshift>
 8006722:	4604      	mov	r4, r0
 8006724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006726:	2b00      	cmp	r3, #0
 8006728:	d061      	beq.n	80067ee <_dtoa_r+0x91e>
 800672a:	4621      	mov	r1, r4
 800672c:	9803      	ldr	r0, [sp, #12]
 800672e:	f000 fd13 	bl	8007158 <__mcmp>
 8006732:	2800      	cmp	r0, #0
 8006734:	da5b      	bge.n	80067ee <_dtoa_r+0x91e>
 8006736:	2300      	movs	r3, #0
 8006738:	220a      	movs	r2, #10
 800673a:	4648      	mov	r0, r9
 800673c:	9903      	ldr	r1, [sp, #12]
 800673e:	f000 fafb 	bl	8006d38 <__multadd>
 8006742:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006744:	f107 38ff 	add.w	r8, r7, #4294967295
 8006748:	9003      	str	r0, [sp, #12]
 800674a:	2b00      	cmp	r3, #0
 800674c:	f000 8177 	beq.w	8006a3e <_dtoa_r+0xb6e>
 8006750:	4629      	mov	r1, r5
 8006752:	2300      	movs	r3, #0
 8006754:	220a      	movs	r2, #10
 8006756:	4648      	mov	r0, r9
 8006758:	f000 faee 	bl	8006d38 <__multadd>
 800675c:	f1bb 0f00 	cmp.w	fp, #0
 8006760:	4605      	mov	r5, r0
 8006762:	dc6f      	bgt.n	8006844 <_dtoa_r+0x974>
 8006764:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006766:	2b02      	cmp	r3, #2
 8006768:	dc49      	bgt.n	80067fe <_dtoa_r+0x92e>
 800676a:	e06b      	b.n	8006844 <_dtoa_r+0x974>
 800676c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800676e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006772:	e73c      	b.n	80065ee <_dtoa_r+0x71e>
 8006774:	3fe00000 	.word	0x3fe00000
 8006778:	40240000 	.word	0x40240000
 800677c:	9b08      	ldr	r3, [sp, #32]
 800677e:	1e5c      	subs	r4, r3, #1
 8006780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006782:	42a3      	cmp	r3, r4
 8006784:	db09      	blt.n	800679a <_dtoa_r+0x8ca>
 8006786:	1b1c      	subs	r4, r3, r4
 8006788:	9b08      	ldr	r3, [sp, #32]
 800678a:	2b00      	cmp	r3, #0
 800678c:	f6bf af30 	bge.w	80065f0 <_dtoa_r+0x720>
 8006790:	9b04      	ldr	r3, [sp, #16]
 8006792:	9a08      	ldr	r2, [sp, #32]
 8006794:	1a9e      	subs	r6, r3, r2
 8006796:	2300      	movs	r3, #0
 8006798:	e72b      	b.n	80065f2 <_dtoa_r+0x722>
 800679a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800679c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800679e:	1ae3      	subs	r3, r4, r3
 80067a0:	441a      	add	r2, r3
 80067a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80067a4:	9e04      	ldr	r6, [sp, #16]
 80067a6:	2400      	movs	r4, #0
 80067a8:	9b08      	ldr	r3, [sp, #32]
 80067aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80067ac:	e721      	b.n	80065f2 <_dtoa_r+0x722>
 80067ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80067b0:	9e04      	ldr	r6, [sp, #16]
 80067b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80067b4:	e728      	b.n	8006608 <_dtoa_r+0x738>
 80067b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80067ba:	e751      	b.n	8006660 <_dtoa_r+0x790>
 80067bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067be:	9903      	ldr	r1, [sp, #12]
 80067c0:	e750      	b.n	8006664 <_dtoa_r+0x794>
 80067c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80067c6:	e751      	b.n	800666c <_dtoa_r+0x79c>
 80067c8:	2300      	movs	r3, #0
 80067ca:	e779      	b.n	80066c0 <_dtoa_r+0x7f0>
 80067cc:	9b06      	ldr	r3, [sp, #24]
 80067ce:	e777      	b.n	80066c0 <_dtoa_r+0x7f0>
 80067d0:	2300      	movs	r3, #0
 80067d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80067d4:	e779      	b.n	80066ca <_dtoa_r+0x7fa>
 80067d6:	d093      	beq.n	8006700 <_dtoa_r+0x830>
 80067d8:	9a04      	ldr	r2, [sp, #16]
 80067da:	331c      	adds	r3, #28
 80067dc:	441a      	add	r2, r3
 80067de:	9204      	str	r2, [sp, #16]
 80067e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067e2:	441e      	add	r6, r3
 80067e4:	441a      	add	r2, r3
 80067e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80067e8:	e78a      	b.n	8006700 <_dtoa_r+0x830>
 80067ea:	4603      	mov	r3, r0
 80067ec:	e7f4      	b.n	80067d8 <_dtoa_r+0x908>
 80067ee:	9b08      	ldr	r3, [sp, #32]
 80067f0:	46b8      	mov	r8, r7
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	dc20      	bgt.n	8006838 <_dtoa_r+0x968>
 80067f6:	469b      	mov	fp, r3
 80067f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067fa:	2b02      	cmp	r3, #2
 80067fc:	dd1e      	ble.n	800683c <_dtoa_r+0x96c>
 80067fe:	f1bb 0f00 	cmp.w	fp, #0
 8006802:	f47f adb1 	bne.w	8006368 <_dtoa_r+0x498>
 8006806:	4621      	mov	r1, r4
 8006808:	465b      	mov	r3, fp
 800680a:	2205      	movs	r2, #5
 800680c:	4648      	mov	r0, r9
 800680e:	f000 fa93 	bl	8006d38 <__multadd>
 8006812:	4601      	mov	r1, r0
 8006814:	4604      	mov	r4, r0
 8006816:	9803      	ldr	r0, [sp, #12]
 8006818:	f000 fc9e 	bl	8007158 <__mcmp>
 800681c:	2800      	cmp	r0, #0
 800681e:	f77f ada3 	ble.w	8006368 <_dtoa_r+0x498>
 8006822:	4656      	mov	r6, sl
 8006824:	2331      	movs	r3, #49	@ 0x31
 8006826:	f108 0801 	add.w	r8, r8, #1
 800682a:	f806 3b01 	strb.w	r3, [r6], #1
 800682e:	e59f      	b.n	8006370 <_dtoa_r+0x4a0>
 8006830:	46b8      	mov	r8, r7
 8006832:	9c08      	ldr	r4, [sp, #32]
 8006834:	4625      	mov	r5, r4
 8006836:	e7f4      	b.n	8006822 <_dtoa_r+0x952>
 8006838:	f8dd b020 	ldr.w	fp, [sp, #32]
 800683c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 8101 	beq.w	8006a46 <_dtoa_r+0xb76>
 8006844:	2e00      	cmp	r6, #0
 8006846:	dd05      	ble.n	8006854 <_dtoa_r+0x984>
 8006848:	4629      	mov	r1, r5
 800684a:	4632      	mov	r2, r6
 800684c:	4648      	mov	r0, r9
 800684e:	f000 fc17 	bl	8007080 <__lshift>
 8006852:	4605      	mov	r5, r0
 8006854:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006856:	2b00      	cmp	r3, #0
 8006858:	d05c      	beq.n	8006914 <_dtoa_r+0xa44>
 800685a:	4648      	mov	r0, r9
 800685c:	6869      	ldr	r1, [r5, #4]
 800685e:	f000 fa09 	bl	8006c74 <_Balloc>
 8006862:	4606      	mov	r6, r0
 8006864:	b928      	cbnz	r0, 8006872 <_dtoa_r+0x9a2>
 8006866:	4602      	mov	r2, r0
 8006868:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800686c:	4b80      	ldr	r3, [pc, #512]	@ (8006a70 <_dtoa_r+0xba0>)
 800686e:	f7ff bb43 	b.w	8005ef8 <_dtoa_r+0x28>
 8006872:	692a      	ldr	r2, [r5, #16]
 8006874:	f105 010c 	add.w	r1, r5, #12
 8006878:	3202      	adds	r2, #2
 800687a:	0092      	lsls	r2, r2, #2
 800687c:	300c      	adds	r0, #12
 800687e:	f7ff fa90 	bl	8005da2 <memcpy>
 8006882:	2201      	movs	r2, #1
 8006884:	4631      	mov	r1, r6
 8006886:	4648      	mov	r0, r9
 8006888:	f000 fbfa 	bl	8007080 <__lshift>
 800688c:	462f      	mov	r7, r5
 800688e:	4605      	mov	r5, r0
 8006890:	f10a 0301 	add.w	r3, sl, #1
 8006894:	9304      	str	r3, [sp, #16]
 8006896:	eb0a 030b 	add.w	r3, sl, fp
 800689a:	930a      	str	r3, [sp, #40]	@ 0x28
 800689c:	9b06      	ldr	r3, [sp, #24]
 800689e:	f003 0301 	and.w	r3, r3, #1
 80068a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80068a4:	9b04      	ldr	r3, [sp, #16]
 80068a6:	4621      	mov	r1, r4
 80068a8:	9803      	ldr	r0, [sp, #12]
 80068aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80068ae:	f7ff fa86 	bl	8005dbe <quorem>
 80068b2:	4603      	mov	r3, r0
 80068b4:	4639      	mov	r1, r7
 80068b6:	3330      	adds	r3, #48	@ 0x30
 80068b8:	9006      	str	r0, [sp, #24]
 80068ba:	9803      	ldr	r0, [sp, #12]
 80068bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068be:	f000 fc4b 	bl	8007158 <__mcmp>
 80068c2:	462a      	mov	r2, r5
 80068c4:	9008      	str	r0, [sp, #32]
 80068c6:	4621      	mov	r1, r4
 80068c8:	4648      	mov	r0, r9
 80068ca:	f000 fc61 	bl	8007190 <__mdiff>
 80068ce:	68c2      	ldr	r2, [r0, #12]
 80068d0:	4606      	mov	r6, r0
 80068d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068d4:	bb02      	cbnz	r2, 8006918 <_dtoa_r+0xa48>
 80068d6:	4601      	mov	r1, r0
 80068d8:	9803      	ldr	r0, [sp, #12]
 80068da:	f000 fc3d 	bl	8007158 <__mcmp>
 80068de:	4602      	mov	r2, r0
 80068e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068e2:	4631      	mov	r1, r6
 80068e4:	4648      	mov	r0, r9
 80068e6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80068ea:	f000 fa03 	bl	8006cf4 <_Bfree>
 80068ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80068f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80068f2:	9e04      	ldr	r6, [sp, #16]
 80068f4:	ea42 0103 	orr.w	r1, r2, r3
 80068f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068fa:	4319      	orrs	r1, r3
 80068fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068fe:	d10d      	bne.n	800691c <_dtoa_r+0xa4c>
 8006900:	2b39      	cmp	r3, #57	@ 0x39
 8006902:	d027      	beq.n	8006954 <_dtoa_r+0xa84>
 8006904:	9a08      	ldr	r2, [sp, #32]
 8006906:	2a00      	cmp	r2, #0
 8006908:	dd01      	ble.n	800690e <_dtoa_r+0xa3e>
 800690a:	9b06      	ldr	r3, [sp, #24]
 800690c:	3331      	adds	r3, #49	@ 0x31
 800690e:	f88b 3000 	strb.w	r3, [fp]
 8006912:	e52e      	b.n	8006372 <_dtoa_r+0x4a2>
 8006914:	4628      	mov	r0, r5
 8006916:	e7b9      	b.n	800688c <_dtoa_r+0x9bc>
 8006918:	2201      	movs	r2, #1
 800691a:	e7e2      	b.n	80068e2 <_dtoa_r+0xa12>
 800691c:	9908      	ldr	r1, [sp, #32]
 800691e:	2900      	cmp	r1, #0
 8006920:	db04      	blt.n	800692c <_dtoa_r+0xa5c>
 8006922:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006924:	4301      	orrs	r1, r0
 8006926:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006928:	4301      	orrs	r1, r0
 800692a:	d120      	bne.n	800696e <_dtoa_r+0xa9e>
 800692c:	2a00      	cmp	r2, #0
 800692e:	ddee      	ble.n	800690e <_dtoa_r+0xa3e>
 8006930:	2201      	movs	r2, #1
 8006932:	9903      	ldr	r1, [sp, #12]
 8006934:	4648      	mov	r0, r9
 8006936:	9304      	str	r3, [sp, #16]
 8006938:	f000 fba2 	bl	8007080 <__lshift>
 800693c:	4621      	mov	r1, r4
 800693e:	9003      	str	r0, [sp, #12]
 8006940:	f000 fc0a 	bl	8007158 <__mcmp>
 8006944:	2800      	cmp	r0, #0
 8006946:	9b04      	ldr	r3, [sp, #16]
 8006948:	dc02      	bgt.n	8006950 <_dtoa_r+0xa80>
 800694a:	d1e0      	bne.n	800690e <_dtoa_r+0xa3e>
 800694c:	07da      	lsls	r2, r3, #31
 800694e:	d5de      	bpl.n	800690e <_dtoa_r+0xa3e>
 8006950:	2b39      	cmp	r3, #57	@ 0x39
 8006952:	d1da      	bne.n	800690a <_dtoa_r+0xa3a>
 8006954:	2339      	movs	r3, #57	@ 0x39
 8006956:	f88b 3000 	strb.w	r3, [fp]
 800695a:	4633      	mov	r3, r6
 800695c:	461e      	mov	r6, r3
 800695e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006962:	3b01      	subs	r3, #1
 8006964:	2a39      	cmp	r2, #57	@ 0x39
 8006966:	d04e      	beq.n	8006a06 <_dtoa_r+0xb36>
 8006968:	3201      	adds	r2, #1
 800696a:	701a      	strb	r2, [r3, #0]
 800696c:	e501      	b.n	8006372 <_dtoa_r+0x4a2>
 800696e:	2a00      	cmp	r2, #0
 8006970:	dd03      	ble.n	800697a <_dtoa_r+0xaaa>
 8006972:	2b39      	cmp	r3, #57	@ 0x39
 8006974:	d0ee      	beq.n	8006954 <_dtoa_r+0xa84>
 8006976:	3301      	adds	r3, #1
 8006978:	e7c9      	b.n	800690e <_dtoa_r+0xa3e>
 800697a:	9a04      	ldr	r2, [sp, #16]
 800697c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800697e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006982:	428a      	cmp	r2, r1
 8006984:	d028      	beq.n	80069d8 <_dtoa_r+0xb08>
 8006986:	2300      	movs	r3, #0
 8006988:	220a      	movs	r2, #10
 800698a:	9903      	ldr	r1, [sp, #12]
 800698c:	4648      	mov	r0, r9
 800698e:	f000 f9d3 	bl	8006d38 <__multadd>
 8006992:	42af      	cmp	r7, r5
 8006994:	9003      	str	r0, [sp, #12]
 8006996:	f04f 0300 	mov.w	r3, #0
 800699a:	f04f 020a 	mov.w	r2, #10
 800699e:	4639      	mov	r1, r7
 80069a0:	4648      	mov	r0, r9
 80069a2:	d107      	bne.n	80069b4 <_dtoa_r+0xae4>
 80069a4:	f000 f9c8 	bl	8006d38 <__multadd>
 80069a8:	4607      	mov	r7, r0
 80069aa:	4605      	mov	r5, r0
 80069ac:	9b04      	ldr	r3, [sp, #16]
 80069ae:	3301      	adds	r3, #1
 80069b0:	9304      	str	r3, [sp, #16]
 80069b2:	e777      	b.n	80068a4 <_dtoa_r+0x9d4>
 80069b4:	f000 f9c0 	bl	8006d38 <__multadd>
 80069b8:	4629      	mov	r1, r5
 80069ba:	4607      	mov	r7, r0
 80069bc:	2300      	movs	r3, #0
 80069be:	220a      	movs	r2, #10
 80069c0:	4648      	mov	r0, r9
 80069c2:	f000 f9b9 	bl	8006d38 <__multadd>
 80069c6:	4605      	mov	r5, r0
 80069c8:	e7f0      	b.n	80069ac <_dtoa_r+0xadc>
 80069ca:	f1bb 0f00 	cmp.w	fp, #0
 80069ce:	bfcc      	ite	gt
 80069d0:	465e      	movgt	r6, fp
 80069d2:	2601      	movle	r6, #1
 80069d4:	2700      	movs	r7, #0
 80069d6:	4456      	add	r6, sl
 80069d8:	2201      	movs	r2, #1
 80069da:	9903      	ldr	r1, [sp, #12]
 80069dc:	4648      	mov	r0, r9
 80069de:	9304      	str	r3, [sp, #16]
 80069e0:	f000 fb4e 	bl	8007080 <__lshift>
 80069e4:	4621      	mov	r1, r4
 80069e6:	9003      	str	r0, [sp, #12]
 80069e8:	f000 fbb6 	bl	8007158 <__mcmp>
 80069ec:	2800      	cmp	r0, #0
 80069ee:	dcb4      	bgt.n	800695a <_dtoa_r+0xa8a>
 80069f0:	d102      	bne.n	80069f8 <_dtoa_r+0xb28>
 80069f2:	9b04      	ldr	r3, [sp, #16]
 80069f4:	07db      	lsls	r3, r3, #31
 80069f6:	d4b0      	bmi.n	800695a <_dtoa_r+0xa8a>
 80069f8:	4633      	mov	r3, r6
 80069fa:	461e      	mov	r6, r3
 80069fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a00:	2a30      	cmp	r2, #48	@ 0x30
 8006a02:	d0fa      	beq.n	80069fa <_dtoa_r+0xb2a>
 8006a04:	e4b5      	b.n	8006372 <_dtoa_r+0x4a2>
 8006a06:	459a      	cmp	sl, r3
 8006a08:	d1a8      	bne.n	800695c <_dtoa_r+0xa8c>
 8006a0a:	2331      	movs	r3, #49	@ 0x31
 8006a0c:	f108 0801 	add.w	r8, r8, #1
 8006a10:	f88a 3000 	strb.w	r3, [sl]
 8006a14:	e4ad      	b.n	8006372 <_dtoa_r+0x4a2>
 8006a16:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a18:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006a74 <_dtoa_r+0xba4>
 8006a1c:	b11b      	cbz	r3, 8006a26 <_dtoa_r+0xb56>
 8006a1e:	f10a 0308 	add.w	r3, sl, #8
 8006a22:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006a24:	6013      	str	r3, [r2, #0]
 8006a26:	4650      	mov	r0, sl
 8006a28:	b017      	add	sp, #92	@ 0x5c
 8006a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	f77f ae2e 	ble.w	8006692 <_dtoa_r+0x7c2>
 8006a36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a38:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a3a:	2001      	movs	r0, #1
 8006a3c:	e64d      	b.n	80066da <_dtoa_r+0x80a>
 8006a3e:	f1bb 0f00 	cmp.w	fp, #0
 8006a42:	f77f aed9 	ble.w	80067f8 <_dtoa_r+0x928>
 8006a46:	4656      	mov	r6, sl
 8006a48:	4621      	mov	r1, r4
 8006a4a:	9803      	ldr	r0, [sp, #12]
 8006a4c:	f7ff f9b7 	bl	8005dbe <quorem>
 8006a50:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006a54:	f806 3b01 	strb.w	r3, [r6], #1
 8006a58:	eba6 020a 	sub.w	r2, r6, sl
 8006a5c:	4593      	cmp	fp, r2
 8006a5e:	ddb4      	ble.n	80069ca <_dtoa_r+0xafa>
 8006a60:	2300      	movs	r3, #0
 8006a62:	220a      	movs	r2, #10
 8006a64:	4648      	mov	r0, r9
 8006a66:	9903      	ldr	r1, [sp, #12]
 8006a68:	f000 f966 	bl	8006d38 <__multadd>
 8006a6c:	9003      	str	r0, [sp, #12]
 8006a6e:	e7eb      	b.n	8006a48 <_dtoa_r+0xb78>
 8006a70:	0800855f 	.word	0x0800855f
 8006a74:	080084e3 	.word	0x080084e3

08006a78 <_free_r>:
 8006a78:	b538      	push	{r3, r4, r5, lr}
 8006a7a:	4605      	mov	r5, r0
 8006a7c:	2900      	cmp	r1, #0
 8006a7e:	d040      	beq.n	8006b02 <_free_r+0x8a>
 8006a80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a84:	1f0c      	subs	r4, r1, #4
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	bfb8      	it	lt
 8006a8a:	18e4      	addlt	r4, r4, r3
 8006a8c:	f000 f8e6 	bl	8006c5c <__malloc_lock>
 8006a90:	4a1c      	ldr	r2, [pc, #112]	@ (8006b04 <_free_r+0x8c>)
 8006a92:	6813      	ldr	r3, [r2, #0]
 8006a94:	b933      	cbnz	r3, 8006aa4 <_free_r+0x2c>
 8006a96:	6063      	str	r3, [r4, #4]
 8006a98:	6014      	str	r4, [r2, #0]
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006aa0:	f000 b8e2 	b.w	8006c68 <__malloc_unlock>
 8006aa4:	42a3      	cmp	r3, r4
 8006aa6:	d908      	bls.n	8006aba <_free_r+0x42>
 8006aa8:	6820      	ldr	r0, [r4, #0]
 8006aaa:	1821      	adds	r1, r4, r0
 8006aac:	428b      	cmp	r3, r1
 8006aae:	bf01      	itttt	eq
 8006ab0:	6819      	ldreq	r1, [r3, #0]
 8006ab2:	685b      	ldreq	r3, [r3, #4]
 8006ab4:	1809      	addeq	r1, r1, r0
 8006ab6:	6021      	streq	r1, [r4, #0]
 8006ab8:	e7ed      	b.n	8006a96 <_free_r+0x1e>
 8006aba:	461a      	mov	r2, r3
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	b10b      	cbz	r3, 8006ac4 <_free_r+0x4c>
 8006ac0:	42a3      	cmp	r3, r4
 8006ac2:	d9fa      	bls.n	8006aba <_free_r+0x42>
 8006ac4:	6811      	ldr	r1, [r2, #0]
 8006ac6:	1850      	adds	r0, r2, r1
 8006ac8:	42a0      	cmp	r0, r4
 8006aca:	d10b      	bne.n	8006ae4 <_free_r+0x6c>
 8006acc:	6820      	ldr	r0, [r4, #0]
 8006ace:	4401      	add	r1, r0
 8006ad0:	1850      	adds	r0, r2, r1
 8006ad2:	4283      	cmp	r3, r0
 8006ad4:	6011      	str	r1, [r2, #0]
 8006ad6:	d1e0      	bne.n	8006a9a <_free_r+0x22>
 8006ad8:	6818      	ldr	r0, [r3, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	4408      	add	r0, r1
 8006ade:	6010      	str	r0, [r2, #0]
 8006ae0:	6053      	str	r3, [r2, #4]
 8006ae2:	e7da      	b.n	8006a9a <_free_r+0x22>
 8006ae4:	d902      	bls.n	8006aec <_free_r+0x74>
 8006ae6:	230c      	movs	r3, #12
 8006ae8:	602b      	str	r3, [r5, #0]
 8006aea:	e7d6      	b.n	8006a9a <_free_r+0x22>
 8006aec:	6820      	ldr	r0, [r4, #0]
 8006aee:	1821      	adds	r1, r4, r0
 8006af0:	428b      	cmp	r3, r1
 8006af2:	bf01      	itttt	eq
 8006af4:	6819      	ldreq	r1, [r3, #0]
 8006af6:	685b      	ldreq	r3, [r3, #4]
 8006af8:	1809      	addeq	r1, r1, r0
 8006afa:	6021      	streq	r1, [r4, #0]
 8006afc:	6063      	str	r3, [r4, #4]
 8006afe:	6054      	str	r4, [r2, #4]
 8006b00:	e7cb      	b.n	8006a9a <_free_r+0x22>
 8006b02:	bd38      	pop	{r3, r4, r5, pc}
 8006b04:	20000654 	.word	0x20000654

08006b08 <malloc>:
 8006b08:	4b02      	ldr	r3, [pc, #8]	@ (8006b14 <malloc+0xc>)
 8006b0a:	4601      	mov	r1, r0
 8006b0c:	6818      	ldr	r0, [r3, #0]
 8006b0e:	f000 b825 	b.w	8006b5c <_malloc_r>
 8006b12:	bf00      	nop
 8006b14:	20000018 	.word	0x20000018

08006b18 <sbrk_aligned>:
 8006b18:	b570      	push	{r4, r5, r6, lr}
 8006b1a:	4e0f      	ldr	r6, [pc, #60]	@ (8006b58 <sbrk_aligned+0x40>)
 8006b1c:	460c      	mov	r4, r1
 8006b1e:	6831      	ldr	r1, [r6, #0]
 8006b20:	4605      	mov	r5, r0
 8006b22:	b911      	cbnz	r1, 8006b2a <sbrk_aligned+0x12>
 8006b24:	f000 fffe 	bl	8007b24 <_sbrk_r>
 8006b28:	6030      	str	r0, [r6, #0]
 8006b2a:	4621      	mov	r1, r4
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	f000 fff9 	bl	8007b24 <_sbrk_r>
 8006b32:	1c43      	adds	r3, r0, #1
 8006b34:	d103      	bne.n	8006b3e <sbrk_aligned+0x26>
 8006b36:	f04f 34ff 	mov.w	r4, #4294967295
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	bd70      	pop	{r4, r5, r6, pc}
 8006b3e:	1cc4      	adds	r4, r0, #3
 8006b40:	f024 0403 	bic.w	r4, r4, #3
 8006b44:	42a0      	cmp	r0, r4
 8006b46:	d0f8      	beq.n	8006b3a <sbrk_aligned+0x22>
 8006b48:	1a21      	subs	r1, r4, r0
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f000 ffea 	bl	8007b24 <_sbrk_r>
 8006b50:	3001      	adds	r0, #1
 8006b52:	d1f2      	bne.n	8006b3a <sbrk_aligned+0x22>
 8006b54:	e7ef      	b.n	8006b36 <sbrk_aligned+0x1e>
 8006b56:	bf00      	nop
 8006b58:	20000650 	.word	0x20000650

08006b5c <_malloc_r>:
 8006b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b60:	1ccd      	adds	r5, r1, #3
 8006b62:	f025 0503 	bic.w	r5, r5, #3
 8006b66:	3508      	adds	r5, #8
 8006b68:	2d0c      	cmp	r5, #12
 8006b6a:	bf38      	it	cc
 8006b6c:	250c      	movcc	r5, #12
 8006b6e:	2d00      	cmp	r5, #0
 8006b70:	4606      	mov	r6, r0
 8006b72:	db01      	blt.n	8006b78 <_malloc_r+0x1c>
 8006b74:	42a9      	cmp	r1, r5
 8006b76:	d904      	bls.n	8006b82 <_malloc_r+0x26>
 8006b78:	230c      	movs	r3, #12
 8006b7a:	6033      	str	r3, [r6, #0]
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c58 <_malloc_r+0xfc>
 8006b86:	f000 f869 	bl	8006c5c <__malloc_lock>
 8006b8a:	f8d8 3000 	ldr.w	r3, [r8]
 8006b8e:	461c      	mov	r4, r3
 8006b90:	bb44      	cbnz	r4, 8006be4 <_malloc_r+0x88>
 8006b92:	4629      	mov	r1, r5
 8006b94:	4630      	mov	r0, r6
 8006b96:	f7ff ffbf 	bl	8006b18 <sbrk_aligned>
 8006b9a:	1c43      	adds	r3, r0, #1
 8006b9c:	4604      	mov	r4, r0
 8006b9e:	d158      	bne.n	8006c52 <_malloc_r+0xf6>
 8006ba0:	f8d8 4000 	ldr.w	r4, [r8]
 8006ba4:	4627      	mov	r7, r4
 8006ba6:	2f00      	cmp	r7, #0
 8006ba8:	d143      	bne.n	8006c32 <_malloc_r+0xd6>
 8006baa:	2c00      	cmp	r4, #0
 8006bac:	d04b      	beq.n	8006c46 <_malloc_r+0xea>
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	4639      	mov	r1, r7
 8006bb2:	4630      	mov	r0, r6
 8006bb4:	eb04 0903 	add.w	r9, r4, r3
 8006bb8:	f000 ffb4 	bl	8007b24 <_sbrk_r>
 8006bbc:	4581      	cmp	r9, r0
 8006bbe:	d142      	bne.n	8006c46 <_malloc_r+0xea>
 8006bc0:	6821      	ldr	r1, [r4, #0]
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	1a6d      	subs	r5, r5, r1
 8006bc6:	4629      	mov	r1, r5
 8006bc8:	f7ff ffa6 	bl	8006b18 <sbrk_aligned>
 8006bcc:	3001      	adds	r0, #1
 8006bce:	d03a      	beq.n	8006c46 <_malloc_r+0xea>
 8006bd0:	6823      	ldr	r3, [r4, #0]
 8006bd2:	442b      	add	r3, r5
 8006bd4:	6023      	str	r3, [r4, #0]
 8006bd6:	f8d8 3000 	ldr.w	r3, [r8]
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	bb62      	cbnz	r2, 8006c38 <_malloc_r+0xdc>
 8006bde:	f8c8 7000 	str.w	r7, [r8]
 8006be2:	e00f      	b.n	8006c04 <_malloc_r+0xa8>
 8006be4:	6822      	ldr	r2, [r4, #0]
 8006be6:	1b52      	subs	r2, r2, r5
 8006be8:	d420      	bmi.n	8006c2c <_malloc_r+0xd0>
 8006bea:	2a0b      	cmp	r2, #11
 8006bec:	d917      	bls.n	8006c1e <_malloc_r+0xc2>
 8006bee:	1961      	adds	r1, r4, r5
 8006bf0:	42a3      	cmp	r3, r4
 8006bf2:	6025      	str	r5, [r4, #0]
 8006bf4:	bf18      	it	ne
 8006bf6:	6059      	strne	r1, [r3, #4]
 8006bf8:	6863      	ldr	r3, [r4, #4]
 8006bfa:	bf08      	it	eq
 8006bfc:	f8c8 1000 	streq.w	r1, [r8]
 8006c00:	5162      	str	r2, [r4, r5]
 8006c02:	604b      	str	r3, [r1, #4]
 8006c04:	4630      	mov	r0, r6
 8006c06:	f000 f82f 	bl	8006c68 <__malloc_unlock>
 8006c0a:	f104 000b 	add.w	r0, r4, #11
 8006c0e:	1d23      	adds	r3, r4, #4
 8006c10:	f020 0007 	bic.w	r0, r0, #7
 8006c14:	1ac2      	subs	r2, r0, r3
 8006c16:	bf1c      	itt	ne
 8006c18:	1a1b      	subne	r3, r3, r0
 8006c1a:	50a3      	strne	r3, [r4, r2]
 8006c1c:	e7af      	b.n	8006b7e <_malloc_r+0x22>
 8006c1e:	6862      	ldr	r2, [r4, #4]
 8006c20:	42a3      	cmp	r3, r4
 8006c22:	bf0c      	ite	eq
 8006c24:	f8c8 2000 	streq.w	r2, [r8]
 8006c28:	605a      	strne	r2, [r3, #4]
 8006c2a:	e7eb      	b.n	8006c04 <_malloc_r+0xa8>
 8006c2c:	4623      	mov	r3, r4
 8006c2e:	6864      	ldr	r4, [r4, #4]
 8006c30:	e7ae      	b.n	8006b90 <_malloc_r+0x34>
 8006c32:	463c      	mov	r4, r7
 8006c34:	687f      	ldr	r7, [r7, #4]
 8006c36:	e7b6      	b.n	8006ba6 <_malloc_r+0x4a>
 8006c38:	461a      	mov	r2, r3
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	42a3      	cmp	r3, r4
 8006c3e:	d1fb      	bne.n	8006c38 <_malloc_r+0xdc>
 8006c40:	2300      	movs	r3, #0
 8006c42:	6053      	str	r3, [r2, #4]
 8006c44:	e7de      	b.n	8006c04 <_malloc_r+0xa8>
 8006c46:	230c      	movs	r3, #12
 8006c48:	4630      	mov	r0, r6
 8006c4a:	6033      	str	r3, [r6, #0]
 8006c4c:	f000 f80c 	bl	8006c68 <__malloc_unlock>
 8006c50:	e794      	b.n	8006b7c <_malloc_r+0x20>
 8006c52:	6005      	str	r5, [r0, #0]
 8006c54:	e7d6      	b.n	8006c04 <_malloc_r+0xa8>
 8006c56:	bf00      	nop
 8006c58:	20000654 	.word	0x20000654

08006c5c <__malloc_lock>:
 8006c5c:	4801      	ldr	r0, [pc, #4]	@ (8006c64 <__malloc_lock+0x8>)
 8006c5e:	f7ff b890 	b.w	8005d82 <__retarget_lock_acquire_recursive>
 8006c62:	bf00      	nop
 8006c64:	2000064c 	.word	0x2000064c

08006c68 <__malloc_unlock>:
 8006c68:	4801      	ldr	r0, [pc, #4]	@ (8006c70 <__malloc_unlock+0x8>)
 8006c6a:	f7ff b88b 	b.w	8005d84 <__retarget_lock_release_recursive>
 8006c6e:	bf00      	nop
 8006c70:	2000064c 	.word	0x2000064c

08006c74 <_Balloc>:
 8006c74:	b570      	push	{r4, r5, r6, lr}
 8006c76:	69c6      	ldr	r6, [r0, #28]
 8006c78:	4604      	mov	r4, r0
 8006c7a:	460d      	mov	r5, r1
 8006c7c:	b976      	cbnz	r6, 8006c9c <_Balloc+0x28>
 8006c7e:	2010      	movs	r0, #16
 8006c80:	f7ff ff42 	bl	8006b08 <malloc>
 8006c84:	4602      	mov	r2, r0
 8006c86:	61e0      	str	r0, [r4, #28]
 8006c88:	b920      	cbnz	r0, 8006c94 <_Balloc+0x20>
 8006c8a:	216b      	movs	r1, #107	@ 0x6b
 8006c8c:	4b17      	ldr	r3, [pc, #92]	@ (8006cec <_Balloc+0x78>)
 8006c8e:	4818      	ldr	r0, [pc, #96]	@ (8006cf0 <_Balloc+0x7c>)
 8006c90:	f000 ff58 	bl	8007b44 <__assert_func>
 8006c94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c98:	6006      	str	r6, [r0, #0]
 8006c9a:	60c6      	str	r6, [r0, #12]
 8006c9c:	69e6      	ldr	r6, [r4, #28]
 8006c9e:	68f3      	ldr	r3, [r6, #12]
 8006ca0:	b183      	cbz	r3, 8006cc4 <_Balloc+0x50>
 8006ca2:	69e3      	ldr	r3, [r4, #28]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006caa:	b9b8      	cbnz	r0, 8006cdc <_Balloc+0x68>
 8006cac:	2101      	movs	r1, #1
 8006cae:	fa01 f605 	lsl.w	r6, r1, r5
 8006cb2:	1d72      	adds	r2, r6, #5
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	0092      	lsls	r2, r2, #2
 8006cb8:	f000 ff62 	bl	8007b80 <_calloc_r>
 8006cbc:	b160      	cbz	r0, 8006cd8 <_Balloc+0x64>
 8006cbe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cc2:	e00e      	b.n	8006ce2 <_Balloc+0x6e>
 8006cc4:	2221      	movs	r2, #33	@ 0x21
 8006cc6:	2104      	movs	r1, #4
 8006cc8:	4620      	mov	r0, r4
 8006cca:	f000 ff59 	bl	8007b80 <_calloc_r>
 8006cce:	69e3      	ldr	r3, [r4, #28]
 8006cd0:	60f0      	str	r0, [r6, #12]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d1e4      	bne.n	8006ca2 <_Balloc+0x2e>
 8006cd8:	2000      	movs	r0, #0
 8006cda:	bd70      	pop	{r4, r5, r6, pc}
 8006cdc:	6802      	ldr	r2, [r0, #0]
 8006cde:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ce8:	e7f7      	b.n	8006cda <_Balloc+0x66>
 8006cea:	bf00      	nop
 8006cec:	080084f0 	.word	0x080084f0
 8006cf0:	08008570 	.word	0x08008570

08006cf4 <_Bfree>:
 8006cf4:	b570      	push	{r4, r5, r6, lr}
 8006cf6:	69c6      	ldr	r6, [r0, #28]
 8006cf8:	4605      	mov	r5, r0
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	b976      	cbnz	r6, 8006d1c <_Bfree+0x28>
 8006cfe:	2010      	movs	r0, #16
 8006d00:	f7ff ff02 	bl	8006b08 <malloc>
 8006d04:	4602      	mov	r2, r0
 8006d06:	61e8      	str	r0, [r5, #28]
 8006d08:	b920      	cbnz	r0, 8006d14 <_Bfree+0x20>
 8006d0a:	218f      	movs	r1, #143	@ 0x8f
 8006d0c:	4b08      	ldr	r3, [pc, #32]	@ (8006d30 <_Bfree+0x3c>)
 8006d0e:	4809      	ldr	r0, [pc, #36]	@ (8006d34 <_Bfree+0x40>)
 8006d10:	f000 ff18 	bl	8007b44 <__assert_func>
 8006d14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d18:	6006      	str	r6, [r0, #0]
 8006d1a:	60c6      	str	r6, [r0, #12]
 8006d1c:	b13c      	cbz	r4, 8006d2e <_Bfree+0x3a>
 8006d1e:	69eb      	ldr	r3, [r5, #28]
 8006d20:	6862      	ldr	r2, [r4, #4]
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d28:	6021      	str	r1, [r4, #0]
 8006d2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d2e:	bd70      	pop	{r4, r5, r6, pc}
 8006d30:	080084f0 	.word	0x080084f0
 8006d34:	08008570 	.word	0x08008570

08006d38 <__multadd>:
 8006d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d3c:	4607      	mov	r7, r0
 8006d3e:	460c      	mov	r4, r1
 8006d40:	461e      	mov	r6, r3
 8006d42:	2000      	movs	r0, #0
 8006d44:	690d      	ldr	r5, [r1, #16]
 8006d46:	f101 0c14 	add.w	ip, r1, #20
 8006d4a:	f8dc 3000 	ldr.w	r3, [ip]
 8006d4e:	3001      	adds	r0, #1
 8006d50:	b299      	uxth	r1, r3
 8006d52:	fb02 6101 	mla	r1, r2, r1, r6
 8006d56:	0c1e      	lsrs	r6, r3, #16
 8006d58:	0c0b      	lsrs	r3, r1, #16
 8006d5a:	fb02 3306 	mla	r3, r2, r6, r3
 8006d5e:	b289      	uxth	r1, r1
 8006d60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d64:	4285      	cmp	r5, r0
 8006d66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d6a:	f84c 1b04 	str.w	r1, [ip], #4
 8006d6e:	dcec      	bgt.n	8006d4a <__multadd+0x12>
 8006d70:	b30e      	cbz	r6, 8006db6 <__multadd+0x7e>
 8006d72:	68a3      	ldr	r3, [r4, #8]
 8006d74:	42ab      	cmp	r3, r5
 8006d76:	dc19      	bgt.n	8006dac <__multadd+0x74>
 8006d78:	6861      	ldr	r1, [r4, #4]
 8006d7a:	4638      	mov	r0, r7
 8006d7c:	3101      	adds	r1, #1
 8006d7e:	f7ff ff79 	bl	8006c74 <_Balloc>
 8006d82:	4680      	mov	r8, r0
 8006d84:	b928      	cbnz	r0, 8006d92 <__multadd+0x5a>
 8006d86:	4602      	mov	r2, r0
 8006d88:	21ba      	movs	r1, #186	@ 0xba
 8006d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8006dbc <__multadd+0x84>)
 8006d8c:	480c      	ldr	r0, [pc, #48]	@ (8006dc0 <__multadd+0x88>)
 8006d8e:	f000 fed9 	bl	8007b44 <__assert_func>
 8006d92:	6922      	ldr	r2, [r4, #16]
 8006d94:	f104 010c 	add.w	r1, r4, #12
 8006d98:	3202      	adds	r2, #2
 8006d9a:	0092      	lsls	r2, r2, #2
 8006d9c:	300c      	adds	r0, #12
 8006d9e:	f7ff f800 	bl	8005da2 <memcpy>
 8006da2:	4621      	mov	r1, r4
 8006da4:	4638      	mov	r0, r7
 8006da6:	f7ff ffa5 	bl	8006cf4 <_Bfree>
 8006daa:	4644      	mov	r4, r8
 8006dac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006db0:	3501      	adds	r5, #1
 8006db2:	615e      	str	r6, [r3, #20]
 8006db4:	6125      	str	r5, [r4, #16]
 8006db6:	4620      	mov	r0, r4
 8006db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dbc:	0800855f 	.word	0x0800855f
 8006dc0:	08008570 	.word	0x08008570

08006dc4 <__hi0bits>:
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006dca:	bf3a      	itte	cc
 8006dcc:	0403      	lslcc	r3, r0, #16
 8006dce:	2010      	movcc	r0, #16
 8006dd0:	2000      	movcs	r0, #0
 8006dd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dd6:	bf3c      	itt	cc
 8006dd8:	021b      	lslcc	r3, r3, #8
 8006dda:	3008      	addcc	r0, #8
 8006ddc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006de0:	bf3c      	itt	cc
 8006de2:	011b      	lslcc	r3, r3, #4
 8006de4:	3004      	addcc	r0, #4
 8006de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dea:	bf3c      	itt	cc
 8006dec:	009b      	lslcc	r3, r3, #2
 8006dee:	3002      	addcc	r0, #2
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	db05      	blt.n	8006e00 <__hi0bits+0x3c>
 8006df4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006df8:	f100 0001 	add.w	r0, r0, #1
 8006dfc:	bf08      	it	eq
 8006dfe:	2020      	moveq	r0, #32
 8006e00:	4770      	bx	lr

08006e02 <__lo0bits>:
 8006e02:	6803      	ldr	r3, [r0, #0]
 8006e04:	4602      	mov	r2, r0
 8006e06:	f013 0007 	ands.w	r0, r3, #7
 8006e0a:	d00b      	beq.n	8006e24 <__lo0bits+0x22>
 8006e0c:	07d9      	lsls	r1, r3, #31
 8006e0e:	d421      	bmi.n	8006e54 <__lo0bits+0x52>
 8006e10:	0798      	lsls	r0, r3, #30
 8006e12:	bf49      	itett	mi
 8006e14:	085b      	lsrmi	r3, r3, #1
 8006e16:	089b      	lsrpl	r3, r3, #2
 8006e18:	2001      	movmi	r0, #1
 8006e1a:	6013      	strmi	r3, [r2, #0]
 8006e1c:	bf5c      	itt	pl
 8006e1e:	2002      	movpl	r0, #2
 8006e20:	6013      	strpl	r3, [r2, #0]
 8006e22:	4770      	bx	lr
 8006e24:	b299      	uxth	r1, r3
 8006e26:	b909      	cbnz	r1, 8006e2c <__lo0bits+0x2a>
 8006e28:	2010      	movs	r0, #16
 8006e2a:	0c1b      	lsrs	r3, r3, #16
 8006e2c:	b2d9      	uxtb	r1, r3
 8006e2e:	b909      	cbnz	r1, 8006e34 <__lo0bits+0x32>
 8006e30:	3008      	adds	r0, #8
 8006e32:	0a1b      	lsrs	r3, r3, #8
 8006e34:	0719      	lsls	r1, r3, #28
 8006e36:	bf04      	itt	eq
 8006e38:	091b      	lsreq	r3, r3, #4
 8006e3a:	3004      	addeq	r0, #4
 8006e3c:	0799      	lsls	r1, r3, #30
 8006e3e:	bf04      	itt	eq
 8006e40:	089b      	lsreq	r3, r3, #2
 8006e42:	3002      	addeq	r0, #2
 8006e44:	07d9      	lsls	r1, r3, #31
 8006e46:	d403      	bmi.n	8006e50 <__lo0bits+0x4e>
 8006e48:	085b      	lsrs	r3, r3, #1
 8006e4a:	f100 0001 	add.w	r0, r0, #1
 8006e4e:	d003      	beq.n	8006e58 <__lo0bits+0x56>
 8006e50:	6013      	str	r3, [r2, #0]
 8006e52:	4770      	bx	lr
 8006e54:	2000      	movs	r0, #0
 8006e56:	4770      	bx	lr
 8006e58:	2020      	movs	r0, #32
 8006e5a:	4770      	bx	lr

08006e5c <__i2b>:
 8006e5c:	b510      	push	{r4, lr}
 8006e5e:	460c      	mov	r4, r1
 8006e60:	2101      	movs	r1, #1
 8006e62:	f7ff ff07 	bl	8006c74 <_Balloc>
 8006e66:	4602      	mov	r2, r0
 8006e68:	b928      	cbnz	r0, 8006e76 <__i2b+0x1a>
 8006e6a:	f240 1145 	movw	r1, #325	@ 0x145
 8006e6e:	4b04      	ldr	r3, [pc, #16]	@ (8006e80 <__i2b+0x24>)
 8006e70:	4804      	ldr	r0, [pc, #16]	@ (8006e84 <__i2b+0x28>)
 8006e72:	f000 fe67 	bl	8007b44 <__assert_func>
 8006e76:	2301      	movs	r3, #1
 8006e78:	6144      	str	r4, [r0, #20]
 8006e7a:	6103      	str	r3, [r0, #16]
 8006e7c:	bd10      	pop	{r4, pc}
 8006e7e:	bf00      	nop
 8006e80:	0800855f 	.word	0x0800855f
 8006e84:	08008570 	.word	0x08008570

08006e88 <__multiply>:
 8006e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8c:	4617      	mov	r7, r2
 8006e8e:	690a      	ldr	r2, [r1, #16]
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	4689      	mov	r9, r1
 8006e94:	429a      	cmp	r2, r3
 8006e96:	bfa2      	ittt	ge
 8006e98:	463b      	movge	r3, r7
 8006e9a:	460f      	movge	r7, r1
 8006e9c:	4699      	movge	r9, r3
 8006e9e:	693d      	ldr	r5, [r7, #16]
 8006ea0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	6879      	ldr	r1, [r7, #4]
 8006ea8:	eb05 060a 	add.w	r6, r5, sl
 8006eac:	42b3      	cmp	r3, r6
 8006eae:	b085      	sub	sp, #20
 8006eb0:	bfb8      	it	lt
 8006eb2:	3101      	addlt	r1, #1
 8006eb4:	f7ff fede 	bl	8006c74 <_Balloc>
 8006eb8:	b930      	cbnz	r0, 8006ec8 <__multiply+0x40>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006ec0:	4b40      	ldr	r3, [pc, #256]	@ (8006fc4 <__multiply+0x13c>)
 8006ec2:	4841      	ldr	r0, [pc, #260]	@ (8006fc8 <__multiply+0x140>)
 8006ec4:	f000 fe3e 	bl	8007b44 <__assert_func>
 8006ec8:	f100 0414 	add.w	r4, r0, #20
 8006ecc:	4623      	mov	r3, r4
 8006ece:	2200      	movs	r2, #0
 8006ed0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006ed4:	4573      	cmp	r3, lr
 8006ed6:	d320      	bcc.n	8006f1a <__multiply+0x92>
 8006ed8:	f107 0814 	add.w	r8, r7, #20
 8006edc:	f109 0114 	add.w	r1, r9, #20
 8006ee0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006ee4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006ee8:	9302      	str	r3, [sp, #8]
 8006eea:	1beb      	subs	r3, r5, r7
 8006eec:	3b15      	subs	r3, #21
 8006eee:	f023 0303 	bic.w	r3, r3, #3
 8006ef2:	3304      	adds	r3, #4
 8006ef4:	3715      	adds	r7, #21
 8006ef6:	42bd      	cmp	r5, r7
 8006ef8:	bf38      	it	cc
 8006efa:	2304      	movcc	r3, #4
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	9b02      	ldr	r3, [sp, #8]
 8006f00:	9103      	str	r1, [sp, #12]
 8006f02:	428b      	cmp	r3, r1
 8006f04:	d80c      	bhi.n	8006f20 <__multiply+0x98>
 8006f06:	2e00      	cmp	r6, #0
 8006f08:	dd03      	ble.n	8006f12 <__multiply+0x8a>
 8006f0a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d055      	beq.n	8006fbe <__multiply+0x136>
 8006f12:	6106      	str	r6, [r0, #16]
 8006f14:	b005      	add	sp, #20
 8006f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f1a:	f843 2b04 	str.w	r2, [r3], #4
 8006f1e:	e7d9      	b.n	8006ed4 <__multiply+0x4c>
 8006f20:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f24:	f1ba 0f00 	cmp.w	sl, #0
 8006f28:	d01f      	beq.n	8006f6a <__multiply+0xe2>
 8006f2a:	46c4      	mov	ip, r8
 8006f2c:	46a1      	mov	r9, r4
 8006f2e:	2700      	movs	r7, #0
 8006f30:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006f34:	f8d9 3000 	ldr.w	r3, [r9]
 8006f38:	fa1f fb82 	uxth.w	fp, r2
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f42:	443b      	add	r3, r7
 8006f44:	f8d9 7000 	ldr.w	r7, [r9]
 8006f48:	0c12      	lsrs	r2, r2, #16
 8006f4a:	0c3f      	lsrs	r7, r7, #16
 8006f4c:	fb0a 7202 	mla	r2, sl, r2, r7
 8006f50:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f5a:	4565      	cmp	r5, ip
 8006f5c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006f60:	f849 3b04 	str.w	r3, [r9], #4
 8006f64:	d8e4      	bhi.n	8006f30 <__multiply+0xa8>
 8006f66:	9b01      	ldr	r3, [sp, #4]
 8006f68:	50e7      	str	r7, [r4, r3]
 8006f6a:	9b03      	ldr	r3, [sp, #12]
 8006f6c:	3104      	adds	r1, #4
 8006f6e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f72:	f1b9 0f00 	cmp.w	r9, #0
 8006f76:	d020      	beq.n	8006fba <__multiply+0x132>
 8006f78:	4647      	mov	r7, r8
 8006f7a:	46a4      	mov	ip, r4
 8006f7c:	f04f 0a00 	mov.w	sl, #0
 8006f80:	6823      	ldr	r3, [r4, #0]
 8006f82:	f8b7 b000 	ldrh.w	fp, [r7]
 8006f86:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	fb09 220b 	mla	r2, r9, fp, r2
 8006f90:	4452      	add	r2, sl
 8006f92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f96:	f84c 3b04 	str.w	r3, [ip], #4
 8006f9a:	f857 3b04 	ldr.w	r3, [r7], #4
 8006f9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fa2:	f8bc 3000 	ldrh.w	r3, [ip]
 8006fa6:	42bd      	cmp	r5, r7
 8006fa8:	fb09 330a 	mla	r3, r9, sl, r3
 8006fac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006fb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fb4:	d8e5      	bhi.n	8006f82 <__multiply+0xfa>
 8006fb6:	9a01      	ldr	r2, [sp, #4]
 8006fb8:	50a3      	str	r3, [r4, r2]
 8006fba:	3404      	adds	r4, #4
 8006fbc:	e79f      	b.n	8006efe <__multiply+0x76>
 8006fbe:	3e01      	subs	r6, #1
 8006fc0:	e7a1      	b.n	8006f06 <__multiply+0x7e>
 8006fc2:	bf00      	nop
 8006fc4:	0800855f 	.word	0x0800855f
 8006fc8:	08008570 	.word	0x08008570

08006fcc <__pow5mult>:
 8006fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fd0:	4615      	mov	r5, r2
 8006fd2:	f012 0203 	ands.w	r2, r2, #3
 8006fd6:	4607      	mov	r7, r0
 8006fd8:	460e      	mov	r6, r1
 8006fda:	d007      	beq.n	8006fec <__pow5mult+0x20>
 8006fdc:	4c25      	ldr	r4, [pc, #148]	@ (8007074 <__pow5mult+0xa8>)
 8006fde:	3a01      	subs	r2, #1
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006fe6:	f7ff fea7 	bl	8006d38 <__multadd>
 8006fea:	4606      	mov	r6, r0
 8006fec:	10ad      	asrs	r5, r5, #2
 8006fee:	d03d      	beq.n	800706c <__pow5mult+0xa0>
 8006ff0:	69fc      	ldr	r4, [r7, #28]
 8006ff2:	b97c      	cbnz	r4, 8007014 <__pow5mult+0x48>
 8006ff4:	2010      	movs	r0, #16
 8006ff6:	f7ff fd87 	bl	8006b08 <malloc>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	61f8      	str	r0, [r7, #28]
 8006ffe:	b928      	cbnz	r0, 800700c <__pow5mult+0x40>
 8007000:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007004:	4b1c      	ldr	r3, [pc, #112]	@ (8007078 <__pow5mult+0xac>)
 8007006:	481d      	ldr	r0, [pc, #116]	@ (800707c <__pow5mult+0xb0>)
 8007008:	f000 fd9c 	bl	8007b44 <__assert_func>
 800700c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007010:	6004      	str	r4, [r0, #0]
 8007012:	60c4      	str	r4, [r0, #12]
 8007014:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007018:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800701c:	b94c      	cbnz	r4, 8007032 <__pow5mult+0x66>
 800701e:	f240 2171 	movw	r1, #625	@ 0x271
 8007022:	4638      	mov	r0, r7
 8007024:	f7ff ff1a 	bl	8006e5c <__i2b>
 8007028:	2300      	movs	r3, #0
 800702a:	4604      	mov	r4, r0
 800702c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007030:	6003      	str	r3, [r0, #0]
 8007032:	f04f 0900 	mov.w	r9, #0
 8007036:	07eb      	lsls	r3, r5, #31
 8007038:	d50a      	bpl.n	8007050 <__pow5mult+0x84>
 800703a:	4631      	mov	r1, r6
 800703c:	4622      	mov	r2, r4
 800703e:	4638      	mov	r0, r7
 8007040:	f7ff ff22 	bl	8006e88 <__multiply>
 8007044:	4680      	mov	r8, r0
 8007046:	4631      	mov	r1, r6
 8007048:	4638      	mov	r0, r7
 800704a:	f7ff fe53 	bl	8006cf4 <_Bfree>
 800704e:	4646      	mov	r6, r8
 8007050:	106d      	asrs	r5, r5, #1
 8007052:	d00b      	beq.n	800706c <__pow5mult+0xa0>
 8007054:	6820      	ldr	r0, [r4, #0]
 8007056:	b938      	cbnz	r0, 8007068 <__pow5mult+0x9c>
 8007058:	4622      	mov	r2, r4
 800705a:	4621      	mov	r1, r4
 800705c:	4638      	mov	r0, r7
 800705e:	f7ff ff13 	bl	8006e88 <__multiply>
 8007062:	6020      	str	r0, [r4, #0]
 8007064:	f8c0 9000 	str.w	r9, [r0]
 8007068:	4604      	mov	r4, r0
 800706a:	e7e4      	b.n	8007036 <__pow5mult+0x6a>
 800706c:	4630      	mov	r0, r6
 800706e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007072:	bf00      	nop
 8007074:	08008620 	.word	0x08008620
 8007078:	080084f0 	.word	0x080084f0
 800707c:	08008570 	.word	0x08008570

08007080 <__lshift>:
 8007080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007084:	460c      	mov	r4, r1
 8007086:	4607      	mov	r7, r0
 8007088:	4691      	mov	r9, r2
 800708a:	6923      	ldr	r3, [r4, #16]
 800708c:	6849      	ldr	r1, [r1, #4]
 800708e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007092:	68a3      	ldr	r3, [r4, #8]
 8007094:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007098:	f108 0601 	add.w	r6, r8, #1
 800709c:	42b3      	cmp	r3, r6
 800709e:	db0b      	blt.n	80070b8 <__lshift+0x38>
 80070a0:	4638      	mov	r0, r7
 80070a2:	f7ff fde7 	bl	8006c74 <_Balloc>
 80070a6:	4605      	mov	r5, r0
 80070a8:	b948      	cbnz	r0, 80070be <__lshift+0x3e>
 80070aa:	4602      	mov	r2, r0
 80070ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80070b0:	4b27      	ldr	r3, [pc, #156]	@ (8007150 <__lshift+0xd0>)
 80070b2:	4828      	ldr	r0, [pc, #160]	@ (8007154 <__lshift+0xd4>)
 80070b4:	f000 fd46 	bl	8007b44 <__assert_func>
 80070b8:	3101      	adds	r1, #1
 80070ba:	005b      	lsls	r3, r3, #1
 80070bc:	e7ee      	b.n	800709c <__lshift+0x1c>
 80070be:	2300      	movs	r3, #0
 80070c0:	f100 0114 	add.w	r1, r0, #20
 80070c4:	f100 0210 	add.w	r2, r0, #16
 80070c8:	4618      	mov	r0, r3
 80070ca:	4553      	cmp	r3, sl
 80070cc:	db33      	blt.n	8007136 <__lshift+0xb6>
 80070ce:	6920      	ldr	r0, [r4, #16]
 80070d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070d4:	f104 0314 	add.w	r3, r4, #20
 80070d8:	f019 091f 	ands.w	r9, r9, #31
 80070dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80070e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80070e4:	d02b      	beq.n	800713e <__lshift+0xbe>
 80070e6:	468a      	mov	sl, r1
 80070e8:	2200      	movs	r2, #0
 80070ea:	f1c9 0e20 	rsb	lr, r9, #32
 80070ee:	6818      	ldr	r0, [r3, #0]
 80070f0:	fa00 f009 	lsl.w	r0, r0, r9
 80070f4:	4310      	orrs	r0, r2
 80070f6:	f84a 0b04 	str.w	r0, [sl], #4
 80070fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80070fe:	459c      	cmp	ip, r3
 8007100:	fa22 f20e 	lsr.w	r2, r2, lr
 8007104:	d8f3      	bhi.n	80070ee <__lshift+0x6e>
 8007106:	ebac 0304 	sub.w	r3, ip, r4
 800710a:	3b15      	subs	r3, #21
 800710c:	f023 0303 	bic.w	r3, r3, #3
 8007110:	3304      	adds	r3, #4
 8007112:	f104 0015 	add.w	r0, r4, #21
 8007116:	4560      	cmp	r0, ip
 8007118:	bf88      	it	hi
 800711a:	2304      	movhi	r3, #4
 800711c:	50ca      	str	r2, [r1, r3]
 800711e:	b10a      	cbz	r2, 8007124 <__lshift+0xa4>
 8007120:	f108 0602 	add.w	r6, r8, #2
 8007124:	3e01      	subs	r6, #1
 8007126:	4638      	mov	r0, r7
 8007128:	4621      	mov	r1, r4
 800712a:	612e      	str	r6, [r5, #16]
 800712c:	f7ff fde2 	bl	8006cf4 <_Bfree>
 8007130:	4628      	mov	r0, r5
 8007132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007136:	f842 0f04 	str.w	r0, [r2, #4]!
 800713a:	3301      	adds	r3, #1
 800713c:	e7c5      	b.n	80070ca <__lshift+0x4a>
 800713e:	3904      	subs	r1, #4
 8007140:	f853 2b04 	ldr.w	r2, [r3], #4
 8007144:	459c      	cmp	ip, r3
 8007146:	f841 2f04 	str.w	r2, [r1, #4]!
 800714a:	d8f9      	bhi.n	8007140 <__lshift+0xc0>
 800714c:	e7ea      	b.n	8007124 <__lshift+0xa4>
 800714e:	bf00      	nop
 8007150:	0800855f 	.word	0x0800855f
 8007154:	08008570 	.word	0x08008570

08007158 <__mcmp>:
 8007158:	4603      	mov	r3, r0
 800715a:	690a      	ldr	r2, [r1, #16]
 800715c:	6900      	ldr	r0, [r0, #16]
 800715e:	b530      	push	{r4, r5, lr}
 8007160:	1a80      	subs	r0, r0, r2
 8007162:	d10e      	bne.n	8007182 <__mcmp+0x2a>
 8007164:	3314      	adds	r3, #20
 8007166:	3114      	adds	r1, #20
 8007168:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800716c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007170:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007174:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007178:	4295      	cmp	r5, r2
 800717a:	d003      	beq.n	8007184 <__mcmp+0x2c>
 800717c:	d205      	bcs.n	800718a <__mcmp+0x32>
 800717e:	f04f 30ff 	mov.w	r0, #4294967295
 8007182:	bd30      	pop	{r4, r5, pc}
 8007184:	42a3      	cmp	r3, r4
 8007186:	d3f3      	bcc.n	8007170 <__mcmp+0x18>
 8007188:	e7fb      	b.n	8007182 <__mcmp+0x2a>
 800718a:	2001      	movs	r0, #1
 800718c:	e7f9      	b.n	8007182 <__mcmp+0x2a>
	...

08007190 <__mdiff>:
 8007190:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007194:	4689      	mov	r9, r1
 8007196:	4606      	mov	r6, r0
 8007198:	4611      	mov	r1, r2
 800719a:	4648      	mov	r0, r9
 800719c:	4614      	mov	r4, r2
 800719e:	f7ff ffdb 	bl	8007158 <__mcmp>
 80071a2:	1e05      	subs	r5, r0, #0
 80071a4:	d112      	bne.n	80071cc <__mdiff+0x3c>
 80071a6:	4629      	mov	r1, r5
 80071a8:	4630      	mov	r0, r6
 80071aa:	f7ff fd63 	bl	8006c74 <_Balloc>
 80071ae:	4602      	mov	r2, r0
 80071b0:	b928      	cbnz	r0, 80071be <__mdiff+0x2e>
 80071b2:	f240 2137 	movw	r1, #567	@ 0x237
 80071b6:	4b3e      	ldr	r3, [pc, #248]	@ (80072b0 <__mdiff+0x120>)
 80071b8:	483e      	ldr	r0, [pc, #248]	@ (80072b4 <__mdiff+0x124>)
 80071ba:	f000 fcc3 	bl	8007b44 <__assert_func>
 80071be:	2301      	movs	r3, #1
 80071c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80071c4:	4610      	mov	r0, r2
 80071c6:	b003      	add	sp, #12
 80071c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071cc:	bfbc      	itt	lt
 80071ce:	464b      	movlt	r3, r9
 80071d0:	46a1      	movlt	r9, r4
 80071d2:	4630      	mov	r0, r6
 80071d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80071d8:	bfba      	itte	lt
 80071da:	461c      	movlt	r4, r3
 80071dc:	2501      	movlt	r5, #1
 80071de:	2500      	movge	r5, #0
 80071e0:	f7ff fd48 	bl	8006c74 <_Balloc>
 80071e4:	4602      	mov	r2, r0
 80071e6:	b918      	cbnz	r0, 80071f0 <__mdiff+0x60>
 80071e8:	f240 2145 	movw	r1, #581	@ 0x245
 80071ec:	4b30      	ldr	r3, [pc, #192]	@ (80072b0 <__mdiff+0x120>)
 80071ee:	e7e3      	b.n	80071b8 <__mdiff+0x28>
 80071f0:	f100 0b14 	add.w	fp, r0, #20
 80071f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80071f8:	f109 0310 	add.w	r3, r9, #16
 80071fc:	60c5      	str	r5, [r0, #12]
 80071fe:	f04f 0c00 	mov.w	ip, #0
 8007202:	f109 0514 	add.w	r5, r9, #20
 8007206:	46d9      	mov	r9, fp
 8007208:	6926      	ldr	r6, [r4, #16]
 800720a:	f104 0e14 	add.w	lr, r4, #20
 800720e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007212:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007216:	9301      	str	r3, [sp, #4]
 8007218:	9b01      	ldr	r3, [sp, #4]
 800721a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800721e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007222:	b281      	uxth	r1, r0
 8007224:	9301      	str	r3, [sp, #4]
 8007226:	fa1f f38a 	uxth.w	r3, sl
 800722a:	1a5b      	subs	r3, r3, r1
 800722c:	0c00      	lsrs	r0, r0, #16
 800722e:	4463      	add	r3, ip
 8007230:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007234:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007238:	b29b      	uxth	r3, r3
 800723a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800723e:	4576      	cmp	r6, lr
 8007240:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007244:	f849 3b04 	str.w	r3, [r9], #4
 8007248:	d8e6      	bhi.n	8007218 <__mdiff+0x88>
 800724a:	1b33      	subs	r3, r6, r4
 800724c:	3b15      	subs	r3, #21
 800724e:	f023 0303 	bic.w	r3, r3, #3
 8007252:	3415      	adds	r4, #21
 8007254:	3304      	adds	r3, #4
 8007256:	42a6      	cmp	r6, r4
 8007258:	bf38      	it	cc
 800725a:	2304      	movcc	r3, #4
 800725c:	441d      	add	r5, r3
 800725e:	445b      	add	r3, fp
 8007260:	461e      	mov	r6, r3
 8007262:	462c      	mov	r4, r5
 8007264:	4544      	cmp	r4, r8
 8007266:	d30e      	bcc.n	8007286 <__mdiff+0xf6>
 8007268:	f108 0103 	add.w	r1, r8, #3
 800726c:	1b49      	subs	r1, r1, r5
 800726e:	f021 0103 	bic.w	r1, r1, #3
 8007272:	3d03      	subs	r5, #3
 8007274:	45a8      	cmp	r8, r5
 8007276:	bf38      	it	cc
 8007278:	2100      	movcc	r1, #0
 800727a:	440b      	add	r3, r1
 800727c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007280:	b199      	cbz	r1, 80072aa <__mdiff+0x11a>
 8007282:	6117      	str	r7, [r2, #16]
 8007284:	e79e      	b.n	80071c4 <__mdiff+0x34>
 8007286:	46e6      	mov	lr, ip
 8007288:	f854 1b04 	ldr.w	r1, [r4], #4
 800728c:	fa1f fc81 	uxth.w	ip, r1
 8007290:	44f4      	add	ip, lr
 8007292:	0c08      	lsrs	r0, r1, #16
 8007294:	4471      	add	r1, lr
 8007296:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800729a:	b289      	uxth	r1, r1
 800729c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80072a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072a4:	f846 1b04 	str.w	r1, [r6], #4
 80072a8:	e7dc      	b.n	8007264 <__mdiff+0xd4>
 80072aa:	3f01      	subs	r7, #1
 80072ac:	e7e6      	b.n	800727c <__mdiff+0xec>
 80072ae:	bf00      	nop
 80072b0:	0800855f 	.word	0x0800855f
 80072b4:	08008570 	.word	0x08008570

080072b8 <__d2b>:
 80072b8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80072bc:	2101      	movs	r1, #1
 80072be:	4690      	mov	r8, r2
 80072c0:	4699      	mov	r9, r3
 80072c2:	9e08      	ldr	r6, [sp, #32]
 80072c4:	f7ff fcd6 	bl	8006c74 <_Balloc>
 80072c8:	4604      	mov	r4, r0
 80072ca:	b930      	cbnz	r0, 80072da <__d2b+0x22>
 80072cc:	4602      	mov	r2, r0
 80072ce:	f240 310f 	movw	r1, #783	@ 0x30f
 80072d2:	4b23      	ldr	r3, [pc, #140]	@ (8007360 <__d2b+0xa8>)
 80072d4:	4823      	ldr	r0, [pc, #140]	@ (8007364 <__d2b+0xac>)
 80072d6:	f000 fc35 	bl	8007b44 <__assert_func>
 80072da:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80072de:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072e2:	b10d      	cbz	r5, 80072e8 <__d2b+0x30>
 80072e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072e8:	9301      	str	r3, [sp, #4]
 80072ea:	f1b8 0300 	subs.w	r3, r8, #0
 80072ee:	d024      	beq.n	800733a <__d2b+0x82>
 80072f0:	4668      	mov	r0, sp
 80072f2:	9300      	str	r3, [sp, #0]
 80072f4:	f7ff fd85 	bl	8006e02 <__lo0bits>
 80072f8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80072fc:	b1d8      	cbz	r0, 8007336 <__d2b+0x7e>
 80072fe:	f1c0 0320 	rsb	r3, r0, #32
 8007302:	fa02 f303 	lsl.w	r3, r2, r3
 8007306:	430b      	orrs	r3, r1
 8007308:	40c2      	lsrs	r2, r0
 800730a:	6163      	str	r3, [r4, #20]
 800730c:	9201      	str	r2, [sp, #4]
 800730e:	9b01      	ldr	r3, [sp, #4]
 8007310:	2b00      	cmp	r3, #0
 8007312:	bf0c      	ite	eq
 8007314:	2201      	moveq	r2, #1
 8007316:	2202      	movne	r2, #2
 8007318:	61a3      	str	r3, [r4, #24]
 800731a:	6122      	str	r2, [r4, #16]
 800731c:	b1ad      	cbz	r5, 800734a <__d2b+0x92>
 800731e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007322:	4405      	add	r5, r0
 8007324:	6035      	str	r5, [r6, #0]
 8007326:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800732a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800732c:	6018      	str	r0, [r3, #0]
 800732e:	4620      	mov	r0, r4
 8007330:	b002      	add	sp, #8
 8007332:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007336:	6161      	str	r1, [r4, #20]
 8007338:	e7e9      	b.n	800730e <__d2b+0x56>
 800733a:	a801      	add	r0, sp, #4
 800733c:	f7ff fd61 	bl	8006e02 <__lo0bits>
 8007340:	9b01      	ldr	r3, [sp, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	6163      	str	r3, [r4, #20]
 8007346:	3020      	adds	r0, #32
 8007348:	e7e7      	b.n	800731a <__d2b+0x62>
 800734a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800734e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007352:	6030      	str	r0, [r6, #0]
 8007354:	6918      	ldr	r0, [r3, #16]
 8007356:	f7ff fd35 	bl	8006dc4 <__hi0bits>
 800735a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800735e:	e7e4      	b.n	800732a <__d2b+0x72>
 8007360:	0800855f 	.word	0x0800855f
 8007364:	08008570 	.word	0x08008570

08007368 <__ssputs_r>:
 8007368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800736c:	461f      	mov	r7, r3
 800736e:	688e      	ldr	r6, [r1, #8]
 8007370:	4682      	mov	sl, r0
 8007372:	42be      	cmp	r6, r7
 8007374:	460c      	mov	r4, r1
 8007376:	4690      	mov	r8, r2
 8007378:	680b      	ldr	r3, [r1, #0]
 800737a:	d82d      	bhi.n	80073d8 <__ssputs_r+0x70>
 800737c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007380:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007384:	d026      	beq.n	80073d4 <__ssputs_r+0x6c>
 8007386:	6965      	ldr	r5, [r4, #20]
 8007388:	6909      	ldr	r1, [r1, #16]
 800738a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800738e:	eba3 0901 	sub.w	r9, r3, r1
 8007392:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007396:	1c7b      	adds	r3, r7, #1
 8007398:	444b      	add	r3, r9
 800739a:	106d      	asrs	r5, r5, #1
 800739c:	429d      	cmp	r5, r3
 800739e:	bf38      	it	cc
 80073a0:	461d      	movcc	r5, r3
 80073a2:	0553      	lsls	r3, r2, #21
 80073a4:	d527      	bpl.n	80073f6 <__ssputs_r+0x8e>
 80073a6:	4629      	mov	r1, r5
 80073a8:	f7ff fbd8 	bl	8006b5c <_malloc_r>
 80073ac:	4606      	mov	r6, r0
 80073ae:	b360      	cbz	r0, 800740a <__ssputs_r+0xa2>
 80073b0:	464a      	mov	r2, r9
 80073b2:	6921      	ldr	r1, [r4, #16]
 80073b4:	f7fe fcf5 	bl	8005da2 <memcpy>
 80073b8:	89a3      	ldrh	r3, [r4, #12]
 80073ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80073be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073c2:	81a3      	strh	r3, [r4, #12]
 80073c4:	6126      	str	r6, [r4, #16]
 80073c6:	444e      	add	r6, r9
 80073c8:	6026      	str	r6, [r4, #0]
 80073ca:	463e      	mov	r6, r7
 80073cc:	6165      	str	r5, [r4, #20]
 80073ce:	eba5 0509 	sub.w	r5, r5, r9
 80073d2:	60a5      	str	r5, [r4, #8]
 80073d4:	42be      	cmp	r6, r7
 80073d6:	d900      	bls.n	80073da <__ssputs_r+0x72>
 80073d8:	463e      	mov	r6, r7
 80073da:	4632      	mov	r2, r6
 80073dc:	4641      	mov	r1, r8
 80073de:	6820      	ldr	r0, [r4, #0]
 80073e0:	f000 fb63 	bl	8007aaa <memmove>
 80073e4:	2000      	movs	r0, #0
 80073e6:	68a3      	ldr	r3, [r4, #8]
 80073e8:	1b9b      	subs	r3, r3, r6
 80073ea:	60a3      	str	r3, [r4, #8]
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	4433      	add	r3, r6
 80073f0:	6023      	str	r3, [r4, #0]
 80073f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073f6:	462a      	mov	r2, r5
 80073f8:	f000 fbe8 	bl	8007bcc <_realloc_r>
 80073fc:	4606      	mov	r6, r0
 80073fe:	2800      	cmp	r0, #0
 8007400:	d1e0      	bne.n	80073c4 <__ssputs_r+0x5c>
 8007402:	4650      	mov	r0, sl
 8007404:	6921      	ldr	r1, [r4, #16]
 8007406:	f7ff fb37 	bl	8006a78 <_free_r>
 800740a:	230c      	movs	r3, #12
 800740c:	f8ca 3000 	str.w	r3, [sl]
 8007410:	89a3      	ldrh	r3, [r4, #12]
 8007412:	f04f 30ff 	mov.w	r0, #4294967295
 8007416:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800741a:	81a3      	strh	r3, [r4, #12]
 800741c:	e7e9      	b.n	80073f2 <__ssputs_r+0x8a>
	...

08007420 <_svfiprintf_r>:
 8007420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007424:	4698      	mov	r8, r3
 8007426:	898b      	ldrh	r3, [r1, #12]
 8007428:	4607      	mov	r7, r0
 800742a:	061b      	lsls	r3, r3, #24
 800742c:	460d      	mov	r5, r1
 800742e:	4614      	mov	r4, r2
 8007430:	b09d      	sub	sp, #116	@ 0x74
 8007432:	d510      	bpl.n	8007456 <_svfiprintf_r+0x36>
 8007434:	690b      	ldr	r3, [r1, #16]
 8007436:	b973      	cbnz	r3, 8007456 <_svfiprintf_r+0x36>
 8007438:	2140      	movs	r1, #64	@ 0x40
 800743a:	f7ff fb8f 	bl	8006b5c <_malloc_r>
 800743e:	6028      	str	r0, [r5, #0]
 8007440:	6128      	str	r0, [r5, #16]
 8007442:	b930      	cbnz	r0, 8007452 <_svfiprintf_r+0x32>
 8007444:	230c      	movs	r3, #12
 8007446:	603b      	str	r3, [r7, #0]
 8007448:	f04f 30ff 	mov.w	r0, #4294967295
 800744c:	b01d      	add	sp, #116	@ 0x74
 800744e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007452:	2340      	movs	r3, #64	@ 0x40
 8007454:	616b      	str	r3, [r5, #20]
 8007456:	2300      	movs	r3, #0
 8007458:	9309      	str	r3, [sp, #36]	@ 0x24
 800745a:	2320      	movs	r3, #32
 800745c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007460:	2330      	movs	r3, #48	@ 0x30
 8007462:	f04f 0901 	mov.w	r9, #1
 8007466:	f8cd 800c 	str.w	r8, [sp, #12]
 800746a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007604 <_svfiprintf_r+0x1e4>
 800746e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007472:	4623      	mov	r3, r4
 8007474:	469a      	mov	sl, r3
 8007476:	f813 2b01 	ldrb.w	r2, [r3], #1
 800747a:	b10a      	cbz	r2, 8007480 <_svfiprintf_r+0x60>
 800747c:	2a25      	cmp	r2, #37	@ 0x25
 800747e:	d1f9      	bne.n	8007474 <_svfiprintf_r+0x54>
 8007480:	ebba 0b04 	subs.w	fp, sl, r4
 8007484:	d00b      	beq.n	800749e <_svfiprintf_r+0x7e>
 8007486:	465b      	mov	r3, fp
 8007488:	4622      	mov	r2, r4
 800748a:	4629      	mov	r1, r5
 800748c:	4638      	mov	r0, r7
 800748e:	f7ff ff6b 	bl	8007368 <__ssputs_r>
 8007492:	3001      	adds	r0, #1
 8007494:	f000 80a7 	beq.w	80075e6 <_svfiprintf_r+0x1c6>
 8007498:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800749a:	445a      	add	r2, fp
 800749c:	9209      	str	r2, [sp, #36]	@ 0x24
 800749e:	f89a 3000 	ldrb.w	r3, [sl]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f000 809f 	beq.w	80075e6 <_svfiprintf_r+0x1c6>
 80074a8:	2300      	movs	r3, #0
 80074aa:	f04f 32ff 	mov.w	r2, #4294967295
 80074ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074b2:	f10a 0a01 	add.w	sl, sl, #1
 80074b6:	9304      	str	r3, [sp, #16]
 80074b8:	9307      	str	r3, [sp, #28]
 80074ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074be:	931a      	str	r3, [sp, #104]	@ 0x68
 80074c0:	4654      	mov	r4, sl
 80074c2:	2205      	movs	r2, #5
 80074c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c8:	484e      	ldr	r0, [pc, #312]	@ (8007604 <_svfiprintf_r+0x1e4>)
 80074ca:	f7fe fc5c 	bl	8005d86 <memchr>
 80074ce:	9a04      	ldr	r2, [sp, #16]
 80074d0:	b9d8      	cbnz	r0, 800750a <_svfiprintf_r+0xea>
 80074d2:	06d0      	lsls	r0, r2, #27
 80074d4:	bf44      	itt	mi
 80074d6:	2320      	movmi	r3, #32
 80074d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074dc:	0711      	lsls	r1, r2, #28
 80074de:	bf44      	itt	mi
 80074e0:	232b      	movmi	r3, #43	@ 0x2b
 80074e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074e6:	f89a 3000 	ldrb.w	r3, [sl]
 80074ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80074ec:	d015      	beq.n	800751a <_svfiprintf_r+0xfa>
 80074ee:	4654      	mov	r4, sl
 80074f0:	2000      	movs	r0, #0
 80074f2:	f04f 0c0a 	mov.w	ip, #10
 80074f6:	9a07      	ldr	r2, [sp, #28]
 80074f8:	4621      	mov	r1, r4
 80074fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074fe:	3b30      	subs	r3, #48	@ 0x30
 8007500:	2b09      	cmp	r3, #9
 8007502:	d94b      	bls.n	800759c <_svfiprintf_r+0x17c>
 8007504:	b1b0      	cbz	r0, 8007534 <_svfiprintf_r+0x114>
 8007506:	9207      	str	r2, [sp, #28]
 8007508:	e014      	b.n	8007534 <_svfiprintf_r+0x114>
 800750a:	eba0 0308 	sub.w	r3, r0, r8
 800750e:	fa09 f303 	lsl.w	r3, r9, r3
 8007512:	4313      	orrs	r3, r2
 8007514:	46a2      	mov	sl, r4
 8007516:	9304      	str	r3, [sp, #16]
 8007518:	e7d2      	b.n	80074c0 <_svfiprintf_r+0xa0>
 800751a:	9b03      	ldr	r3, [sp, #12]
 800751c:	1d19      	adds	r1, r3, #4
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	9103      	str	r1, [sp, #12]
 8007522:	2b00      	cmp	r3, #0
 8007524:	bfbb      	ittet	lt
 8007526:	425b      	neglt	r3, r3
 8007528:	f042 0202 	orrlt.w	r2, r2, #2
 800752c:	9307      	strge	r3, [sp, #28]
 800752e:	9307      	strlt	r3, [sp, #28]
 8007530:	bfb8      	it	lt
 8007532:	9204      	strlt	r2, [sp, #16]
 8007534:	7823      	ldrb	r3, [r4, #0]
 8007536:	2b2e      	cmp	r3, #46	@ 0x2e
 8007538:	d10a      	bne.n	8007550 <_svfiprintf_r+0x130>
 800753a:	7863      	ldrb	r3, [r4, #1]
 800753c:	2b2a      	cmp	r3, #42	@ 0x2a
 800753e:	d132      	bne.n	80075a6 <_svfiprintf_r+0x186>
 8007540:	9b03      	ldr	r3, [sp, #12]
 8007542:	3402      	adds	r4, #2
 8007544:	1d1a      	adds	r2, r3, #4
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	9203      	str	r2, [sp, #12]
 800754a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800754e:	9305      	str	r3, [sp, #20]
 8007550:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007608 <_svfiprintf_r+0x1e8>
 8007554:	2203      	movs	r2, #3
 8007556:	4650      	mov	r0, sl
 8007558:	7821      	ldrb	r1, [r4, #0]
 800755a:	f7fe fc14 	bl	8005d86 <memchr>
 800755e:	b138      	cbz	r0, 8007570 <_svfiprintf_r+0x150>
 8007560:	2240      	movs	r2, #64	@ 0x40
 8007562:	9b04      	ldr	r3, [sp, #16]
 8007564:	eba0 000a 	sub.w	r0, r0, sl
 8007568:	4082      	lsls	r2, r0
 800756a:	4313      	orrs	r3, r2
 800756c:	3401      	adds	r4, #1
 800756e:	9304      	str	r3, [sp, #16]
 8007570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007574:	2206      	movs	r2, #6
 8007576:	4825      	ldr	r0, [pc, #148]	@ (800760c <_svfiprintf_r+0x1ec>)
 8007578:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800757c:	f7fe fc03 	bl	8005d86 <memchr>
 8007580:	2800      	cmp	r0, #0
 8007582:	d036      	beq.n	80075f2 <_svfiprintf_r+0x1d2>
 8007584:	4b22      	ldr	r3, [pc, #136]	@ (8007610 <_svfiprintf_r+0x1f0>)
 8007586:	bb1b      	cbnz	r3, 80075d0 <_svfiprintf_r+0x1b0>
 8007588:	9b03      	ldr	r3, [sp, #12]
 800758a:	3307      	adds	r3, #7
 800758c:	f023 0307 	bic.w	r3, r3, #7
 8007590:	3308      	adds	r3, #8
 8007592:	9303      	str	r3, [sp, #12]
 8007594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007596:	4433      	add	r3, r6
 8007598:	9309      	str	r3, [sp, #36]	@ 0x24
 800759a:	e76a      	b.n	8007472 <_svfiprintf_r+0x52>
 800759c:	460c      	mov	r4, r1
 800759e:	2001      	movs	r0, #1
 80075a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80075a4:	e7a8      	b.n	80074f8 <_svfiprintf_r+0xd8>
 80075a6:	2300      	movs	r3, #0
 80075a8:	f04f 0c0a 	mov.w	ip, #10
 80075ac:	4619      	mov	r1, r3
 80075ae:	3401      	adds	r4, #1
 80075b0:	9305      	str	r3, [sp, #20]
 80075b2:	4620      	mov	r0, r4
 80075b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075b8:	3a30      	subs	r2, #48	@ 0x30
 80075ba:	2a09      	cmp	r2, #9
 80075bc:	d903      	bls.n	80075c6 <_svfiprintf_r+0x1a6>
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d0c6      	beq.n	8007550 <_svfiprintf_r+0x130>
 80075c2:	9105      	str	r1, [sp, #20]
 80075c4:	e7c4      	b.n	8007550 <_svfiprintf_r+0x130>
 80075c6:	4604      	mov	r4, r0
 80075c8:	2301      	movs	r3, #1
 80075ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80075ce:	e7f0      	b.n	80075b2 <_svfiprintf_r+0x192>
 80075d0:	ab03      	add	r3, sp, #12
 80075d2:	9300      	str	r3, [sp, #0]
 80075d4:	462a      	mov	r2, r5
 80075d6:	4638      	mov	r0, r7
 80075d8:	4b0e      	ldr	r3, [pc, #56]	@ (8007614 <_svfiprintf_r+0x1f4>)
 80075da:	a904      	add	r1, sp, #16
 80075dc:	f7fd fd58 	bl	8005090 <_printf_float>
 80075e0:	1c42      	adds	r2, r0, #1
 80075e2:	4606      	mov	r6, r0
 80075e4:	d1d6      	bne.n	8007594 <_svfiprintf_r+0x174>
 80075e6:	89ab      	ldrh	r3, [r5, #12]
 80075e8:	065b      	lsls	r3, r3, #25
 80075ea:	f53f af2d 	bmi.w	8007448 <_svfiprintf_r+0x28>
 80075ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075f0:	e72c      	b.n	800744c <_svfiprintf_r+0x2c>
 80075f2:	ab03      	add	r3, sp, #12
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	462a      	mov	r2, r5
 80075f8:	4638      	mov	r0, r7
 80075fa:	4b06      	ldr	r3, [pc, #24]	@ (8007614 <_svfiprintf_r+0x1f4>)
 80075fc:	a904      	add	r1, sp, #16
 80075fe:	f7fd ffe5 	bl	80055cc <_printf_i>
 8007602:	e7ed      	b.n	80075e0 <_svfiprintf_r+0x1c0>
 8007604:	080085c9 	.word	0x080085c9
 8007608:	080085cf 	.word	0x080085cf
 800760c:	080085d3 	.word	0x080085d3
 8007610:	08005091 	.word	0x08005091
 8007614:	08007369 	.word	0x08007369

08007618 <__sfputc_r>:
 8007618:	6893      	ldr	r3, [r2, #8]
 800761a:	b410      	push	{r4}
 800761c:	3b01      	subs	r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	6093      	str	r3, [r2, #8]
 8007622:	da07      	bge.n	8007634 <__sfputc_r+0x1c>
 8007624:	6994      	ldr	r4, [r2, #24]
 8007626:	42a3      	cmp	r3, r4
 8007628:	db01      	blt.n	800762e <__sfputc_r+0x16>
 800762a:	290a      	cmp	r1, #10
 800762c:	d102      	bne.n	8007634 <__sfputc_r+0x1c>
 800762e:	bc10      	pop	{r4}
 8007630:	f7fe ba95 	b.w	8005b5e <__swbuf_r>
 8007634:	6813      	ldr	r3, [r2, #0]
 8007636:	1c58      	adds	r0, r3, #1
 8007638:	6010      	str	r0, [r2, #0]
 800763a:	7019      	strb	r1, [r3, #0]
 800763c:	4608      	mov	r0, r1
 800763e:	bc10      	pop	{r4}
 8007640:	4770      	bx	lr

08007642 <__sfputs_r>:
 8007642:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007644:	4606      	mov	r6, r0
 8007646:	460f      	mov	r7, r1
 8007648:	4614      	mov	r4, r2
 800764a:	18d5      	adds	r5, r2, r3
 800764c:	42ac      	cmp	r4, r5
 800764e:	d101      	bne.n	8007654 <__sfputs_r+0x12>
 8007650:	2000      	movs	r0, #0
 8007652:	e007      	b.n	8007664 <__sfputs_r+0x22>
 8007654:	463a      	mov	r2, r7
 8007656:	4630      	mov	r0, r6
 8007658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800765c:	f7ff ffdc 	bl	8007618 <__sfputc_r>
 8007660:	1c43      	adds	r3, r0, #1
 8007662:	d1f3      	bne.n	800764c <__sfputs_r+0xa>
 8007664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007668 <_vfiprintf_r>:
 8007668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766c:	460d      	mov	r5, r1
 800766e:	4614      	mov	r4, r2
 8007670:	4698      	mov	r8, r3
 8007672:	4606      	mov	r6, r0
 8007674:	b09d      	sub	sp, #116	@ 0x74
 8007676:	b118      	cbz	r0, 8007680 <_vfiprintf_r+0x18>
 8007678:	6a03      	ldr	r3, [r0, #32]
 800767a:	b90b      	cbnz	r3, 8007680 <_vfiprintf_r+0x18>
 800767c:	f7fe f950 	bl	8005920 <__sinit>
 8007680:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007682:	07d9      	lsls	r1, r3, #31
 8007684:	d405      	bmi.n	8007692 <_vfiprintf_r+0x2a>
 8007686:	89ab      	ldrh	r3, [r5, #12]
 8007688:	059a      	lsls	r2, r3, #22
 800768a:	d402      	bmi.n	8007692 <_vfiprintf_r+0x2a>
 800768c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800768e:	f7fe fb78 	bl	8005d82 <__retarget_lock_acquire_recursive>
 8007692:	89ab      	ldrh	r3, [r5, #12]
 8007694:	071b      	lsls	r3, r3, #28
 8007696:	d501      	bpl.n	800769c <_vfiprintf_r+0x34>
 8007698:	692b      	ldr	r3, [r5, #16]
 800769a:	b99b      	cbnz	r3, 80076c4 <_vfiprintf_r+0x5c>
 800769c:	4629      	mov	r1, r5
 800769e:	4630      	mov	r0, r6
 80076a0:	f7fe fa9c 	bl	8005bdc <__swsetup_r>
 80076a4:	b170      	cbz	r0, 80076c4 <_vfiprintf_r+0x5c>
 80076a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076a8:	07dc      	lsls	r4, r3, #31
 80076aa:	d504      	bpl.n	80076b6 <_vfiprintf_r+0x4e>
 80076ac:	f04f 30ff 	mov.w	r0, #4294967295
 80076b0:	b01d      	add	sp, #116	@ 0x74
 80076b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076b6:	89ab      	ldrh	r3, [r5, #12]
 80076b8:	0598      	lsls	r0, r3, #22
 80076ba:	d4f7      	bmi.n	80076ac <_vfiprintf_r+0x44>
 80076bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076be:	f7fe fb61 	bl	8005d84 <__retarget_lock_release_recursive>
 80076c2:	e7f3      	b.n	80076ac <_vfiprintf_r+0x44>
 80076c4:	2300      	movs	r3, #0
 80076c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80076c8:	2320      	movs	r3, #32
 80076ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80076ce:	2330      	movs	r3, #48	@ 0x30
 80076d0:	f04f 0901 	mov.w	r9, #1
 80076d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80076d8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007884 <_vfiprintf_r+0x21c>
 80076dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076e0:	4623      	mov	r3, r4
 80076e2:	469a      	mov	sl, r3
 80076e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076e8:	b10a      	cbz	r2, 80076ee <_vfiprintf_r+0x86>
 80076ea:	2a25      	cmp	r2, #37	@ 0x25
 80076ec:	d1f9      	bne.n	80076e2 <_vfiprintf_r+0x7a>
 80076ee:	ebba 0b04 	subs.w	fp, sl, r4
 80076f2:	d00b      	beq.n	800770c <_vfiprintf_r+0xa4>
 80076f4:	465b      	mov	r3, fp
 80076f6:	4622      	mov	r2, r4
 80076f8:	4629      	mov	r1, r5
 80076fa:	4630      	mov	r0, r6
 80076fc:	f7ff ffa1 	bl	8007642 <__sfputs_r>
 8007700:	3001      	adds	r0, #1
 8007702:	f000 80a7 	beq.w	8007854 <_vfiprintf_r+0x1ec>
 8007706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007708:	445a      	add	r2, fp
 800770a:	9209      	str	r2, [sp, #36]	@ 0x24
 800770c:	f89a 3000 	ldrb.w	r3, [sl]
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 809f 	beq.w	8007854 <_vfiprintf_r+0x1ec>
 8007716:	2300      	movs	r3, #0
 8007718:	f04f 32ff 	mov.w	r2, #4294967295
 800771c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007720:	f10a 0a01 	add.w	sl, sl, #1
 8007724:	9304      	str	r3, [sp, #16]
 8007726:	9307      	str	r3, [sp, #28]
 8007728:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800772c:	931a      	str	r3, [sp, #104]	@ 0x68
 800772e:	4654      	mov	r4, sl
 8007730:	2205      	movs	r2, #5
 8007732:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007736:	4853      	ldr	r0, [pc, #332]	@ (8007884 <_vfiprintf_r+0x21c>)
 8007738:	f7fe fb25 	bl	8005d86 <memchr>
 800773c:	9a04      	ldr	r2, [sp, #16]
 800773e:	b9d8      	cbnz	r0, 8007778 <_vfiprintf_r+0x110>
 8007740:	06d1      	lsls	r1, r2, #27
 8007742:	bf44      	itt	mi
 8007744:	2320      	movmi	r3, #32
 8007746:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800774a:	0713      	lsls	r3, r2, #28
 800774c:	bf44      	itt	mi
 800774e:	232b      	movmi	r3, #43	@ 0x2b
 8007750:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007754:	f89a 3000 	ldrb.w	r3, [sl]
 8007758:	2b2a      	cmp	r3, #42	@ 0x2a
 800775a:	d015      	beq.n	8007788 <_vfiprintf_r+0x120>
 800775c:	4654      	mov	r4, sl
 800775e:	2000      	movs	r0, #0
 8007760:	f04f 0c0a 	mov.w	ip, #10
 8007764:	9a07      	ldr	r2, [sp, #28]
 8007766:	4621      	mov	r1, r4
 8007768:	f811 3b01 	ldrb.w	r3, [r1], #1
 800776c:	3b30      	subs	r3, #48	@ 0x30
 800776e:	2b09      	cmp	r3, #9
 8007770:	d94b      	bls.n	800780a <_vfiprintf_r+0x1a2>
 8007772:	b1b0      	cbz	r0, 80077a2 <_vfiprintf_r+0x13a>
 8007774:	9207      	str	r2, [sp, #28]
 8007776:	e014      	b.n	80077a2 <_vfiprintf_r+0x13a>
 8007778:	eba0 0308 	sub.w	r3, r0, r8
 800777c:	fa09 f303 	lsl.w	r3, r9, r3
 8007780:	4313      	orrs	r3, r2
 8007782:	46a2      	mov	sl, r4
 8007784:	9304      	str	r3, [sp, #16]
 8007786:	e7d2      	b.n	800772e <_vfiprintf_r+0xc6>
 8007788:	9b03      	ldr	r3, [sp, #12]
 800778a:	1d19      	adds	r1, r3, #4
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	9103      	str	r1, [sp, #12]
 8007790:	2b00      	cmp	r3, #0
 8007792:	bfbb      	ittet	lt
 8007794:	425b      	neglt	r3, r3
 8007796:	f042 0202 	orrlt.w	r2, r2, #2
 800779a:	9307      	strge	r3, [sp, #28]
 800779c:	9307      	strlt	r3, [sp, #28]
 800779e:	bfb8      	it	lt
 80077a0:	9204      	strlt	r2, [sp, #16]
 80077a2:	7823      	ldrb	r3, [r4, #0]
 80077a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80077a6:	d10a      	bne.n	80077be <_vfiprintf_r+0x156>
 80077a8:	7863      	ldrb	r3, [r4, #1]
 80077aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80077ac:	d132      	bne.n	8007814 <_vfiprintf_r+0x1ac>
 80077ae:	9b03      	ldr	r3, [sp, #12]
 80077b0:	3402      	adds	r4, #2
 80077b2:	1d1a      	adds	r2, r3, #4
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	9203      	str	r2, [sp, #12]
 80077b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80077bc:	9305      	str	r3, [sp, #20]
 80077be:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007888 <_vfiprintf_r+0x220>
 80077c2:	2203      	movs	r2, #3
 80077c4:	4650      	mov	r0, sl
 80077c6:	7821      	ldrb	r1, [r4, #0]
 80077c8:	f7fe fadd 	bl	8005d86 <memchr>
 80077cc:	b138      	cbz	r0, 80077de <_vfiprintf_r+0x176>
 80077ce:	2240      	movs	r2, #64	@ 0x40
 80077d0:	9b04      	ldr	r3, [sp, #16]
 80077d2:	eba0 000a 	sub.w	r0, r0, sl
 80077d6:	4082      	lsls	r2, r0
 80077d8:	4313      	orrs	r3, r2
 80077da:	3401      	adds	r4, #1
 80077dc:	9304      	str	r3, [sp, #16]
 80077de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e2:	2206      	movs	r2, #6
 80077e4:	4829      	ldr	r0, [pc, #164]	@ (800788c <_vfiprintf_r+0x224>)
 80077e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80077ea:	f7fe facc 	bl	8005d86 <memchr>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	d03f      	beq.n	8007872 <_vfiprintf_r+0x20a>
 80077f2:	4b27      	ldr	r3, [pc, #156]	@ (8007890 <_vfiprintf_r+0x228>)
 80077f4:	bb1b      	cbnz	r3, 800783e <_vfiprintf_r+0x1d6>
 80077f6:	9b03      	ldr	r3, [sp, #12]
 80077f8:	3307      	adds	r3, #7
 80077fa:	f023 0307 	bic.w	r3, r3, #7
 80077fe:	3308      	adds	r3, #8
 8007800:	9303      	str	r3, [sp, #12]
 8007802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007804:	443b      	add	r3, r7
 8007806:	9309      	str	r3, [sp, #36]	@ 0x24
 8007808:	e76a      	b.n	80076e0 <_vfiprintf_r+0x78>
 800780a:	460c      	mov	r4, r1
 800780c:	2001      	movs	r0, #1
 800780e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007812:	e7a8      	b.n	8007766 <_vfiprintf_r+0xfe>
 8007814:	2300      	movs	r3, #0
 8007816:	f04f 0c0a 	mov.w	ip, #10
 800781a:	4619      	mov	r1, r3
 800781c:	3401      	adds	r4, #1
 800781e:	9305      	str	r3, [sp, #20]
 8007820:	4620      	mov	r0, r4
 8007822:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007826:	3a30      	subs	r2, #48	@ 0x30
 8007828:	2a09      	cmp	r2, #9
 800782a:	d903      	bls.n	8007834 <_vfiprintf_r+0x1cc>
 800782c:	2b00      	cmp	r3, #0
 800782e:	d0c6      	beq.n	80077be <_vfiprintf_r+0x156>
 8007830:	9105      	str	r1, [sp, #20]
 8007832:	e7c4      	b.n	80077be <_vfiprintf_r+0x156>
 8007834:	4604      	mov	r4, r0
 8007836:	2301      	movs	r3, #1
 8007838:	fb0c 2101 	mla	r1, ip, r1, r2
 800783c:	e7f0      	b.n	8007820 <_vfiprintf_r+0x1b8>
 800783e:	ab03      	add	r3, sp, #12
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	462a      	mov	r2, r5
 8007844:	4630      	mov	r0, r6
 8007846:	4b13      	ldr	r3, [pc, #76]	@ (8007894 <_vfiprintf_r+0x22c>)
 8007848:	a904      	add	r1, sp, #16
 800784a:	f7fd fc21 	bl	8005090 <_printf_float>
 800784e:	4607      	mov	r7, r0
 8007850:	1c78      	adds	r0, r7, #1
 8007852:	d1d6      	bne.n	8007802 <_vfiprintf_r+0x19a>
 8007854:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007856:	07d9      	lsls	r1, r3, #31
 8007858:	d405      	bmi.n	8007866 <_vfiprintf_r+0x1fe>
 800785a:	89ab      	ldrh	r3, [r5, #12]
 800785c:	059a      	lsls	r2, r3, #22
 800785e:	d402      	bmi.n	8007866 <_vfiprintf_r+0x1fe>
 8007860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007862:	f7fe fa8f 	bl	8005d84 <__retarget_lock_release_recursive>
 8007866:	89ab      	ldrh	r3, [r5, #12]
 8007868:	065b      	lsls	r3, r3, #25
 800786a:	f53f af1f 	bmi.w	80076ac <_vfiprintf_r+0x44>
 800786e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007870:	e71e      	b.n	80076b0 <_vfiprintf_r+0x48>
 8007872:	ab03      	add	r3, sp, #12
 8007874:	9300      	str	r3, [sp, #0]
 8007876:	462a      	mov	r2, r5
 8007878:	4630      	mov	r0, r6
 800787a:	4b06      	ldr	r3, [pc, #24]	@ (8007894 <_vfiprintf_r+0x22c>)
 800787c:	a904      	add	r1, sp, #16
 800787e:	f7fd fea5 	bl	80055cc <_printf_i>
 8007882:	e7e4      	b.n	800784e <_vfiprintf_r+0x1e6>
 8007884:	080085c9 	.word	0x080085c9
 8007888:	080085cf 	.word	0x080085cf
 800788c:	080085d3 	.word	0x080085d3
 8007890:	08005091 	.word	0x08005091
 8007894:	08007643 	.word	0x08007643

08007898 <__sflush_r>:
 8007898:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800789c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800789e:	0716      	lsls	r6, r2, #28
 80078a0:	4605      	mov	r5, r0
 80078a2:	460c      	mov	r4, r1
 80078a4:	d454      	bmi.n	8007950 <__sflush_r+0xb8>
 80078a6:	684b      	ldr	r3, [r1, #4]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	dc02      	bgt.n	80078b2 <__sflush_r+0x1a>
 80078ac:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	dd48      	ble.n	8007944 <__sflush_r+0xac>
 80078b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80078b4:	2e00      	cmp	r6, #0
 80078b6:	d045      	beq.n	8007944 <__sflush_r+0xac>
 80078b8:	2300      	movs	r3, #0
 80078ba:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80078be:	682f      	ldr	r7, [r5, #0]
 80078c0:	6a21      	ldr	r1, [r4, #32]
 80078c2:	602b      	str	r3, [r5, #0]
 80078c4:	d030      	beq.n	8007928 <__sflush_r+0x90>
 80078c6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80078c8:	89a3      	ldrh	r3, [r4, #12]
 80078ca:	0759      	lsls	r1, r3, #29
 80078cc:	d505      	bpl.n	80078da <__sflush_r+0x42>
 80078ce:	6863      	ldr	r3, [r4, #4]
 80078d0:	1ad2      	subs	r2, r2, r3
 80078d2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80078d4:	b10b      	cbz	r3, 80078da <__sflush_r+0x42>
 80078d6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80078d8:	1ad2      	subs	r2, r2, r3
 80078da:	2300      	movs	r3, #0
 80078dc:	4628      	mov	r0, r5
 80078de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80078e0:	6a21      	ldr	r1, [r4, #32]
 80078e2:	47b0      	blx	r6
 80078e4:	1c43      	adds	r3, r0, #1
 80078e6:	89a3      	ldrh	r3, [r4, #12]
 80078e8:	d106      	bne.n	80078f8 <__sflush_r+0x60>
 80078ea:	6829      	ldr	r1, [r5, #0]
 80078ec:	291d      	cmp	r1, #29
 80078ee:	d82b      	bhi.n	8007948 <__sflush_r+0xb0>
 80078f0:	4a28      	ldr	r2, [pc, #160]	@ (8007994 <__sflush_r+0xfc>)
 80078f2:	40ca      	lsrs	r2, r1
 80078f4:	07d6      	lsls	r6, r2, #31
 80078f6:	d527      	bpl.n	8007948 <__sflush_r+0xb0>
 80078f8:	2200      	movs	r2, #0
 80078fa:	6062      	str	r2, [r4, #4]
 80078fc:	6922      	ldr	r2, [r4, #16]
 80078fe:	04d9      	lsls	r1, r3, #19
 8007900:	6022      	str	r2, [r4, #0]
 8007902:	d504      	bpl.n	800790e <__sflush_r+0x76>
 8007904:	1c42      	adds	r2, r0, #1
 8007906:	d101      	bne.n	800790c <__sflush_r+0x74>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	b903      	cbnz	r3, 800790e <__sflush_r+0x76>
 800790c:	6560      	str	r0, [r4, #84]	@ 0x54
 800790e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007910:	602f      	str	r7, [r5, #0]
 8007912:	b1b9      	cbz	r1, 8007944 <__sflush_r+0xac>
 8007914:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007918:	4299      	cmp	r1, r3
 800791a:	d002      	beq.n	8007922 <__sflush_r+0x8a>
 800791c:	4628      	mov	r0, r5
 800791e:	f7ff f8ab 	bl	8006a78 <_free_r>
 8007922:	2300      	movs	r3, #0
 8007924:	6363      	str	r3, [r4, #52]	@ 0x34
 8007926:	e00d      	b.n	8007944 <__sflush_r+0xac>
 8007928:	2301      	movs	r3, #1
 800792a:	4628      	mov	r0, r5
 800792c:	47b0      	blx	r6
 800792e:	4602      	mov	r2, r0
 8007930:	1c50      	adds	r0, r2, #1
 8007932:	d1c9      	bne.n	80078c8 <__sflush_r+0x30>
 8007934:	682b      	ldr	r3, [r5, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d0c6      	beq.n	80078c8 <__sflush_r+0x30>
 800793a:	2b1d      	cmp	r3, #29
 800793c:	d001      	beq.n	8007942 <__sflush_r+0xaa>
 800793e:	2b16      	cmp	r3, #22
 8007940:	d11d      	bne.n	800797e <__sflush_r+0xe6>
 8007942:	602f      	str	r7, [r5, #0]
 8007944:	2000      	movs	r0, #0
 8007946:	e021      	b.n	800798c <__sflush_r+0xf4>
 8007948:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800794c:	b21b      	sxth	r3, r3
 800794e:	e01a      	b.n	8007986 <__sflush_r+0xee>
 8007950:	690f      	ldr	r7, [r1, #16]
 8007952:	2f00      	cmp	r7, #0
 8007954:	d0f6      	beq.n	8007944 <__sflush_r+0xac>
 8007956:	0793      	lsls	r3, r2, #30
 8007958:	bf18      	it	ne
 800795a:	2300      	movne	r3, #0
 800795c:	680e      	ldr	r6, [r1, #0]
 800795e:	bf08      	it	eq
 8007960:	694b      	ldreq	r3, [r1, #20]
 8007962:	1bf6      	subs	r6, r6, r7
 8007964:	600f      	str	r7, [r1, #0]
 8007966:	608b      	str	r3, [r1, #8]
 8007968:	2e00      	cmp	r6, #0
 800796a:	ddeb      	ble.n	8007944 <__sflush_r+0xac>
 800796c:	4633      	mov	r3, r6
 800796e:	463a      	mov	r2, r7
 8007970:	4628      	mov	r0, r5
 8007972:	6a21      	ldr	r1, [r4, #32]
 8007974:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007978:	47e0      	blx	ip
 800797a:	2800      	cmp	r0, #0
 800797c:	dc07      	bgt.n	800798e <__sflush_r+0xf6>
 800797e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007986:	f04f 30ff 	mov.w	r0, #4294967295
 800798a:	81a3      	strh	r3, [r4, #12]
 800798c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800798e:	4407      	add	r7, r0
 8007990:	1a36      	subs	r6, r6, r0
 8007992:	e7e9      	b.n	8007968 <__sflush_r+0xd0>
 8007994:	20400001 	.word	0x20400001

08007998 <_fflush_r>:
 8007998:	b538      	push	{r3, r4, r5, lr}
 800799a:	690b      	ldr	r3, [r1, #16]
 800799c:	4605      	mov	r5, r0
 800799e:	460c      	mov	r4, r1
 80079a0:	b913      	cbnz	r3, 80079a8 <_fflush_r+0x10>
 80079a2:	2500      	movs	r5, #0
 80079a4:	4628      	mov	r0, r5
 80079a6:	bd38      	pop	{r3, r4, r5, pc}
 80079a8:	b118      	cbz	r0, 80079b2 <_fflush_r+0x1a>
 80079aa:	6a03      	ldr	r3, [r0, #32]
 80079ac:	b90b      	cbnz	r3, 80079b2 <_fflush_r+0x1a>
 80079ae:	f7fd ffb7 	bl	8005920 <__sinit>
 80079b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d0f3      	beq.n	80079a2 <_fflush_r+0xa>
 80079ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80079bc:	07d0      	lsls	r0, r2, #31
 80079be:	d404      	bmi.n	80079ca <_fflush_r+0x32>
 80079c0:	0599      	lsls	r1, r3, #22
 80079c2:	d402      	bmi.n	80079ca <_fflush_r+0x32>
 80079c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079c6:	f7fe f9dc 	bl	8005d82 <__retarget_lock_acquire_recursive>
 80079ca:	4628      	mov	r0, r5
 80079cc:	4621      	mov	r1, r4
 80079ce:	f7ff ff63 	bl	8007898 <__sflush_r>
 80079d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80079d4:	4605      	mov	r5, r0
 80079d6:	07da      	lsls	r2, r3, #31
 80079d8:	d4e4      	bmi.n	80079a4 <_fflush_r+0xc>
 80079da:	89a3      	ldrh	r3, [r4, #12]
 80079dc:	059b      	lsls	r3, r3, #22
 80079de:	d4e1      	bmi.n	80079a4 <_fflush_r+0xc>
 80079e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079e2:	f7fe f9cf 	bl	8005d84 <__retarget_lock_release_recursive>
 80079e6:	e7dd      	b.n	80079a4 <_fflush_r+0xc>

080079e8 <__swhatbuf_r>:
 80079e8:	b570      	push	{r4, r5, r6, lr}
 80079ea:	460c      	mov	r4, r1
 80079ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079f0:	4615      	mov	r5, r2
 80079f2:	2900      	cmp	r1, #0
 80079f4:	461e      	mov	r6, r3
 80079f6:	b096      	sub	sp, #88	@ 0x58
 80079f8:	da0c      	bge.n	8007a14 <__swhatbuf_r+0x2c>
 80079fa:	89a3      	ldrh	r3, [r4, #12]
 80079fc:	2100      	movs	r1, #0
 80079fe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007a02:	bf14      	ite	ne
 8007a04:	2340      	movne	r3, #64	@ 0x40
 8007a06:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007a0a:	2000      	movs	r0, #0
 8007a0c:	6031      	str	r1, [r6, #0]
 8007a0e:	602b      	str	r3, [r5, #0]
 8007a10:	b016      	add	sp, #88	@ 0x58
 8007a12:	bd70      	pop	{r4, r5, r6, pc}
 8007a14:	466a      	mov	r2, sp
 8007a16:	f000 f863 	bl	8007ae0 <_fstat_r>
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	dbed      	blt.n	80079fa <__swhatbuf_r+0x12>
 8007a1e:	9901      	ldr	r1, [sp, #4]
 8007a20:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007a24:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007a28:	4259      	negs	r1, r3
 8007a2a:	4159      	adcs	r1, r3
 8007a2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a30:	e7eb      	b.n	8007a0a <__swhatbuf_r+0x22>

08007a32 <__smakebuf_r>:
 8007a32:	898b      	ldrh	r3, [r1, #12]
 8007a34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a36:	079d      	lsls	r5, r3, #30
 8007a38:	4606      	mov	r6, r0
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	d507      	bpl.n	8007a4e <__smakebuf_r+0x1c>
 8007a3e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007a42:	6023      	str	r3, [r4, #0]
 8007a44:	6123      	str	r3, [r4, #16]
 8007a46:	2301      	movs	r3, #1
 8007a48:	6163      	str	r3, [r4, #20]
 8007a4a:	b003      	add	sp, #12
 8007a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a4e:	466a      	mov	r2, sp
 8007a50:	ab01      	add	r3, sp, #4
 8007a52:	f7ff ffc9 	bl	80079e8 <__swhatbuf_r>
 8007a56:	9f00      	ldr	r7, [sp, #0]
 8007a58:	4605      	mov	r5, r0
 8007a5a:	4639      	mov	r1, r7
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	f7ff f87d 	bl	8006b5c <_malloc_r>
 8007a62:	b948      	cbnz	r0, 8007a78 <__smakebuf_r+0x46>
 8007a64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a68:	059a      	lsls	r2, r3, #22
 8007a6a:	d4ee      	bmi.n	8007a4a <__smakebuf_r+0x18>
 8007a6c:	f023 0303 	bic.w	r3, r3, #3
 8007a70:	f043 0302 	orr.w	r3, r3, #2
 8007a74:	81a3      	strh	r3, [r4, #12]
 8007a76:	e7e2      	b.n	8007a3e <__smakebuf_r+0xc>
 8007a78:	89a3      	ldrh	r3, [r4, #12]
 8007a7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007a7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a82:	81a3      	strh	r3, [r4, #12]
 8007a84:	9b01      	ldr	r3, [sp, #4]
 8007a86:	6020      	str	r0, [r4, #0]
 8007a88:	b15b      	cbz	r3, 8007aa2 <__smakebuf_r+0x70>
 8007a8a:	4630      	mov	r0, r6
 8007a8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a90:	f000 f838 	bl	8007b04 <_isatty_r>
 8007a94:	b128      	cbz	r0, 8007aa2 <__smakebuf_r+0x70>
 8007a96:	89a3      	ldrh	r3, [r4, #12]
 8007a98:	f023 0303 	bic.w	r3, r3, #3
 8007a9c:	f043 0301 	orr.w	r3, r3, #1
 8007aa0:	81a3      	strh	r3, [r4, #12]
 8007aa2:	89a3      	ldrh	r3, [r4, #12]
 8007aa4:	431d      	orrs	r5, r3
 8007aa6:	81a5      	strh	r5, [r4, #12]
 8007aa8:	e7cf      	b.n	8007a4a <__smakebuf_r+0x18>

08007aaa <memmove>:
 8007aaa:	4288      	cmp	r0, r1
 8007aac:	b510      	push	{r4, lr}
 8007aae:	eb01 0402 	add.w	r4, r1, r2
 8007ab2:	d902      	bls.n	8007aba <memmove+0x10>
 8007ab4:	4284      	cmp	r4, r0
 8007ab6:	4623      	mov	r3, r4
 8007ab8:	d807      	bhi.n	8007aca <memmove+0x20>
 8007aba:	1e43      	subs	r3, r0, #1
 8007abc:	42a1      	cmp	r1, r4
 8007abe:	d008      	beq.n	8007ad2 <memmove+0x28>
 8007ac0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ac4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ac8:	e7f8      	b.n	8007abc <memmove+0x12>
 8007aca:	4601      	mov	r1, r0
 8007acc:	4402      	add	r2, r0
 8007ace:	428a      	cmp	r2, r1
 8007ad0:	d100      	bne.n	8007ad4 <memmove+0x2a>
 8007ad2:	bd10      	pop	{r4, pc}
 8007ad4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ad8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007adc:	e7f7      	b.n	8007ace <memmove+0x24>
	...

08007ae0 <_fstat_r>:
 8007ae0:	b538      	push	{r3, r4, r5, lr}
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	4d06      	ldr	r5, [pc, #24]	@ (8007b00 <_fstat_r+0x20>)
 8007ae6:	4604      	mov	r4, r0
 8007ae8:	4608      	mov	r0, r1
 8007aea:	4611      	mov	r1, r2
 8007aec:	602b      	str	r3, [r5, #0]
 8007aee:	f7fa fa69 	bl	8001fc4 <_fstat>
 8007af2:	1c43      	adds	r3, r0, #1
 8007af4:	d102      	bne.n	8007afc <_fstat_r+0x1c>
 8007af6:	682b      	ldr	r3, [r5, #0]
 8007af8:	b103      	cbz	r3, 8007afc <_fstat_r+0x1c>
 8007afa:	6023      	str	r3, [r4, #0]
 8007afc:	bd38      	pop	{r3, r4, r5, pc}
 8007afe:	bf00      	nop
 8007b00:	20000648 	.word	0x20000648

08007b04 <_isatty_r>:
 8007b04:	b538      	push	{r3, r4, r5, lr}
 8007b06:	2300      	movs	r3, #0
 8007b08:	4d05      	ldr	r5, [pc, #20]	@ (8007b20 <_isatty_r+0x1c>)
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	4608      	mov	r0, r1
 8007b0e:	602b      	str	r3, [r5, #0]
 8007b10:	f7fa fa67 	bl	8001fe2 <_isatty>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d102      	bne.n	8007b1e <_isatty_r+0x1a>
 8007b18:	682b      	ldr	r3, [r5, #0]
 8007b1a:	b103      	cbz	r3, 8007b1e <_isatty_r+0x1a>
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	bd38      	pop	{r3, r4, r5, pc}
 8007b20:	20000648 	.word	0x20000648

08007b24 <_sbrk_r>:
 8007b24:	b538      	push	{r3, r4, r5, lr}
 8007b26:	2300      	movs	r3, #0
 8007b28:	4d05      	ldr	r5, [pc, #20]	@ (8007b40 <_sbrk_r+0x1c>)
 8007b2a:	4604      	mov	r4, r0
 8007b2c:	4608      	mov	r0, r1
 8007b2e:	602b      	str	r3, [r5, #0]
 8007b30:	f7fa fa6e 	bl	8002010 <_sbrk>
 8007b34:	1c43      	adds	r3, r0, #1
 8007b36:	d102      	bne.n	8007b3e <_sbrk_r+0x1a>
 8007b38:	682b      	ldr	r3, [r5, #0]
 8007b3a:	b103      	cbz	r3, 8007b3e <_sbrk_r+0x1a>
 8007b3c:	6023      	str	r3, [r4, #0]
 8007b3e:	bd38      	pop	{r3, r4, r5, pc}
 8007b40:	20000648 	.word	0x20000648

08007b44 <__assert_func>:
 8007b44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b46:	4614      	mov	r4, r2
 8007b48:	461a      	mov	r2, r3
 8007b4a:	4b09      	ldr	r3, [pc, #36]	@ (8007b70 <__assert_func+0x2c>)
 8007b4c:	4605      	mov	r5, r0
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68d8      	ldr	r0, [r3, #12]
 8007b52:	b14c      	cbz	r4, 8007b68 <__assert_func+0x24>
 8007b54:	4b07      	ldr	r3, [pc, #28]	@ (8007b74 <__assert_func+0x30>)
 8007b56:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b5a:	9100      	str	r1, [sp, #0]
 8007b5c:	462b      	mov	r3, r5
 8007b5e:	4906      	ldr	r1, [pc, #24]	@ (8007b78 <__assert_func+0x34>)
 8007b60:	f000 f870 	bl	8007c44 <fiprintf>
 8007b64:	f000 f880 	bl	8007c68 <abort>
 8007b68:	4b04      	ldr	r3, [pc, #16]	@ (8007b7c <__assert_func+0x38>)
 8007b6a:	461c      	mov	r4, r3
 8007b6c:	e7f3      	b.n	8007b56 <__assert_func+0x12>
 8007b6e:	bf00      	nop
 8007b70:	20000018 	.word	0x20000018
 8007b74:	080085e4 	.word	0x080085e4
 8007b78:	080085f1 	.word	0x080085f1
 8007b7c:	0800861f 	.word	0x0800861f

08007b80 <_calloc_r>:
 8007b80:	b570      	push	{r4, r5, r6, lr}
 8007b82:	fba1 5402 	umull	r5, r4, r1, r2
 8007b86:	b934      	cbnz	r4, 8007b96 <_calloc_r+0x16>
 8007b88:	4629      	mov	r1, r5
 8007b8a:	f7fe ffe7 	bl	8006b5c <_malloc_r>
 8007b8e:	4606      	mov	r6, r0
 8007b90:	b928      	cbnz	r0, 8007b9e <_calloc_r+0x1e>
 8007b92:	4630      	mov	r0, r6
 8007b94:	bd70      	pop	{r4, r5, r6, pc}
 8007b96:	220c      	movs	r2, #12
 8007b98:	2600      	movs	r6, #0
 8007b9a:	6002      	str	r2, [r0, #0]
 8007b9c:	e7f9      	b.n	8007b92 <_calloc_r+0x12>
 8007b9e:	462a      	mov	r2, r5
 8007ba0:	4621      	mov	r1, r4
 8007ba2:	f7fe f871 	bl	8005c88 <memset>
 8007ba6:	e7f4      	b.n	8007b92 <_calloc_r+0x12>

08007ba8 <__ascii_mbtowc>:
 8007ba8:	b082      	sub	sp, #8
 8007baa:	b901      	cbnz	r1, 8007bae <__ascii_mbtowc+0x6>
 8007bac:	a901      	add	r1, sp, #4
 8007bae:	b142      	cbz	r2, 8007bc2 <__ascii_mbtowc+0x1a>
 8007bb0:	b14b      	cbz	r3, 8007bc6 <__ascii_mbtowc+0x1e>
 8007bb2:	7813      	ldrb	r3, [r2, #0]
 8007bb4:	600b      	str	r3, [r1, #0]
 8007bb6:	7812      	ldrb	r2, [r2, #0]
 8007bb8:	1e10      	subs	r0, r2, #0
 8007bba:	bf18      	it	ne
 8007bbc:	2001      	movne	r0, #1
 8007bbe:	b002      	add	sp, #8
 8007bc0:	4770      	bx	lr
 8007bc2:	4610      	mov	r0, r2
 8007bc4:	e7fb      	b.n	8007bbe <__ascii_mbtowc+0x16>
 8007bc6:	f06f 0001 	mvn.w	r0, #1
 8007bca:	e7f8      	b.n	8007bbe <__ascii_mbtowc+0x16>

08007bcc <_realloc_r>:
 8007bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bd0:	4607      	mov	r7, r0
 8007bd2:	4614      	mov	r4, r2
 8007bd4:	460d      	mov	r5, r1
 8007bd6:	b921      	cbnz	r1, 8007be2 <_realloc_r+0x16>
 8007bd8:	4611      	mov	r1, r2
 8007bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bde:	f7fe bfbd 	b.w	8006b5c <_malloc_r>
 8007be2:	b92a      	cbnz	r2, 8007bf0 <_realloc_r+0x24>
 8007be4:	f7fe ff48 	bl	8006a78 <_free_r>
 8007be8:	4625      	mov	r5, r4
 8007bea:	4628      	mov	r0, r5
 8007bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bf0:	f000 f841 	bl	8007c76 <_malloc_usable_size_r>
 8007bf4:	4284      	cmp	r4, r0
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	d802      	bhi.n	8007c00 <_realloc_r+0x34>
 8007bfa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007bfe:	d8f4      	bhi.n	8007bea <_realloc_r+0x1e>
 8007c00:	4621      	mov	r1, r4
 8007c02:	4638      	mov	r0, r7
 8007c04:	f7fe ffaa 	bl	8006b5c <_malloc_r>
 8007c08:	4680      	mov	r8, r0
 8007c0a:	b908      	cbnz	r0, 8007c10 <_realloc_r+0x44>
 8007c0c:	4645      	mov	r5, r8
 8007c0e:	e7ec      	b.n	8007bea <_realloc_r+0x1e>
 8007c10:	42b4      	cmp	r4, r6
 8007c12:	4622      	mov	r2, r4
 8007c14:	4629      	mov	r1, r5
 8007c16:	bf28      	it	cs
 8007c18:	4632      	movcs	r2, r6
 8007c1a:	f7fe f8c2 	bl	8005da2 <memcpy>
 8007c1e:	4629      	mov	r1, r5
 8007c20:	4638      	mov	r0, r7
 8007c22:	f7fe ff29 	bl	8006a78 <_free_r>
 8007c26:	e7f1      	b.n	8007c0c <_realloc_r+0x40>

08007c28 <__ascii_wctomb>:
 8007c28:	4603      	mov	r3, r0
 8007c2a:	4608      	mov	r0, r1
 8007c2c:	b141      	cbz	r1, 8007c40 <__ascii_wctomb+0x18>
 8007c2e:	2aff      	cmp	r2, #255	@ 0xff
 8007c30:	d904      	bls.n	8007c3c <__ascii_wctomb+0x14>
 8007c32:	228a      	movs	r2, #138	@ 0x8a
 8007c34:	f04f 30ff 	mov.w	r0, #4294967295
 8007c38:	601a      	str	r2, [r3, #0]
 8007c3a:	4770      	bx	lr
 8007c3c:	2001      	movs	r0, #1
 8007c3e:	700a      	strb	r2, [r1, #0]
 8007c40:	4770      	bx	lr
	...

08007c44 <fiprintf>:
 8007c44:	b40e      	push	{r1, r2, r3}
 8007c46:	b503      	push	{r0, r1, lr}
 8007c48:	4601      	mov	r1, r0
 8007c4a:	ab03      	add	r3, sp, #12
 8007c4c:	4805      	ldr	r0, [pc, #20]	@ (8007c64 <fiprintf+0x20>)
 8007c4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c52:	6800      	ldr	r0, [r0, #0]
 8007c54:	9301      	str	r3, [sp, #4]
 8007c56:	f7ff fd07 	bl	8007668 <_vfiprintf_r>
 8007c5a:	b002      	add	sp, #8
 8007c5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c60:	b003      	add	sp, #12
 8007c62:	4770      	bx	lr
 8007c64:	20000018 	.word	0x20000018

08007c68 <abort>:
 8007c68:	2006      	movs	r0, #6
 8007c6a:	b508      	push	{r3, lr}
 8007c6c:	f000 f834 	bl	8007cd8 <raise>
 8007c70:	2001      	movs	r0, #1
 8007c72:	f7fa f974 	bl	8001f5e <_exit>

08007c76 <_malloc_usable_size_r>:
 8007c76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c7a:	1f18      	subs	r0, r3, #4
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	bfbc      	itt	lt
 8007c80:	580b      	ldrlt	r3, [r1, r0]
 8007c82:	18c0      	addlt	r0, r0, r3
 8007c84:	4770      	bx	lr

08007c86 <_raise_r>:
 8007c86:	291f      	cmp	r1, #31
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	4605      	mov	r5, r0
 8007c8c:	460c      	mov	r4, r1
 8007c8e:	d904      	bls.n	8007c9a <_raise_r+0x14>
 8007c90:	2316      	movs	r3, #22
 8007c92:	6003      	str	r3, [r0, #0]
 8007c94:	f04f 30ff 	mov.w	r0, #4294967295
 8007c98:	bd38      	pop	{r3, r4, r5, pc}
 8007c9a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007c9c:	b112      	cbz	r2, 8007ca4 <_raise_r+0x1e>
 8007c9e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ca2:	b94b      	cbnz	r3, 8007cb8 <_raise_r+0x32>
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	f000 f831 	bl	8007d0c <_getpid_r>
 8007caa:	4622      	mov	r2, r4
 8007cac:	4601      	mov	r1, r0
 8007cae:	4628      	mov	r0, r5
 8007cb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cb4:	f000 b818 	b.w	8007ce8 <_kill_r>
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d00a      	beq.n	8007cd2 <_raise_r+0x4c>
 8007cbc:	1c59      	adds	r1, r3, #1
 8007cbe:	d103      	bne.n	8007cc8 <_raise_r+0x42>
 8007cc0:	2316      	movs	r3, #22
 8007cc2:	6003      	str	r3, [r0, #0]
 8007cc4:	2001      	movs	r0, #1
 8007cc6:	e7e7      	b.n	8007c98 <_raise_r+0x12>
 8007cc8:	2100      	movs	r1, #0
 8007cca:	4620      	mov	r0, r4
 8007ccc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007cd0:	4798      	blx	r3
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	e7e0      	b.n	8007c98 <_raise_r+0x12>
	...

08007cd8 <raise>:
 8007cd8:	4b02      	ldr	r3, [pc, #8]	@ (8007ce4 <raise+0xc>)
 8007cda:	4601      	mov	r1, r0
 8007cdc:	6818      	ldr	r0, [r3, #0]
 8007cde:	f7ff bfd2 	b.w	8007c86 <_raise_r>
 8007ce2:	bf00      	nop
 8007ce4:	20000018 	.word	0x20000018

08007ce8 <_kill_r>:
 8007ce8:	b538      	push	{r3, r4, r5, lr}
 8007cea:	2300      	movs	r3, #0
 8007cec:	4d06      	ldr	r5, [pc, #24]	@ (8007d08 <_kill_r+0x20>)
 8007cee:	4604      	mov	r4, r0
 8007cf0:	4608      	mov	r0, r1
 8007cf2:	4611      	mov	r1, r2
 8007cf4:	602b      	str	r3, [r5, #0]
 8007cf6:	f7fa f922 	bl	8001f3e <_kill>
 8007cfa:	1c43      	adds	r3, r0, #1
 8007cfc:	d102      	bne.n	8007d04 <_kill_r+0x1c>
 8007cfe:	682b      	ldr	r3, [r5, #0]
 8007d00:	b103      	cbz	r3, 8007d04 <_kill_r+0x1c>
 8007d02:	6023      	str	r3, [r4, #0]
 8007d04:	bd38      	pop	{r3, r4, r5, pc}
 8007d06:	bf00      	nop
 8007d08:	20000648 	.word	0x20000648

08007d0c <_getpid_r>:
 8007d0c:	f7fa b910 	b.w	8001f30 <_getpid>

08007d10 <_init>:
 8007d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d12:	bf00      	nop
 8007d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d16:	bc08      	pop	{r3}
 8007d18:	469e      	mov	lr, r3
 8007d1a:	4770      	bx	lr

08007d1c <_fini>:
 8007d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d1e:	bf00      	nop
 8007d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d22:	bc08      	pop	{r3}
 8007d24:	469e      	mov	lr, r3
 8007d26:	4770      	bx	lr
