# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../SevenSegment/bcd_to_7seg_decoder.vhd" \
"../../../../../SevenSegment/seg7_ctler.vhd" \
"../../../../Step_4.srcs/sources_1/new/step4.vhd" \

# Do not sort compile order
nosort
