<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='318' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getMinimalPhysRegClass(llvm::MCRegister Reg, llvm::MVT VT = MVT::Other) const'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='625' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='315'>/// Returns the Register Class of a physical register of the given type,
  /// picking the most sub register class of the right type that contains this
  /// physreg.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='137' u='c' c='_ZN4llvm15DwarfExpression13addMachineRegERKNS_18TargetRegisterInfoENS_8RegisterEj'/>
<use f='llvm/llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp' l='97' u='c' c='_ZL15getRegisterSizeRKN4llvm18TargetRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp' l='409' u='c' c='_ZN12_GLOBAL__N_115StatepointState14spillRegistersEv'/>
<use f='llvm/llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp' l='430' u='c' c='_ZN12_GLOBAL__N_115StatepointState18insertReloadBeforeEjN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEPNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='107' u='c' c='_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassENS_8RegisterERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='434' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation25isForwardableRegClassCopyERKN4llvm12MachineInstrES4_j'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='423' u='c' c='_ZL27assignCalleeSavedSpillSlotsRN4llvm15MachineFunctionERKNS_9BitVectorERjS5_'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='554' u='c' c='_ZL14insertCSRSavesRN4llvm17MachineBasicBlockENS_8ArrayRefINS_15CalleeSavedInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='581' u='c' c='_ZL17insertCSRRestoresRN4llvm17MachineBasicBlockERSt6vectorINS_15CalleeSavedInfoESaIS3_EE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='160' u='c' c='_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbNS_8RegisterERNS_8DenseMapINS_7SDValueES3_NS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S3_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='574' u='c' c='_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1558' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='134' u='c' c='_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='245' u='c' c='_ZNK4llvm9StackMaps12parseOperandEPKNS_14MachineOperandES3_RNS_11SmallVectorINS0_8LocationELj8EEERNS4_INS0_10LiveOutRegELj8EEE'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='341' u='c' c='_ZNK4llvm9StackMaps16createLiveOutRegEjPKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='210' ll='226' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getMinimalPhysRegClass(llvm::MCRegister reg, llvm::MVT VT = MVT::Other) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='498' u='c' c='_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<doc f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='207'>/// getMinimalPhysRegClass - Returns the Register Class of a physical
/// register of the given type, picking the most sub register class of
/// the right type that contains this physreg.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3817' u='c' c='_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='812' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='813' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1275' u='c' c='_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1294' u='c' c='_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1359' u='c' c='_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1373' u='c' c='_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1416' u='c' c='_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1421' u='c' c='_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='299' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEN4llvm8RegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='336' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='489' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2355' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='97' u='c' c='_ZL14insertCSRSavesRN4llvm17MachineBasicBlockENS_8ArrayRefINS_15CalleeSavedInfoEEEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='131' u='c' c='_ZL17insertCSRRestoresRN4llvm17MachineBasicBlockENS_15MutableArrayRefINS_15CalleeSavedInfoEEEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='216' u='c' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills20spillCalleeSavedRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRAsmPrinter.cpp' l='111' u='c' c='_ZN4llvm13AVRAsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='715' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='123' u='c' c='_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='595' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1421' u='c' c='_ZNK4llvm20HexagonFrameLowering22insertCSRSpillsInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoERb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1485' u='c' c='_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1700' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1712' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1652' u='c' c='_ZNK4llvm16HexagonInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='716' u='c' c='_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='728' u='c' c='_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1430' u='c' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='51' u='c' c='_ZN4llvm3rdf15CopyPropagation15interpretAsCopyEPKNS_12MachineInstrERSt3mapINS0_11RegisterRefES6_St4lessIS6_ESaISt4pairIKS6_S6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='52' u='c' c='_ZN4llvm3rdf15CopyPropagation15interpretAsCopyEPKNS_12MachineInstrERSt3mapINS0_11RegisterRefES6_St4lessIS6_ESaISt4pairIKS6_S6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='123' u='c' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFrameLowering.cpp' l='127' u='c' c='_ZNK4llvm17MipsFrameLowering17estimateStackSizeERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='262' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo13expandCopyACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='833' u='c' c='_ZNK4llvm19MipsSEFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRef2702265'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2346' u='c' c='_ZNK4llvm16PPCFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefINS10705252'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2497' u='c' c='_ZNK4llvm16PPCFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_15MutableA12816417'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='367' u='c' c='_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='793' u='c' c='_ZNK4llvm18RISCVFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefI15021128'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='817' u='c' c='_ZNK4llvm18RISCVFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_15Mutabl9084290'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp' l='121' u='c' c='_ZNK4llvm20SystemZFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp' l='66' u='c' c='_ZNK4llvm20WebAssemblyInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp' l='86' u='c' c='_ZN12_GLOBAL__N_126WebAssemblyReplacePhysRegs20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2386' u='c' c='_ZNK4llvm16X86FrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2468' u='c' c='_ZNK4llvm16X86FrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefINS13780318'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2546' u='c' c='_ZNK4llvm16X86FrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_15MutableA5101228'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameLowering.cpp' l='437' u='c' c='_ZNK4llvm18XCoreFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefI7892175'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameLowering.cpp' l='462' u='c' c='_ZNK4llvm18XCoreFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_15Mutabl7241918'/>
