<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1424" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1424{left:703px;bottom:68px;letter-spacing:0.11px;}
#t2_1424{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1424{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1424{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1424{left:69px;bottom:1083px;letter-spacing:0.17px;}
#t6_1424{left:359px;bottom:967px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1424{left:69px;bottom:878px;letter-spacing:0.13px;}
#t8_1424{left:69px;bottom:854px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#t9_1424{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#ta_1424{left:69px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_1424{left:69px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tc_1424{left:69px;bottom:779px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#td_1424{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_1424{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_1424{left:69px;bottom:711px;}
#tg_1424{left:95px;bottom:715px;letter-spacing:-0.19px;}
#th_1424{left:256px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_1424{left:95px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tj_1424{left:95px;bottom:681px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tk_1424{left:69px;bottom:655px;}
#tl_1424{left:95px;bottom:658px;letter-spacing:-0.19px;}
#tm_1424{left:264px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_1424{left:95px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_1424{left:95px;bottom:625px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#tp_1424{left:69px;bottom:598px;}
#tq_1424{left:95px;bottom:602px;letter-spacing:-0.19px;}
#tr_1424{left:266px;bottom:602px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ts_1424{left:95px;bottom:585px;letter-spacing:-0.14px;word-spacing:-1px;}
#tt_1424{left:95px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tu_1424{left:69px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_1424{left:69px;bottom:527px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_1424{left:69px;bottom:503px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tx_1424{left:69px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ty_1424{left:243px;bottom:486px;letter-spacing:-0.15px;}
#tz_1424{left:272px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_1424{left:69px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_1424{left:69px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_1424{left:69px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_1424{left:69px;bottom:411px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_1424{left:69px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t15_1424{left:69px;bottom:370px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t16_1424{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_1424{left:69px;bottom:336px;letter-spacing:-0.13px;}
#t18_1424{left:69px;bottom:312px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#t19_1424{left:69px;bottom:295px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_1424{left:69px;bottom:268px;}
#t1b_1424{left:95px;bottom:272px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t1c_1424{left:95px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1d_1424{left:95px;bottom:238px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1e_1424{left:69px;bottom:212px;}
#t1f_1424{left:95px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1g_1424{left:95px;bottom:199px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#t1h_1424{left:95px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t1i_1424{left:95px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_1424{left:69px;bottom:140px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1k_1424{left:69px;bottom:124px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1l_1424{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t1m_1424{left:206px;bottom:1065px;letter-spacing:-0.12px;}
#t1n_1424{left:355px;bottom:1065px;letter-spacing:-0.14px;}
#t1o_1424{left:355px;bottom:1050px;letter-spacing:-0.18px;}
#t1p_1424{left:393px;bottom:1065px;letter-spacing:-0.1px;}
#t1q_1424{left:393px;bottom:1050px;letter-spacing:-0.15px;}
#t1r_1424{left:467px;bottom:1065px;letter-spacing:-0.15px;}
#t1s_1424{left:467px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1t_1424{left:538px;bottom:1065px;letter-spacing:-0.12px;}
#t1u_1424{left:74px;bottom:1027px;letter-spacing:-0.13px;}
#t1v_1424{left:206px;bottom:1027px;letter-spacing:-0.15px;}
#t1w_1424{left:355px;bottom:1027px;letter-spacing:-0.16px;}
#t1x_1424{left:393px;bottom:1027px;letter-spacing:-0.11px;}
#t1y_1424{left:467px;bottom:1027px;letter-spacing:-0.12px;}
#t1z_1424{left:538px;bottom:1027px;letter-spacing:-0.11px;}
#t20_1424{left:84px;bottom:946px;letter-spacing:-0.13px;}
#t21_1424{left:191px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t22_1424{left:368px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t23_1424{left:547px;bottom:946px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t24_1424{left:728px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t25_1424{left:94px;bottom:921px;letter-spacing:-0.19px;}
#t26_1424{left:211px;bottom:921px;letter-spacing:-0.12px;}
#t27_1424{left:389px;bottom:921px;letter-spacing:-0.1px;}
#t28_1424{left:568px;bottom:921px;letter-spacing:-0.12px;}
#t29_1424{left:749px;bottom:921px;letter-spacing:-0.15px;}

.s1_1424{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1424{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1424{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1424{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1424{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1424{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s7_1424{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.s8_1424{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_1424{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1424" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1424Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1424" style="-webkit-user-select: none;"><object width="935" height="1210" data="1424/1424.svg" type="image/svg+xml" id="pdf1424" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1424" class="t s1_1424">SYSENTER—Fast System Call </span>
<span id="t2_1424" class="t s2_1424">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1424" class="t s1_1424">4-690 </span><span id="t4_1424" class="t s1_1424">Vol. 2B </span>
<span id="t5_1424" class="t s3_1424">SYSENTER—Fast System Call </span>
<span id="t6_1424" class="t s4_1424">Instruction Operand Encoding </span>
<span id="t7_1424" class="t s4_1424">Description </span>
<span id="t8_1424" class="t s5_1424">Executes a fast call to a level 0 system procedure or routine. SYSENTER is a companion instruction to SYSEXIT. The </span>
<span id="t9_1424" class="t s5_1424">instruction is optimized to provide the maximum performance for system calls from user code running at privilege </span>
<span id="ta_1424" class="t s5_1424">level 3 to operating system or executive procedures running at privilege level 0. </span>
<span id="tb_1424" class="t s5_1424">When executed in IA-32e mode, the SYSENTER instruction transitions the logical processor to 64-bit mode; other- </span>
<span id="tc_1424" class="t s5_1424">wise, the logical processor remains in protected mode. </span>
<span id="td_1424" class="t s5_1424">Prior to executing the SYSENTER instruction, software must specify the privilege level 0 code segment and code </span>
<span id="te_1424" class="t s5_1424">entry point, and the privilege level 0 stack segment and stack pointer by writing values to the following MSRs: </span>
<span id="tf_1424" class="t s6_1424">• </span><span id="tg_1424" class="t s7_1424">IA32_SYSENTER_CS </span><span id="th_1424" class="t s5_1424">(MSR address 174H) — The lower 16 bits of this MSR are the segment selector for the </span>
<span id="ti_1424" class="t s5_1424">privilege level 0 code segment. This value is also used to determine the segment selector of the privilege level </span>
<span id="tj_1424" class="t s5_1424">0 stack segment (see the Operation section). This value cannot indicate a null selector. </span>
<span id="tk_1424" class="t s6_1424">• </span><span id="tl_1424" class="t s7_1424">IA32_SYSENTER_EIP </span><span id="tm_1424" class="t s5_1424">(MSR address 176H) — The value of this MSR is loaded into RIP (thus, this value </span>
<span id="tn_1424" class="t s5_1424">references the first instruction of the selected operating procedure or routine). In protected mode, only </span>
<span id="to_1424" class="t s5_1424">bits 31:0 are loaded. </span>
<span id="tp_1424" class="t s6_1424">• </span><span id="tq_1424" class="t s7_1424">IA32_SYSENTER_ESP </span><span id="tr_1424" class="t s5_1424">(MSR address 175H) — The value of this MSR is loaded into RSP (thus, this value </span>
<span id="ts_1424" class="t s5_1424">contains the stack pointer for the privilege level 0 stack). This value cannot represent a non-canonical address. </span>
<span id="tt_1424" class="t s5_1424">In protected mode, only bits 31:0 are loaded. </span>
<span id="tu_1424" class="t s5_1424">These MSRs can be read from and written to using RDMSR/WRMSR. The WRMSR instruction ensures that the </span>
<span id="tv_1424" class="t s5_1424">IA32_SYSENTER_EIP and IA32_SYSENTER_ESP MSRs always contain canonical addresses. </span>
<span id="tw_1424" class="t s5_1424">While SYSENTER loads the CS and SS selectors with values derived from the IA32_SYSENTER_CS MSR, the CS and </span>
<span id="tx_1424" class="t s5_1424">SS descriptor caches are </span><span id="ty_1424" class="t s7_1424">not </span><span id="tz_1424" class="t s5_1424">loaded from the descriptors (in GDT or LDT) referenced by those selectors. Instead, </span>
<span id="t10_1424" class="t s5_1424">the descriptor caches are loaded with fixed values. See the Operation section for details. It is the responsibility of </span>
<span id="t11_1424" class="t s5_1424">OS software to ensure that the descriptors (in GDT or LDT) referenced by those selector values correspond to the </span>
<span id="t12_1424" class="t s5_1424">fixed values loaded into the descriptor caches; the SYSENTER instruction does not ensure this correspondence. </span>
<span id="t13_1424" class="t s5_1424">The SYSENTER instruction can be invoked from all operating modes except real-address mode. </span>
<span id="t14_1424" class="t s5_1424">The SYSENTER and SYSEXIT instructions are companion instructions, but they do not constitute a call/return pair. </span>
<span id="t15_1424" class="t s5_1424">When executing a SYSENTER instruction, the processor does not save state information for the user code (e.g., the </span>
<span id="t16_1424" class="t s5_1424">instruction pointer), and neither the SYSENTER nor the SYSEXIT instruction supports passing parameters on the </span>
<span id="t17_1424" class="t s5_1424">stack. </span>
<span id="t18_1424" class="t s5_1424">To use the SYSENTER and SYSEXIT instructions as companion instructions for transitions between privilege level 3 </span>
<span id="t19_1424" class="t s5_1424">code and privilege level 0 operating system procedures, the following conventions must be followed: </span>
<span id="t1a_1424" class="t s6_1424">• </span><span id="t1b_1424" class="t s5_1424">The segment descriptors for the privilege level 0 code and stack segments and for the privilege level 3 code and </span>
<span id="t1c_1424" class="t s5_1424">stack segments must be contiguous in a descriptor table. This convention allows the processor to compute the </span>
<span id="t1d_1424" class="t s5_1424">segment selectors from the value entered in the SYSENTER_CS_MSR MSR. </span>
<span id="t1e_1424" class="t s6_1424">• </span><span id="t1f_1424" class="t s5_1424">The fast system call “stub” routines executed by user code (typically in shared libraries or DLLs) must save the </span>
<span id="t1g_1424" class="t s5_1424">required return IP and processor state information if a return to the calling procedure is required. Likewise, the </span>
<span id="t1h_1424" class="t s5_1424">operating system or executive procedures called with SYSENTER instructions must have access to and use this </span>
<span id="t1i_1424" class="t s5_1424">saved return and state information when returning to the user code. </span>
<span id="t1j_1424" class="t s5_1424">The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. </span>
<span id="t1k_1424" class="t s5_1424">The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature </span>
<span id="t1l_1424" class="t s8_1424">Opcode </span><span id="t1m_1424" class="t s8_1424">Instruction </span><span id="t1n_1424" class="t s8_1424">Op/ </span>
<span id="t1o_1424" class="t s8_1424">En </span>
<span id="t1p_1424" class="t s8_1424">64-Bit </span>
<span id="t1q_1424" class="t s8_1424">Mode </span>
<span id="t1r_1424" class="t s8_1424">Compat/ </span>
<span id="t1s_1424" class="t s8_1424">Leg Mode </span>
<span id="t1t_1424" class="t s8_1424">Description </span>
<span id="t1u_1424" class="t s9_1424">0F 34 </span><span id="t1v_1424" class="t s9_1424">SYSENTER </span><span id="t1w_1424" class="t s9_1424">ZO </span><span id="t1x_1424" class="t s9_1424">Valid </span><span id="t1y_1424" class="t s9_1424">Valid </span><span id="t1z_1424" class="t s9_1424">Fast call to privilege level 0 system procedures. </span>
<span id="t20_1424" class="t s8_1424">Op/En </span><span id="t21_1424" class="t s8_1424">Operand 1 </span><span id="t22_1424" class="t s8_1424">Operand 2 </span><span id="t23_1424" class="t s8_1424">Operand 3 </span><span id="t24_1424" class="t s8_1424">Operand 4 </span>
<span id="t25_1424" class="t s9_1424">ZO </span><span id="t26_1424" class="t s9_1424">N/A </span><span id="t27_1424" class="t s9_1424">N/A </span><span id="t28_1424" class="t s9_1424">N/A </span><span id="t29_1424" class="t s9_1424">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
