

================================================================
== Vivado HLS Report for 'image_filter_CvtColor'
================================================================
* Date:           Wed Jun 08 01:42:46 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        gray2scale
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2080081|    1|  2080081|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2080080| 3 ~ 1926 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1923|         5|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2_i)
3 --> 
	8  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecIFCore(i11 %cols, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_1: stg_10 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecIFCore(i11 %rows, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_1: stg_11 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:6  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:7  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: stg_17 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_18 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_19 [1/1] 1.57ns
entry:10  br label %0


 <State 2>: 3.48ns
ST_2: i_i [1/1] 0.00ns
:0  %i_i = phi i11 [ 0, %entry ], [ %i, %3 ]

ST_2: exitcond2_i [1/1] 2.11ns
:1  %exitcond2_i = icmp eq i11 %i_i, %rows_read

ST_2: stg_22 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i [1/1] 1.84ns
:3  %i = add i11 %i_i, 1

ST_2: stg_24 [1/1] 0.00ns
:4  br i1 %exitcond2_i, label %"CvtColor<HLS_RGB2GRAY, 32, 0, 1080, 1920>.exit", label %1

ST_2: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1815) nounwind

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1815)

ST_2: stg_27 [1/1] 1.57ns
:2  br label %2

ST_2: stg_28 [1/1] 0.00ns
CvtColor<HLS_RGB2GRAY, 32, 0, 1080, 1920>.exit:0  ret void


 <State 3>: 2.11ns
ST_3: j_i [1/1] 0.00ns
:0  %j_i = phi i11 [ 0, %1 ], [ %j, %"operator>>.exit.i_ifconv" ]

ST_3: exitcond_i [1/1] 2.11ns
:1  %exitcond_i = icmp eq i11 %j_i, %cols_read

ST_3: stg_31 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j [1/1] 1.84ns
:3  %j = add i11 %j_i, 1

ST_3: stg_33 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %3, label %"operator>>.exit.i_ifconv"


 <State 4>: 4.38ns
ST_4: tmp_103_i [1/1] 0.00ns
operator>>.exit.i_ifconv:3  %tmp_103_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1837)

ST_4: stg_35 [1/1] 0.00ns
operator>>.exit.i_ifconv:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_71 [1/1] 4.38ns
operator>>.exit.i_ifconv:5  %tmp_71 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_72 [1/1] 4.38ns
operator>>.exit.i_ifconv:6  %tmp_72 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp_73 [1/1] 4.38ns
operator>>.exit.i_ifconv:7  %tmp_73 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit.i_ifconv:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1837, i32 %tmp_103_i)


 <State 5>: 6.38ns
ST_5: OP2_V_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:9  %OP2_V_i_cast_i = zext i8 %tmp_71 to i29

ST_5: r_V_i_i [1/1] 6.38ns
operator>>.exit.i_ifconv:10  %r_V_i_i = mul i29 %OP2_V_i_cast_i, 1254096


 <State 6>: 11.12ns
ST_6: OP2_V_1_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:11  %OP2_V_1_i_cast_i = zext i8 %tmp_72 to i30

ST_6: r_V_3_i_i [1/1] 3.36ns
operator>>.exit.i_ifconv:12  %r_V_3_i_i = mul i30 %OP2_V_1_i_cast_i, 2462056

ST_6: OP2_V_2_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:13  %OP2_V_2_i_cast_i = zext i8 %tmp_73 to i28

ST_6: r_V [1/1] 3.36ns
operator>>.exit.i_ifconv:14  %r_V = mul i28 %OP2_V_2_i_cast_i, 478150

ST_6: tmp_2_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:15  %tmp_2_i_cast_i = zext i28 %r_V to i29

ST_6: p_Val2_30 [1/1] 3.02ns
operator>>.exit.i_ifconv:16  %p_Val2_30 = add i29 %r_V_i_i, %tmp_2_i_cast_i

ST_6: tmp_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:17  %tmp_i_cast_i = zext i29 %p_Val2_30 to i30

ST_6: r_V_5 [1/1] 3.02ns
operator>>.exit.i_ifconv:18  %r_V_5 = add i30 %r_V_3_i_i, %tmp_i_cast_i

ST_6: p_Val2_32 [1/1] 0.00ns
operator>>.exit.i_ifconv:19  %p_Val2_32 = call i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30 %r_V_5, i32 22, i32 29)

ST_6: tmp [1/1] 0.00ns
operator>>.exit.i_ifconv:20  %tmp = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_5, i32 21)

ST_6: tmp_4_i_i_i_i [1/1] 0.00ns
operator>>.exit.i_ifconv:21  %tmp_4_i_i_i_i = zext i1 %tmp to i8

ST_6: tmp_68 [1/1] 0.00ns
operator>>.exit.i_ifconv:22  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_5, i32 29)

ST_6: p_Val2_33 [1/1] 1.72ns
operator>>.exit.i_ifconv:23  %p_Val2_33 = add i8 %p_Val2_32, %tmp_4_i_i_i_i

ST_6: tmp_69 [1/1] 0.00ns
operator>>.exit.i_ifconv:24  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_33, i32 7)


 <State 7>: 8.48ns
ST_7: stg_56 [1/1] 0.00ns
operator>>.exit.i_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1816) nounwind

ST_7: tmp_102_i [1/1] 0.00ns
operator>>.exit.i_ifconv:1  %tmp_102_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1816)

ST_7: stg_58 [1/1] 0.00ns
operator>>.exit.i_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: p_Result_9_i_i_i_i_not [1/1] 1.37ns
operator>>.exit.i_ifconv:25  %p_Result_9_i_i_i_i_not = xor i1 %tmp_68, true

ST_7: not_carry [1/1] 1.37ns
operator>>.exit.i_ifconv:26  %not_carry = or i1 %tmp_69, %p_Result_9_i_i_i_i_not

ST_7: p_Val2_s [1/1] 1.37ns
operator>>.exit.i_ifconv:27  %p_Val2_s = select i1 %not_carry, i8 %p_Val2_33, i8 -1

ST_7: tmp_107_i [1/1] 0.00ns
operator>>.exit.i_ifconv:28  %tmp_107_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_7: stg_63 [1/1] 0.00ns
operator>>.exit.i_ifconv:29  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_64 [1/1] 4.38ns
operator>>.exit.i_ifconv:30  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)

ST_7: empty_65 [1/1] 0.00ns
operator>>.exit.i_ifconv:31  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_107_i)

ST_7: empty_66 [1/1] 0.00ns
operator>>.exit.i_ifconv:32  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1816, i32 %tmp_102_i)

ST_7: stg_67 [1/1] 0.00ns
operator>>.exit.i_ifconv:33  br label %2


 <State 8>: 0.00ns
ST_8: empty_67 [1/1] 0.00ns
:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1815, i32 %tmp_i)

ST_8: stg_69 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10819d40; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107e7580; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x107f7600; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x1080dfb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10811eb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10814220; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9                  (specifcore       ) [ 000000000]
stg_10                 (specifcore       ) [ 000000000]
stg_11                 (specinterface    ) [ 000000000]
stg_12                 (specinterface    ) [ 000000000]
stg_13                 (specinterface    ) [ 000000000]
stg_14                 (specinterface    ) [ 000000000]
cols_read              (read             ) [ 001111111]
rows_read              (read             ) [ 001111111]
stg_17                 (specinterface    ) [ 000000000]
stg_18                 (specinterface    ) [ 000000000]
stg_19                 (br               ) [ 011111111]
i_i                    (phi              ) [ 001000000]
exitcond2_i            (icmp             ) [ 001111111]
stg_22                 (speclooptripcount) [ 000000000]
i                      (add              ) [ 011111111]
stg_24                 (br               ) [ 000000000]
stg_25                 (specloopname     ) [ 000000000]
tmp_i                  (specregionbegin  ) [ 000111111]
stg_27                 (br               ) [ 001111111]
stg_28                 (ret              ) [ 000000000]
j_i                    (phi              ) [ 000100000]
exitcond_i             (icmp             ) [ 001111111]
stg_31                 (speclooptripcount) [ 000000000]
j                      (add              ) [ 001111111]
stg_33                 (br               ) [ 000000000]
tmp_103_i              (specregionbegin  ) [ 000000000]
stg_35                 (specprotocol     ) [ 000000000]
tmp_71                 (read             ) [ 000101000]
tmp_72                 (read             ) [ 000101100]
tmp_73                 (read             ) [ 000101100]
empty                  (specregionend    ) [ 000000000]
OP2_V_i_cast_i         (zext             ) [ 000000000]
r_V_i_i                (mul              ) [ 000100100]
OP2_V_1_i_cast_i       (zext             ) [ 000000000]
r_V_3_i_i              (mul              ) [ 000000000]
OP2_V_2_i_cast_i       (zext             ) [ 000000000]
r_V                    (mul              ) [ 000000000]
tmp_2_i_cast_i         (zext             ) [ 000000000]
p_Val2_30              (add              ) [ 000000000]
tmp_i_cast_i           (zext             ) [ 000000000]
r_V_5                  (add              ) [ 000000000]
p_Val2_32              (partselect       ) [ 000000000]
tmp                    (bitselect        ) [ 000000000]
tmp_4_i_i_i_i          (zext             ) [ 000000000]
tmp_68                 (bitselect        ) [ 000100010]
p_Val2_33              (add              ) [ 000100010]
tmp_69                 (bitselect        ) [ 000100010]
stg_56                 (specloopname     ) [ 000000000]
tmp_102_i              (specregionbegin  ) [ 000000000]
stg_58                 (specpipeline     ) [ 000000000]
p_Result_9_i_i_i_i_not (xor              ) [ 000000000]
not_carry              (or               ) [ 000000000]
p_Val2_s               (select           ) [ 000000000]
tmp_107_i              (specregionbegin  ) [ 000000000]
stg_63                 (specprotocol     ) [ 000000000]
stg_64                 (write            ) [ 000000000]
empty_65               (specregionend    ) [ 000000000]
empty_66               (specregionend    ) [ 000000000]
stg_67                 (br               ) [ 001111111]
empty_67               (specregionend    ) [ 000000000]
stg_69                 (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1815"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1837"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1816"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="cols_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rows_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_71_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_71/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_72_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_73_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="stg_64_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_64/7 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="1"/>
<pin id="133" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="11" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="j_i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="1"/>
<pin id="144" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="exitcond2_i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="1"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond_i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="2"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="OP2_V_i_cast_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_i_cast_i/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="OP2_V_1_i_cast_i_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="2"/>
<pin id="180" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_i_cast_i/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="OP2_V_2_i_cast_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="2"/>
<pin id="183" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_i_cast_i/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_i_cast_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="29" slack="0"/>
<pin id="186" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Val2_32_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="30" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_32/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="30" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_4_i_i_i_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_68_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="30" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Val2_33_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_33/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_69_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_Result_9_i_i_i_i_not_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_9_i_i_i_i_not/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="not_carry_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Val2_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="1"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="246" class="1007" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="23" slack="0"/>
<pin id="249" dir="0" index="2" bw="29" slack="0"/>
<pin id="250" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_3_i_i/6 r_V_5/6 "/>
</bind>
</comp>

<comp id="257" class="1007" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="20" slack="0"/>
<pin id="260" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V/6 tmp_2_i_cast_i/6 p_Val2_30/6 "/>
</bind>
</comp>

<comp id="265" class="1007" name="r_V_i_i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="22" slack="0"/>
<pin id="268" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_i_i/5 "/>
</bind>
</comp>

<comp id="271" class="1005" name="cols_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="2"/>
<pin id="273" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="276" class="1005" name="rows_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="1"/>
<pin id="278" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="exitcond2_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_i "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="290" class="1005" name="exitcond_i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_71_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_72_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="2"/>
<pin id="306" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_73_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="2"/>
<pin id="311" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="314" class="1005" name="r_V_i_i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="29" slack="1"/>
<pin id="316" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_i_i "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_68_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_Val2_33_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_69_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="92" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="135" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="135" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="146" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="146" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="195"><net_src comp="70" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="201"><net_src comp="72" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="74" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="72" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="187" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="203" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="76" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="78" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="86" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="88" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="251"><net_src comp="178" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="184" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="255"><net_src comp="246" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="262"><net_src comp="181" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="269"><net_src comp="175" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="94" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="279"><net_src comp="100" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="284"><net_src comp="153" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="158" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="293"><net_src comp="164" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="169" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="302"><net_src comp="106" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="307"><net_src comp="112" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="312"><net_src comp="118" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="317"><net_src comp="265" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="322"><net_src comp="207" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="327"><net_src comp="214" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="332"><net_src comp="220" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="233" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {7 }
  - Chain level:
	State 1
	State 2
		exitcond2_i : 1
		i : 1
		stg_24 : 2
	State 3
		exitcond_i : 1
		j : 1
		stg_33 : 2
	State 4
		empty : 1
	State 5
		r_V_i_i : 1
	State 6
		r_V_3_i_i : 1
		r_V : 1
		tmp_2_i_cast_i : 2
		p_Val2_30 : 3
		tmp_i_cast_i : 4
		r_V_5 : 5
		p_Val2_32 : 6
		tmp : 6
		tmp_4_i_i_i_i : 7
		tmp_68 : 6
		p_Val2_33 : 8
		tmp_69 : 9
	State 7
		stg_64 : 1
		empty_65 : 1
		empty_66 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |            i_fu_158           |    0    |    0    |    11   |
|    add   |            j_fu_169           |    0    |    0    |    11   |
|          |        p_Val2_33_fu_214       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       exitcond2_i_fu_153      |    0    |    0    |    4    |
|          |       exitcond_i_fu_164       |    0    |    0    |    4    |
|----------|-------------------------------|---------|---------|---------|
|  select  |        p_Val2_s_fu_238        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_246          |    1    |    0    |    0    |
|          |           grp_fu_257          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    xor   | p_Result_9_i_i_i_i_not_fu_228 |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        not_carry_fu_233       |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |         r_V_i_i_fu_265        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      cols_read_read_fu_94     |    0    |    0    |    0    |
|          |     rows_read_read_fu_100     |    0    |    0    |    0    |
|   read   |       tmp_71_read_fu_106      |    0    |    0    |    0    |
|          |       tmp_72_read_fu_112      |    0    |    0    |    0    |
|          |       tmp_73_read_fu_118      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |      stg_64_write_fu_124      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     OP2_V_i_cast_i_fu_175     |    0    |    0    |    0    |
|          |    OP2_V_1_i_cast_i_fu_178    |    0    |    0    |    0    |
|   zext   |    OP2_V_2_i_cast_i_fu_181    |    0    |    0    |    0    |
|          |      tmp_i_cast_i_fu_184      |    0    |    0    |    0    |
|          |      tmp_4_i_i_i_i_fu_203     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        p_Val2_32_fu_187       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_196          |    0    |    0    |    0    |
| bitselect|         tmp_68_fu_207         |    0    |    0    |    0    |
|          |         tmp_69_fu_220         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |    0    |    48   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| cols_read_reg_271 |   11   |
|exitcond2_i_reg_281|    1   |
| exitcond_i_reg_290|    1   |
|    i_i_reg_131    |   11   |
|     i_reg_285     |   11   |
|    j_i_reg_142    |   11   |
|     j_reg_294     |   11   |
| p_Val2_33_reg_324 |    8   |
|  r_V_i_i_reg_314  |   29   |
| rows_read_reg_276 |   11   |
|   tmp_68_reg_319  |    1   |
|   tmp_69_reg_329  |    1   |
|   tmp_71_reg_299  |    8   |
|   tmp_72_reg_304  |    8   |
|   tmp_73_reg_309  |    8   |
+-------------------+--------+
|       Total       |   131  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_257 |  p0  |   2  |   8  |   16   ||    8    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  1.571  ||    8    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    8   |
|  Register |    -   |    -   |   131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   131  |   56   |
+-----------+--------+--------+--------+--------+
