s1(07Jul2022:15:32:51):  ncverilog /home/caid023/Verilog_pratice/HW3/sim/testfixture1.v /home/caid023/Verilog_pratice/HW3/src/def.v /home/caid023/Verilog_pratice/HW3/src/SET.v +incdir+/home/caid023/Verilog_pratice/HW3/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s2(07Jul2022:16:21:23):  ncverilog /home/caid023/Verilog_pratice/HW3/sim/testfixture1.v /home/caid023/Verilog_pratice/HW3/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/caid023/Verilog_pratice/HW3/syn/SET_syn.sdf" +define+MD4 
s3(07Jul2022:16:21:38):  ncverilog /home/caid023/Verilog_pratice/HW3/sim/testfixture1.v /home/caid023/Verilog_pratice/HW3/src/def.v /home/caid023/Verilog_pratice/HW3/src/SET.v +incdir+/home/caid023/Verilog_pratice/HW3/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD4 
s4(07Jul2022:16:28:49):  ncverilog /home/caid023/Verilog_pratice/HW3/sim/testfixture1.v /home/caid023/Verilog_pratice/HW3/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/caid023/Verilog_pratice/HW3/syn/SET_syn.sdf" +define+MD4 
s5(17Jul2023:13:22:26):  ncverilog /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/sim/testfixture1.v /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/def.v /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/SET.v +incdir+/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s6(17Jul2023:13:38:33):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s7(17Jul2023:13:40:59):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s8(17Jul2023:13:42:19):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s9(17Jul2023:13:47:38):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s10(17Jul2023:14:05:18):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s11(17Jul2023:14:07:36):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s12(17Jul2023:14:10:53):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s13(17Jul2023:14:13:38):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s14(17Jul2023:14:19:41):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s15(17Jul2023:14:21:48):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s16(17Jul2023:14:22:19):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s17(17Jul2023:14:23:17):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s18(17Jul2023:14:23:58):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s19(17Jul2023:14:24:48):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s20(17Jul2023:14:26:53):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s21(17Jul2023:14:29:14):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s22(17Jul2023:14:32:02):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s23(17Jul2023:14:33:54):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s24(17Jul2023:14:36:05):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s25(17Jul2023:14:55:10):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s26(17Jul2023:15:02:31):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s27(17Jul2023:15:02:50):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s28(17Jul2023:15:05:45):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s29(17Jul2023:15:16:48):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s30(17Jul2023:15:21:09):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s31(17Jul2023:15:28:10):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s32(17Jul2023:15:33:51):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s33(17Jul2023:15:34:41):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s34(17Jul2023:15:36:05):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s35(17Jul2023:15:38:55):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s36(17Jul2023:15:41:56):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s37(17Jul2023:15:42:15):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s38(17Jul2023:15:42:29):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s39(17Jul2023:15:42:50):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s40(17Jul2023:15:44:21):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s41(17Jul2023:15:48:55):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s42(17Jul2023:15:50:31):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s43(17Jul2023:15:51:14):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s44(17Jul2023:15:52:30):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s45(17Jul2023:15:52:58):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s46(17Jul2023:15:54:29):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s47(17Jul2023:15:55:13):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s48(17Jul2023:16:15:50):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s49(17Jul2023:16:16:37):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s50(17Jul2023:16:17:20):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s51(17Jul2023:16:20:42):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s52(17Jul2023:16:21:38):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s53(17Jul2023:16:24:36):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s54(17Jul2023:16:25:27):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s55(17Jul2023:16:29:48):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s56(17Jul2023:16:30:43):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s57(17Jul2023:16:36:02):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s58(17Jul2023:16:36:43):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s59(17Jul2023:16:38:52):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s60(17Jul2023:16:40:49):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s61(17Jul2023:16:41:46):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s62(25Jul2023:14:42:10):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/src/def.v /home/YanYouChen/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s63(25Jul2023:14:44:13):  ncverilog /home/YanYouChen/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s64(10Jul2024:14:13:18):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/src/def.v /home/YanYouChen/summer/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summer/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s65(16Jul2024:15:55:21):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summer/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s66(16Jul2024:16:03:36):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summer/summerwork2_103/syn/SET_syn.sdf" +define+MD2 
s67(16Jul2024:18:44:41):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/src/def.v /home/YanYouChen/summer/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summer/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s68(17Jul2024:13:59:09):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/src/def.v /home/YanYouChen/summer/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summer/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD4 
s69(17Jul2024:14:03:27):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/src/def.v /home/YanYouChen/summer/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summer/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD4 
s70(17Jul2024:15:08:42):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summer/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s71(17Jul2024:17:06:03):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summer/summerwork2_103/syn/SET_syn.sdf" +define+MD1 
s72(17Jul2024:17:10:10):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/YanYouChen/summer/summerwork2_103/syn/SET_syn.sdf" +define+MD2 
s73(30Jul2024:13:33:39):  ncverilog /home/YanYouChen/summer/summerwork2_103/sim/testfixture1.v /home/YanYouChen/summer/summerwork2_103/src/def.v /home/YanYouChen/summer/summerwork2_103/src/SET.v +incdir+/home/YanYouChen/summer/summerwork2_103/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
