vendor_name = ModelSim
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/res_station_updated.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/rs_rob_translator.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/pc_buffer.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/operand_translator.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/memory.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/Main_register_file.vhdl
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/flag_register_file.vhdl
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/fetch.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/decoder.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/branch_predictor.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/datapath.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/LS_Ex_Unit.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/Branch_Jump_Ex.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/alu.vhdl
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/ROB.vhdl
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Downloads_Data/ooo_superscalar/Project/Extra/db/DUT.cbx.xml
design_name = datapath
instance = comp, \clk~I\, clk, datapath, 1
instance = comp, \reset~I\, reset, datapath, 1
