[{"DBLP title": "Deep Learning Based Test Compression Analyzer.", "DBLP authors": ["Cheng-Hung Wu", "Yu Huang", "Kuen-Jong Lee", "Wu-Tung Cheng", "Gaurav Veda", "Sudhakar M. Reddy", "Chun-Cheng Hu", "Chong-Siao Ye"], "year": 2019, "MAG papers": [{"PaperId": 3088215563, "PaperTitle": "deep learning based test compression analyzer", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2982831492, "PaperTitle": "deep learning based test compression analyzer", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"siemens": 3.0, "national cheng kung university": 4.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Sanity-Check: Boosting the Reliability of Safety-Critical Deep Neural Network Applications.", "DBLP authors": ["Elbruz Ozen", "Alex Orailoglu"], "year": 2019, "MAG papers": [{"PaperId": 3000371584, "PaperTitle": "sanity check boosting the reliability of safety critical deep neural network applications", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Applying Neural Networks to Delay Fault Testing: Test Point Insertion and Random Circuit Training.", "DBLP authors": ["Spencer K. Millican", "Yang Sun", "Soham Roy", "Vishwani D. Agrawal"], "year": 2019, "MAG papers": [{"PaperId": 2999231091, "PaperTitle": "applying neural networks to delay fault testing test point insertion and random circuit training", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"auburn university": 4.0}}], "source": "ES"}, {"DBLP title": "TEA: A Test Generation Algorithm for Designs with Timing Exceptions.", "DBLP authors": ["Naixing Wang", "Chen Wang", "Kun-Han Tsai", "Wu-Tung Cheng", "Xijiang Lin", "Mark Kassab", "Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 3000087619, "PaperTitle": "tea a test generation algorithm for designs with timing exceptions", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 2.0, "siemens": 5.0}}], "source": "ES"}, {"DBLP title": "Fault Coverage of a Test Set on Structure-Preserving Siblings of a Circuit-Under-Test.", "DBLP authors": ["Manobendra Nath Mondal", "Animesh Basak Chowdhury", "Manjari Pradhan", "Susmita Sur-Kolay", "Bhargab B. Bhattacharya"], "year": 2019, "MAG papers": [{"PaperId": 2999380228, "PaperTitle": "fault coverage of a test set on structure preserving siblings of a circuit under test", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kharagpur": 1.0, "new york university": 1.0, "indian statistical institute": 3.0}}], "source": "ES"}, {"DBLP title": "A Built-In Self-Diagnostic Mechanism for Delay Faults Based on Self-Generation of Expected Signatures.", "DBLP authors": ["Yushiro Hiramoto", "Satoshi Ohtake", "Hiroshi Takahashi"], "year": 2019, "MAG papers": [{"PaperId": 2999594219, "PaperTitle": "a built in self diagnostic mechanism for delay faults based on self generation of expected signatures", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"oita university": 2.0, "ehime university": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Checking Residue Number System for Low-Power Reliable Neural Network.", "DBLP authors": ["Tsung-Chu Huang"], "year": 2019, "MAG papers": [{"PaperId": 3042166717, "PaperTitle": "self checking residue number system for low power reliable neural network", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3000320208, "PaperTitle": "self checking residue number system for low power reliable neural network", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national changhua university of education": 1.0}}], "source": "ES"}, {"DBLP title": "Novel Radiation Hardened Latch Design with Cost-Effectiveness for Safety-Critical Terrestrial Applications.", "DBLP authors": ["Aibin Yan", "Zhen Wu", "Lu Lu", "Zhili Chen", "Jie Song", "Zuobin Ying", "Patrick Girard", "Xiaoqing Wen"], "year": 2019, "MAG papers": [{"PaperId": 3000090502, "PaperTitle": "novel radiation hardened latch design with cost effectiveness for safety critical terrestrial applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of montpellier": 1.0, "anhui university": 6.0, "kyushu institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Machine Learning Assisted Accurate Estimation of Usage Duration and Manufacturer for Recycled and Counterfeit Flash Memory Detection.", "DBLP authors": ["Saranyu Chattopadhyay", "Preeti Kumari", "Biswajit Ray", "Rajat Subhra Chakraborty"], "year": 2019, "MAG papers": [{"PaperId": 2999794310, "PaperTitle": "machine learning assisted accurate estimation of usage duration and manufacturer for recycled and counterfeit flash memory detection", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of alabama in huntsville": 2.0, "indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "Design of a Sextuple Cross-Coupled SRAM Cell with Optimized Access Operations for Highly Reliable Terrestrial Applications.", "DBLP authors": ["Aibin Yan", "Zhen Wu", "Jun Zhou", "Yuanjie Hu", "Yan Chen", "Zuobin Ying", "Xiaoqing Wen", "Patrick Girard"], "year": 2019, "MAG papers": [{"PaperId": 3000441550, "PaperTitle": "design of a sextuple cross coupled sram cell with optimized access operations for highly reliable terrestrial applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"anhui university": 6.0, "kyushu institute of technology": 1.0, "university of montpellier": 1.0}}], "source": "ES"}, {"DBLP title": "Can Monitoring System State + Counting Custom Instruction Sequences Aid Malware Detection?", "DBLP authors": ["Aditya Rohan", "Kanad Basu", "Ramesh Karri"], "year": 2019, "MAG papers": [{"PaperId": 2999236515, "PaperTitle": "can monitoring system state counting custom instruction sequences aid malware detection", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kanpur": 1.0, "university of texas at dallas": 1.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Reinforcement-Learning-Based Test Program Generation for Software-Based Self-Test.", "DBLP authors": ["Ching-Yuan Chen", "Jiun-Lang Huang"], "year": 2019, "MAG papers": [{"PaperId": 3000704581, "PaperTitle": "reinforcement learning based test program generation for software based self test", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Recruiting Fault Tolerance Techniques for Microprocessor Security.", "DBLP authors": ["Vinay B. Y. Kumar", "Suman Deb", "Rupesh Kumar", "Mustafa Khairallah", "Anupam Chattopadhyay", "Avi Mendelson"], "year": 2019, "MAG papers": [{"PaperId": 3000589874, "PaperTitle": "recruiting fault tolerance techniques for microprocessor security", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 6.0}}], "source": "ES"}, {"DBLP title": "Deep Learning Based Diagnostics for Rowhammer Protection of DRAM Chips.", "DBLP authors": ["Anirban Chakraborty", "Manaar Alam", "Debdeep Mukhopadhyay"], "year": 2019, "MAG papers": [{"PaperId": 3000251956, "PaperTitle": "deep learning based diagnostics for rowhammer protection of dram chips", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Towards Verifiably Secure Systems-on-Chip Platforms.", "DBLP authors": ["Sujit Kumar Muduli", "Pramod Subramanyan"], "year": 2019, "MAG papers": [{"PaperId": 2999316761, "PaperTitle": "towards verifiably secure systems on chip platforms", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kanpur": 2.0}}], "source": "ES"}, {"DBLP title": "Validating Multi-Processor Cache Coherence Mechanisms under Diminished Observability.", "DBLP authors": ["Binod Kumar", "Atul Kumar Bhosale", "Masahiro Fujita", "Virendra Singh"], "year": 2019, "MAG papers": [{"PaperId": 3000648138, "PaperTitle": "validating multi processor cache coherence mechanisms under diminished observability", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokyo": 1.0, "indian institute of technology bombay": 3.0}}], "source": "ES"}, {"DBLP title": "Net Classification Based on Testability and Netlist Structural Features for Hardware Trojan Detection.", "DBLP authors": ["Chee Hoo Kok", "Chia Yee Ooi", "Michiko Inoue", "Mehrdad Moghbel", "Sreedharan Baskara Dass", "Hau Sim Choo", "Nordinah Ismail", "Fawnizu Azmadi Hussin"], "year": 2019, "MAG papers": [{"PaperId": 2999527097, "PaperTitle": "net classification based on testability and netlist structural features for hardware trojan detection", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"universiti teknologi malaysia": 5.0, "nara institute of science and technology": 1.0, "universiti teknologi petronas": 1.0}}], "source": "ES"}, {"DBLP title": "GramsDet: Hardware Trojan Detection Based on Recurrent Neural Network.", "DBLP authors": ["Renjie Lu", "Haihua Shen", "Yu Su", "Huawei Li", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperId": 3000011546, "PaperTitle": "gramsdet hardware trojan detection based on recurrent neural network", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Testing of Physically Unclonable Functions for Uniqueness.", "DBLP authors": ["Leandro Santiago de Ara\u00fajo", "Vinay C. Patil", "Leandro Augusto Justen Marzulo", "Felipe Maia Galv\u00e3o Fran\u00e7a", "Sandip Kundu"], "year": 2019, "MAG papers": [{"PaperId": 3000251753, "PaperTitle": "efficient testing of physically unclonable functions for uniqueness", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"federal university of rio de janeiro": 2.0, "university of massachusetts amherst": 2.0, "rio de janeiro state university": 1.0}}], "source": "ES"}, {"DBLP title": "Orion: A Technique to Prune State Space Search Directions for Guidance-Based Formal Verification.", "DBLP authors": ["Vineesh V. S.", "Binod Kumar", "Rushikesh Shinde", "Akshay Jaiswal", "Harsh Bhargava", "Virendra Singh"], "year": 2019, "MAG papers": [{"PaperId": 3000072857, "PaperTitle": "orion a technique to prune state space search directions for guidance based formal verification", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology bombay": 6.0}}], "source": "ES"}, {"DBLP title": "Combining Fault Analysis Technologies for ISO26262 Functional Safety Verification.", "DBLP authors": ["Felipe Augusto da Silva", "Ahmet Cagri Bagbaba", "Said Hamdioui", "Christian Sauer"], "year": 2019, "MAG papers": [{"PaperId": 2999769006, "PaperTitle": "combining fault analysis technologies for iso26262 functional safety verification", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"cadence design systems": 3.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Structured Approach for Rapid Identification of Fault-Sensitive Nets in Analog Circuits.", "DBLP authors": ["Sayandeep Sanyal", "Amit Patra", "Pallab Dasgupta", "Mayukh Bhattacharya"], "year": 2019, "MAG papers": [{"PaperId": 3000074586, "PaperTitle": "a structured approach for rapid identification of fault sensitive nets in analog circuits", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology kharagpur": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Hierarchical State Space Checks for Errors in Sensors, Actuators and Control of Nonlinear Systems: Diagnosis and Compensation.", "DBLP authors": ["Md Imran Momtaz", "Abhijit Chatterjee"], "year": 2019, "MAG papers": [{"PaperId": 2999583228, "PaperTitle": "hierarchical state space checks for errors in sensors actuators and control of nonlinear systems diagnosis and compensation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Iterative Parallel Test to Detect and Diagnose Multiple Defects for Digital Microfluidic Biochip.", "DBLP authors": ["Sourav Ghosh", "Dolan Maity", "Arijit Chowdhury", "Surajit Kumar Roy", "Chandan Giri"], "year": 2019, "MAG papers": [{"PaperId": 2999417719, "PaperTitle": "iterative parallel test to detect and diagnose multiple defects for digital microfluidic biochip", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of engineering science and technology shibpur": 4.0}}], "source": "ES"}, {"DBLP title": "Detailed Fault Model for Physical Quantum Circuits.", "DBLP authors": ["Arighna Deb", "Debesh K. Das"], "year": 2019, "MAG papers": [{"PaperId": 2999738958, "PaperTitle": "detailed fault model for physical quantum circuits", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kiit university": 1.0, "jadavpur university": 1.0}}], "source": "ES"}, {"DBLP title": "Ensuring Correctness of Next Generation Devices: From Reconfigurable to Self-Learning Systems.", "DBLP authors": ["Rolf Drechsler", "Daniel Gro\u00dfe"], "year": 2019, "MAG papers": [{"PaperId": 2999456258, "PaperTitle": "ensuring correctness of next generation devices from reconfigurable to self learning systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}]