$date
	Thu May 19 21:33:55 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module StartDetect_tb $end
$var wire 4 ! enable [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ sIn $end
$scope module sd $end
$var wire 1 " clk $end
$var wire 4 % enable [3:0] $end
$var wire 1 # rst $end
$var wire 1 $ sIn $end
$var reg 4 & temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz &
bz %
1$
1#
1"
bz !
$end
#1
0"
#2
0$
bz1 !
bz1 %
bz1 &
1"
#3
0"
#4
bz10 !
bz10 %
bz10 &
1$
1"
#5
0"
#6
0#
0$
bz101 !
bz101 %
bz101 &
1"
#7
0"
#8
bz !
bz %
bz &
1#
1$
1"
#9
0"
#10
bz1 !
bz1 %
bz1 &
1"
