Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Oct 16 18:47:56 2018
| Host         : a14p3 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file decoder_control_sets_placed.rpt
| Design       : decoder
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              30 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+------------------+------------------------------------------+------------------+----------------+
|  clk190_BUFG   |                  | inst_btns_pulses[4].inst_btn_pulse/SR[0] |                1 |              4 |
|  clk190_BUFG   | inst_clkdiv/E190 |                                          |                5 |             30 |
|  clk190_BUFG   |                  |                                          |                5 |             36 |
|  clk_IBUF_BUFG |                  |                                          |                6 |             40 |
+----------------+------------------+------------------------------------------+------------------+----------------+


