/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [26:0] _00_;
  reg [12:0] _01_;
  reg [18:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [22:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_8z ? celloutsig_1_11z : celloutsig_1_14z);
  assign celloutsig_1_6z = celloutsig_1_0z[7] | ~(celloutsig_1_0z[3]);
  assign celloutsig_1_0z = in_data[129:122] + in_data[168:161];
  assign celloutsig_1_2z = { in_data[134:129], celloutsig_1_1z } + celloutsig_1_0z[6:0];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 19'h00000;
    else _02_ <= in_data[48:30];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 13'h0000;
    else _01_ <= { in_data[54:44], celloutsig_0_3z, celloutsig_0_2z };
  reg [9:0] _09_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 10'h000;
    else _09_ <= { in_data[132:125], celloutsig_1_1z, celloutsig_1_1z };
  assign _00_[19:10] = _09_;
  assign celloutsig_0_10z = _01_[4:1] && { celloutsig_0_6z[6:5], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_14z = _00_[17:12] && celloutsig_1_13z[22:17];
  assign celloutsig_0_11z = { _02_[14:13], celloutsig_0_1z, celloutsig_0_5z } < in_data[10:7];
  assign celloutsig_1_4z = celloutsig_1_0z[1] ? { in_data[131:124], celloutsig_1_1z } : { celloutsig_1_2z[5], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_2z[4:0], celloutsig_1_1z, celloutsig_1_4z, _00_[19:10] } != in_data[151:127];
  assign celloutsig_0_3z = | { _02_[13:7], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_5z = | _01_;
  assign celloutsig_0_1z = | in_data[62:60];
  assign celloutsig_0_6z = _01_[12:5] >> { _01_[8:2], celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_0z[3:1] >> { celloutsig_1_0z[3:2], celloutsig_1_1z };
  assign celloutsig_1_13z = { in_data[118:104], celloutsig_1_0z } <<< in_data[180:158];
  assign celloutsig_1_19z = ~((_00_[18] & in_data[150]) | celloutsig_1_6z);
  assign celloutsig_0_7z = ~((celloutsig_0_1z & celloutsig_0_6z[1]) | celloutsig_0_5z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] & celloutsig_1_0z[1]) | (celloutsig_1_0z[4] & in_data[149]));
  assign celloutsig_1_11z = ~((celloutsig_1_3z[1] & celloutsig_1_1z) | (celloutsig_1_6z & celloutsig_1_8z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[12]) | (celloutsig_0_1z & in_data[8]));
  assign { _00_[26:20], _00_[8:0] } = { celloutsig_1_0z[7:2], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
