

================================================================
== Vitis HLS Report for 'FIR_filter_392_s'
================================================================
* Date:           Wed Oct 15 22:30:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLS_FIR_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      795|      795|  7.950 us|  7.950 us|  795|  795|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39  |FIR_filter_392_Pipeline_VITIS_LOOP_32_1  |      393|      393|  3.930 us|  3.930 us|  392|  392|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45  |FIR_filter_392_Pipeline_VITIS_LOOP_41_2  |      397|      397|  3.970 us|  3.970 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     1|     136|     212|    -|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|      92|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     1|     175|     306|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39  |FIR_filter_392_Pipeline_VITIS_LOOP_32_1  |        0|   0|   21|   76|    0|
    |grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45  |FIR_filter_392_Pipeline_VITIS_LOOP_41_2  |        1|   1|  115|  136|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        1|   1|  136|  212|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |H_filt_FIR_U  |FIR_filter_392_s_H_filt_FIR_RAM_AUTO_1R1W  |        1|  0|   0|    0|   392|   16|     1|         6272|
    +--------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                           |        1|  0|   0|    0|   392|   16|     1|         6272|
    +--------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |H_filt_FIR_we0  |        or|   0|  0|   2|           1|           1|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0|   2|           1|           1|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |H_filt_FIR_address0  |  14|          3|    9|         27|
    |H_filt_FIR_ce0       |  14|          3|    1|          3|
    |H_filt_FIR_ce1       |   9|          2|    1|          2|
    |H_filt_FIR_d0        |   9|          2|   16|         32|
    |H_filt_FIR_we0       |   9|          2|    1|          2|
    |ap_NS_fsm            |  37|          7|    1|          7|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  92|         19|   29|         73|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |FIR_accu32_loc_fu_22                                            |  31|   0|   31|          0|
    |ap_CS_fsm                                                       |   6|   0|    6|          0|
    |grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  39|   0|   39|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|x_n        |   in|   16|     ap_none|              x_n|        scalar|
+-----------+-----+-----+------------+-----------------+--------------+

