 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR_Toplevel_4_5
Version: J-2014.09
Date   : Mon Nov 11 17:17:23 2019
****************************************

Operating Conditions: NCCOM   Library: tcbn90gtc
Wire Load Model Mode: top

  Startpoint: U_delayline/pointer_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_delayline/pointer_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Toplevel_4_5   TSMC8K_Lowk_Conservative
                                           tcbn90gtc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_delayline/pointer_reg[0]/CP (EDFCNQD1)                0.00       0.00 r
  U_delayline/pointer_reg[0]/Q (EDFCNQD1)                 0.15       0.15 f
  U_delayline/sub_67/A[0] (Delayline_CB_DW01_dec_0)       0.00       0.15 f
  U_delayline/sub_67/U67/Z (OR2D0)                        0.10       0.25 f
  U_delayline/sub_67/U66/Z (OR2D0)                        0.09       0.35 f
  U_delayline/sub_67/U65/Z (OR2D0)                        0.09       0.44 f
  U_delayline/sub_67/U64/Z (OR2D0)                        0.09       0.53 f
  U_delayline/sub_67/U63/Z (OR2D0)                        0.09       0.63 f
  U_delayline/sub_67/U62/Z (OR2D0)                        0.10       0.73 f
  U_delayline/sub_67/U61/ZN (NR2D0)                       0.14       0.86 r
  U_delayline/sub_67/U60/ZN (ND2D0)                       0.10       0.96 f
  U_delayline/sub_67/U59/ZN (NR2D0)                       0.15       1.11 r
  U_delayline/sub_67/U58/ZN (ND2D0)                       0.10       1.20 f
  U_delayline/sub_67/U56/ZN (NR2D0)                       0.15       1.35 r
  U_delayline/sub_67/U54/ZN (ND2D0)                       0.09       1.44 f
  U_delayline/sub_67/U52/Z (OR2D0)                        0.11       1.55 f
  U_delayline/sub_67/U50/Z (OR2D0)                        0.09       1.64 f
  U_delayline/sub_67/U48/Z (OR2D0)                        0.09       1.74 f
  U_delayline/sub_67/U46/Z (OR2D0)                        0.09       1.83 f
  U_delayline/sub_67/U44/Z (OR2D0)                        0.09       1.93 f
  U_delayline/sub_67/U42/Z (OR2D0)                        0.09       2.02 f
  U_delayline/sub_67/U40/Z (OR2D0)                        0.09       2.11 f
  U_delayline/sub_67/U37/Z (OR2D0)                        0.09       2.21 f
  U_delayline/sub_67/U35/Z (OR2D0)                        0.09       2.30 f
  U_delayline/sub_67/U33/Z (OR2D0)                        0.09       2.40 f
  U_delayline/sub_67/U31/Z (OR2D0)                        0.09       2.49 f
  U_delayline/sub_67/U29/Z (OR2D0)                        0.09       2.58 f
  U_delayline/sub_67/U27/Z (OR2D0)                        0.10       2.68 f
  U_delayline/sub_67/U25/ZN (NR2D0)                       0.14       2.82 r
  U_delayline/sub_67/U23/ZN (ND2D0)                       0.10       2.91 f
  U_delayline/sub_67/U21/ZN (NR2D0)                       0.15       3.06 r
  U_delayline/sub_67/U19/ZN (ND2D0)                       0.10       3.16 f
  U_delayline/sub_67/U15/ZN (NR2D0)                       0.08       3.24 r
  U_delayline/sub_67/U14/Z (CKXOR2D0)                     0.11       3.35 r
  U_delayline/sub_67/SUM[31] (Delayline_CB_DW01_dec_0)
                                                          0.00       3.35 r
  U_delayline/U18/Z (AN2D0)                               0.07       3.41 r
  U_delayline/pointer_reg[31]/D (EDFCNQD1)                0.00       3.41 r
  data arrival time                                                  3.41

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  U_delayline/pointer_reg[31]/CP (EDFCNQD1)               0.00       5.00 r
  library setup time                                     -0.08       4.92
  data required time                                                 4.92
  --------------------------------------------------------------------------
  data required time                                                 4.92
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


1
