<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_ll_tim.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_08b87254197b135abc61821bb66d28f7.html">Src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_ll_tim.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__tim_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_ll_tim.c</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   TIM LL module driver.</span>
<a name="l00006"></a>00006 <span class="comment">  ******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment">  * @attention</span>
<a name="l00008"></a>00008 <span class="comment">  *</span>
<a name="l00009"></a>00009 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2016 STMicroelectronics.</span>
<a name="l00010"></a>00010 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00013"></a>00013 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00014"></a>00014 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00015"></a>00015 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  ******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment">  */</span>
<a name="l00019"></a>00019 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span>
<a name="l00021"></a>00021 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__ll__tim_8h.html" title="Header file of TIM LL module.">stm32f1xx_ll_tim.h</a>&quot;</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__ll__bus_8h.html" title="Header file of BUS LL module.">stm32f1xx_ll_bus.h</a>&quot;</span>
<a name="l00024"></a>00024 
<a name="l00025"></a>00025 <span class="preprocessor">#ifdef  USE_FULL_ASSERT</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span><span class="preprocessor">#include &quot;stm32_assert.h&quot;</span>
<a name="l00027"></a>00027 <span class="preprocessor">#else</span>
<a name="l00028"></a><a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">00028</a> <span class="preprocessor"></span><span class="preprocessor">#define assert_param(expr) ((void)0U)</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_ASSERT */</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">/** @addtogroup STM32F1xx_LL_Driver</span>
<a name="l00032"></a>00032 <span class="comment">  * @{</span>
<a name="l00033"></a>00033 <span class="comment">  */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM9) || defined (TIM10) || defined (TIM11) || defined (TIM12) || defined (TIM13) || defined (TIM14) || defined (TIM15) || defined (TIM16) || defined (TIM17)</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/** @addtogroup TIM_LL</span>
<a name="l00038"></a>00038 <span class="comment">  * @{</span>
<a name="l00039"></a>00039 <span class="comment">  */</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="comment">/* Private types -------------------------------------------------------------*/</span>
<a name="l00042"></a>00042 <span class="comment">/* Private variables ---------------------------------------------------------*/</span>
<a name="l00043"></a>00043 <span class="comment">/* Private constants ---------------------------------------------------------*/</span>
<a name="l00044"></a>00044 <span class="comment">/* Private macros ------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00045"></a>00045 <span class="comment">/** @addtogroup TIM_LL_Private_Macros</span>
<a name="l00046"></a>00046 <span class="comment">  * @{</span>
<a name="l00047"></a>00047 <span class="comment">  */</span>
<a name="l00048"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga99563951d5333e34e09135995cab87c7">00048</a> <span class="preprocessor">#define IS_LL_TIM_COUNTERMODE(__VALUE__) (((__VALUE__) == LL_TIM_COUNTERMODE_UP) \</span>
<a name="l00049"></a>00049 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_DOWN) \</span>
<a name="l00050"></a>00050 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP) \</span>
<a name="l00051"></a>00051 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_DOWN) \</span>
<a name="l00052"></a>00052 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN))</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00054"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga0fd8fd134c33ac1320688c4cce2959bd">00054</a> <span class="preprocessor">#define IS_LL_TIM_CLOCKDIVISION(__VALUE__) (((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV1) \</span>
<a name="l00055"></a>00055 <span class="preprocessor">                                            || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV2) \</span>
<a name="l00056"></a>00056 <span class="preprocessor">                                            || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV4))</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga093e50bf18b99c48f1b292d5c5673ce9">00058</a> <span class="preprocessor">#define IS_LL_TIM_OCMODE(__VALUE__) (((__VALUE__) == LL_TIM_OCMODE_FROZEN) \</span>
<a name="l00059"></a>00059 <span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_ACTIVE) \</span>
<a name="l00060"></a>00060 <span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_INACTIVE) \</span>
<a name="l00061"></a>00061 <span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_TOGGLE) \</span>
<a name="l00062"></a>00062 <span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_FORCED_INACTIVE) \</span>
<a name="l00063"></a>00063 <span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_FORCED_ACTIVE) \</span>
<a name="l00064"></a>00064 <span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_PWM1) \</span>
<a name="l00065"></a>00065 <span class="preprocessor">                                     || ((__VALUE__) == LL_TIM_OCMODE_PWM2))</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>
<a name="l00067"></a><a class="code" href="group__TIM__LL__Private__Macros.html#gacbe045bdcdbcf63c2860081deabfce16">00067</a> <span class="preprocessor">#define IS_LL_TIM_OCSTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCSTATE_DISABLE) \</span>
<a name="l00068"></a>00068 <span class="preprocessor">                                      || ((__VALUE__) == LL_TIM_OCSTATE_ENABLE))</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a><a class="code" href="group__TIM__LL__Private__Macros.html#gaa09f7484e378072ff47954acd0b8f528">00070</a> <span class="preprocessor">#define IS_LL_TIM_OCPOLARITY(__VALUE__) (((__VALUE__) == LL_TIM_OCPOLARITY_HIGH) \</span>
<a name="l00071"></a>00071 <span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_OCPOLARITY_LOW))</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga1f7658a65cdf773cfda14c859a9c3948">00073</a> <span class="preprocessor">#define IS_LL_TIM_OCIDLESTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCIDLESTATE_LOW) \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_OCIDLESTATE_HIGH))</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a><a class="code" href="group__TIM__LL__Private__Macros.html#gae23267b3a2acfdcd117a6701ac7b49f9">00076</a> <span class="preprocessor">#define IS_LL_TIM_ACTIVEINPUT(__VALUE__) (((__VALUE__) == LL_TIM_ACTIVEINPUT_DIRECTTI) \</span>
<a name="l00077"></a>00077 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_ACTIVEINPUT_INDIRECTTI) \</span>
<a name="l00078"></a>00078 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_ACTIVEINPUT_TRC))</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a><a class="code" href="group__TIM__LL__Private__Macros.html#gab3a877d3741c9e1699b69519a847527f">00080</a> <span class="preprocessor">#define IS_LL_TIM_ICPSC(__VALUE__) (((__VALUE__) == LL_TIM_ICPSC_DIV1) \</span>
<a name="l00081"></a>00081 <span class="preprocessor">                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV2) \</span>
<a name="l00082"></a>00082 <span class="preprocessor">                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV4) \</span>
<a name="l00083"></a>00083 <span class="preprocessor">                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV8))</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga7e42b7314aa1ce46233aaadf114621ed">00085</a> <span class="preprocessor">#define IS_LL_TIM_IC_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_IC_FILTER_FDIV1) \</span>
<a name="l00086"></a>00086 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N2) \</span>
<a name="l00087"></a>00087 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N4) \</span>
<a name="l00088"></a>00088 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N8) \</span>
<a name="l00089"></a>00089 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N6) \</span>
<a name="l00090"></a>00090 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N8) \</span>
<a name="l00091"></a>00091 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N6) \</span>
<a name="l00092"></a>00092 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N8) \</span>
<a name="l00093"></a>00093 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N6) \</span>
<a name="l00094"></a>00094 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N8) \</span>
<a name="l00095"></a>00095 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N5) \</span>
<a name="l00096"></a>00096 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N6) \</span>
<a name="l00097"></a>00097 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N8) \</span>
<a name="l00098"></a>00098 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N5) \</span>
<a name="l00099"></a>00099 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N6) \</span>
<a name="l00100"></a>00100 <span class="preprocessor">                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N8))</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga75f2a9bceab0cfa3a1faaba1e95ac7a0">00102</a> <span class="preprocessor">#define IS_LL_TIM_IC_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \</span>
<a name="l00103"></a>00103 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING))</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga53bd6f4ece923d3aadb7e18f803a238d">00105</a> <span class="preprocessor">#define IS_LL_TIM_ENCODERMODE(__VALUE__) (((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI1) \</span>
<a name="l00106"></a>00106 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI2) \</span>
<a name="l00107"></a>00107 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X4_TI12))</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga65c152bc162c97f47293cdc4bc1a62b2">00109</a> <span class="preprocessor">#define IS_LL_TIM_IC_POLARITY_ENCODER(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \</span>
<a name="l00110"></a>00110 <span class="preprocessor">                                                  || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING))</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a><a class="code" href="group__TIM__LL__Private__Macros.html#gacfadb37c697172476a98df0b92142d0c">00112</a> <span class="preprocessor">#define IS_LL_TIM_OSSR_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSR_DISABLE) \</span>
<a name="l00113"></a>00113 <span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_OSSR_ENABLE))</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a><a class="code" href="group__TIM__LL__Private__Macros.html#gae68ee44ba75afb34d8afac90682d39f9">00115</a> <span class="preprocessor">#define IS_LL_TIM_OSSI_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSI_DISABLE) \</span>
<a name="l00116"></a>00116 <span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_OSSI_ENABLE))</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga3b462b50bcbd2709a45ac8bc05e2e908">00118</a> <span class="preprocessor">#define IS_LL_TIM_LOCK_LEVEL(__VALUE__) (((__VALUE__) == LL_TIM_LOCKLEVEL_OFF) \</span>
<a name="l00119"></a>00119 <span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_1)   \</span>
<a name="l00120"></a>00120 <span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_2)   \</span>
<a name="l00121"></a>00121 <span class="preprocessor">                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_3))</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a><a class="code" href="group__TIM__LL__Private__Macros.html#gab8438559701c6cde31dd35ff29eb1116">00123</a> <span class="preprocessor">#define IS_LL_TIM_BREAK_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_DISABLE) \</span>
<a name="l00124"></a>00124 <span class="preprocessor">                                          || ((__VALUE__) == LL_TIM_BREAK_ENABLE))</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga3ca15c8f7e2985aad722886f7dcb2035">00126</a> <span class="preprocessor">#define IS_LL_TIM_BREAK_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_POLARITY_LOW) \</span>
<a name="l00127"></a>00127 <span class="preprocessor">                                             || ((__VALUE__) == LL_TIM_BREAK_POLARITY_HIGH))</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a><a class="code" href="group__TIM__LL__Private__Macros.html#gaaba2c89059604988bfb463805eda3f7c">00129</a> <span class="preprocessor">#define IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(__VALUE__) (((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_DISABLE) \</span>
<a name="l00130"></a>00130 <span class="preprocessor">                                                     || ((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_ENABLE))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00132"></a>00132 <span class="comment">  * @}</span>
<a name="l00133"></a>00133 <span class="comment">  */</span>
<a name="l00134"></a>00134 
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="comment">/* Private function prototypes -----------------------------------------------*/</span><span class="comment"></span>
<a name="l00137"></a>00137 <span class="comment">/** @defgroup TIM_LL_Private_Functions TIM Private Functions</span>
<a name="l00138"></a>00138 <span class="comment">  * @{</span>
<a name="l00139"></a>00139 <span class="comment">  */</span>
<a name="l00140"></a>00140 <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#gaf20410a5d975c7a9616914372ca648bf" title="Configure the TIMx output channel 1.">OC1Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OCInitStruct);
<a name="l00141"></a>00141 <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#ga6fba0bbcd432ddc845b8dee83ad423df" title="Configure the TIMx output channel 2.">OC2Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OCInitStruct);
<a name="l00142"></a>00142 <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#ga49d87bb8c61ab3bd692c6a1034caedf3" title="Configure the TIMx output channel 3.">OC3Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OCInitStruct);
<a name="l00143"></a>00143 <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#ga041468219ad8b54ed24290c31cf7ed32" title="Configure the TIMx output channel 4.">OC4Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OCInitStruct);
<a name="l00144"></a>00144 <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#gaa0eddf6f0d56fa72c19e0d21af835a97" title="Configure the TIMx input channel 1.">IC1Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct);
<a name="l00145"></a>00145 <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#ga427c741c2244a1633c3c34199a667e80" title="Configure the TIMx input channel 2.">IC2Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct);
<a name="l00146"></a>00146 <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#gaa609062454fc81514fd61ca42adebd37" title="Configure the TIMx input channel 3.">IC3Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct);
<a name="l00147"></a>00147 <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#gab7ed2f576ca6876d113f980481b22e9e" title="Configure the TIMx input channel 4.">IC4Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct);<span class="comment"></span>
<a name="l00148"></a>00148 <span class="comment">/**</span>
<a name="l00149"></a>00149 <span class="comment">  * @}</span>
<a name="l00150"></a>00150 <span class="comment">  */</span>
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <span class="comment">/* Exported functions --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00153"></a>00153 <span class="comment">/** @addtogroup TIM_LL_Exported_Functions</span>
<a name="l00154"></a>00154 <span class="comment">  * @{</span>
<a name="l00155"></a>00155 <span class="comment">  */</span>
<a name="l00156"></a>00156 <span class="comment"></span>
<a name="l00157"></a>00157 <span class="comment">/** @addtogroup TIM_LL_EF_Init</span>
<a name="l00158"></a>00158 <span class="comment">  * @{</span>
<a name="l00159"></a>00159 <span class="comment">  */</span>
<a name="l00160"></a>00160 <span class="comment"></span>
<a name="l00161"></a>00161 <span class="comment">/**</span>
<a name="l00162"></a>00162 <span class="comment">  * @brief  Set TIMx registers to their reset values.</span>
<a name="l00163"></a>00163 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l00164"></a>00164 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00165"></a>00165 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l00166"></a>00166 <span class="comment">  *          - ERROR: invalid TIMx instance</span>
<a name="l00167"></a>00167 <span class="comment">  */</span>
<a name="l00168"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga30baf8583d8b9bf9b33c798af312605a">00168</a> ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga30baf8583d8b9bf9b33c798af312605a" title="Set TIMx registers to their reset values.">LL_TIM_DeInit</a>(TIM_TypeDef *TIMx)
<a name="l00169"></a>00169 {
<a name="l00170"></a>00170   ErrorStatus result = SUCCESS;
<a name="l00171"></a>00171 
<a name="l00172"></a>00172   <span class="comment">/* Check the parameters */</span>
<a name="l00173"></a>00173   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_INSTANCE(TIMx));
<a name="l00174"></a>00174 
<a name="l00175"></a>00175   <span class="keywordflow">if</span> (TIMx == TIM2)
<a name="l00176"></a>00176   {
<a name="l00177"></a>00177     <a class="code" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096" title="Force APB1 peripherals reset.">LL_APB1_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga335382cf2534cd041f1cdf2b7fad101a">LL_APB1_GRP1_PERIPH_TIM2</a>);
<a name="l00178"></a>00178     <a class="code" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2" title="Release APB1 peripherals reset.">LL_APB1_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga335382cf2534cd041f1cdf2b7fad101a">LL_APB1_GRP1_PERIPH_TIM2</a>);
<a name="l00179"></a>00179   }
<a name="l00180"></a>00180 <span class="preprocessor">#if defined(TIM1)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM1)
<a name="l00182"></a>00182   {
<a name="l00183"></a>00183     <a class="code" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad" title="Force APB2 peripherals reset.">LL_APB2_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga19fd0160cc7127f6958def1c0a5e8ec7">LL_APB2_GRP1_PERIPH_TIM1</a>);
<a name="l00184"></a>00184     <a class="code" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd" title="Release APB2 peripherals reset.">LL_APB2_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga19fd0160cc7127f6958def1c0a5e8ec7">LL_APB2_GRP1_PERIPH_TIM1</a>);
<a name="l00185"></a>00185   }
<a name="l00186"></a>00186 <span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM3)</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM3)
<a name="l00189"></a>00189   {
<a name="l00190"></a>00190     <a class="code" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096" title="Force APB1 peripherals reset.">LL_APB1_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga5958a157a5ea0f7a620a27c7e7100ad1">LL_APB1_GRP1_PERIPH_TIM3</a>);
<a name="l00191"></a>00191     <a class="code" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2" title="Release APB1 peripherals reset.">LL_APB1_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga5958a157a5ea0f7a620a27c7e7100ad1">LL_APB1_GRP1_PERIPH_TIM3</a>);
<a name="l00192"></a>00192   }
<a name="l00193"></a>00193 <span class="preprocessor">#endif</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM4)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM4)
<a name="l00196"></a>00196   {
<a name="l00197"></a>00197     <a class="code" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096" title="Force APB1 peripherals reset.">LL_APB1_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga273ebd0e43e9f5007de13ac73c59e4c3">LL_APB1_GRP1_PERIPH_TIM4</a>);
<a name="l00198"></a>00198     <a class="code" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2" title="Release APB1 peripherals reset.">LL_APB1_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga273ebd0e43e9f5007de13ac73c59e4c3">LL_APB1_GRP1_PERIPH_TIM4</a>);
<a name="l00199"></a>00199   }
<a name="l00200"></a>00200 <span class="preprocessor">#endif</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM5)</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM5)
<a name="l00203"></a>00203   {
<a name="l00204"></a>00204     <a class="code" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096" title="Force APB1 peripherals reset.">LL_APB1_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gae0206f60ee85429b4803383344ee3bf2">LL_APB1_GRP1_PERIPH_TIM5</a>);
<a name="l00205"></a>00205     <a class="code" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2" title="Release APB1 peripherals reset.">LL_APB1_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gae0206f60ee85429b4803383344ee3bf2">LL_APB1_GRP1_PERIPH_TIM5</a>);
<a name="l00206"></a>00206   }
<a name="l00207"></a>00207 <span class="preprocessor">#endif</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM6)</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM6)
<a name="l00210"></a>00210   {
<a name="l00211"></a>00211     <a class="code" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096" title="Force APB1 peripherals reset.">LL_APB1_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga7434cdbd6f058dc0a7820d1780372ca6">LL_APB1_GRP1_PERIPH_TIM6</a>);
<a name="l00212"></a>00212     <a class="code" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2" title="Release APB1 peripherals reset.">LL_APB1_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga7434cdbd6f058dc0a7820d1780372ca6">LL_APB1_GRP1_PERIPH_TIM6</a>);
<a name="l00213"></a>00213   }
<a name="l00214"></a>00214 <span class="preprocessor">#endif</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#if defined (TIM7)</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM7)
<a name="l00217"></a>00217   {
<a name="l00218"></a>00218     <a class="code" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096" title="Force APB1 peripherals reset.">LL_APB1_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gaa9347422c2a433405910846edaa5e1b5">LL_APB1_GRP1_PERIPH_TIM7</a>);
<a name="l00219"></a>00219     <a class="code" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2" title="Release APB1 peripherals reset.">LL_APB1_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gaa9347422c2a433405910846edaa5e1b5">LL_APB1_GRP1_PERIPH_TIM7</a>);
<a name="l00220"></a>00220   }
<a name="l00221"></a>00221 <span class="preprocessor">#endif</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM8)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM8)
<a name="l00224"></a>00224   {
<a name="l00225"></a>00225     <a class="code" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad" title="Force APB2 peripherals reset.">LL_APB2_GRP1_ForceReset</a>(LL_APB2_GRP1_PERIPH_TIM8);
<a name="l00226"></a>00226     <a class="code" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd" title="Release APB2 peripherals reset.">LL_APB2_GRP1_ReleaseReset</a>(LL_APB2_GRP1_PERIPH_TIM8);
<a name="l00227"></a>00227   }
<a name="l00228"></a>00228 <span class="preprocessor">#endif</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM9)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM9)
<a name="l00231"></a>00231   {
<a name="l00232"></a>00232     <a class="code" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad" title="Force APB2 peripherals reset.">LL_APB2_GRP1_ForceReset</a>(LL_APB2_GRP1_PERIPH_TIM9);
<a name="l00233"></a>00233     <a class="code" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd" title="Release APB2 peripherals reset.">LL_APB2_GRP1_ReleaseReset</a>(LL_APB2_GRP1_PERIPH_TIM9);
<a name="l00234"></a>00234   }
<a name="l00235"></a>00235 <span class="preprocessor">#endif</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM10)</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM10)
<a name="l00238"></a>00238   {
<a name="l00239"></a>00239     <a class="code" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad" title="Force APB2 peripherals reset.">LL_APB2_GRP1_ForceReset</a>(LL_APB2_GRP1_PERIPH_TIM10);
<a name="l00240"></a>00240     <a class="code" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd" title="Release APB2 peripherals reset.">LL_APB2_GRP1_ReleaseReset</a>(LL_APB2_GRP1_PERIPH_TIM10);
<a name="l00241"></a>00241   }
<a name="l00242"></a>00242 <span class="preprocessor">#endif</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM11)</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM11)
<a name="l00245"></a>00245   {
<a name="l00246"></a>00246     <a class="code" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad" title="Force APB2 peripherals reset.">LL_APB2_GRP1_ForceReset</a>(LL_APB2_GRP1_PERIPH_TIM11);
<a name="l00247"></a>00247     <a class="code" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd" title="Release APB2 peripherals reset.">LL_APB2_GRP1_ReleaseReset</a>(LL_APB2_GRP1_PERIPH_TIM11);
<a name="l00248"></a>00248   }
<a name="l00249"></a>00249 <span class="preprocessor">#endif</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM12)</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM12)
<a name="l00252"></a>00252   {
<a name="l00253"></a>00253     <a class="code" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096" title="Force APB1 peripherals reset.">LL_APB1_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga0ecc97c925f01e8c47cb1b60ce4aae20">LL_APB1_GRP1_PERIPH_TIM12</a>);
<a name="l00254"></a>00254     <a class="code" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2" title="Release APB1 peripherals reset.">LL_APB1_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga0ecc97c925f01e8c47cb1b60ce4aae20">LL_APB1_GRP1_PERIPH_TIM12</a>);
<a name="l00255"></a>00255   }
<a name="l00256"></a>00256 <span class="preprocessor">#endif</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM13)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM13)
<a name="l00259"></a>00259   {
<a name="l00260"></a>00260     <a class="code" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096" title="Force APB1 peripherals reset.">LL_APB1_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gad8c510aa713ade5306b7cbf218d0fd93">LL_APB1_GRP1_PERIPH_TIM13</a>);
<a name="l00261"></a>00261     <a class="code" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2" title="Release APB1 peripherals reset.">LL_APB1_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gad8c510aa713ade5306b7cbf218d0fd93">LL_APB1_GRP1_PERIPH_TIM13</a>);
<a name="l00262"></a>00262   }
<a name="l00263"></a>00263 <span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM14)</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM14)
<a name="l00266"></a>00266   {
<a name="l00267"></a>00267     <a class="code" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096" title="Force APB1 peripherals reset.">LL_APB1_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga9d57bfe8a27162f9af809314f25db312">LL_APB1_GRP1_PERIPH_TIM14</a>);
<a name="l00268"></a>00268     <a class="code" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2" title="Release APB1 peripherals reset.">LL_APB1_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga9d57bfe8a27162f9af809314f25db312">LL_APB1_GRP1_PERIPH_TIM14</a>);
<a name="l00269"></a>00269   }
<a name="l00270"></a>00270 <span class="preprocessor">#endif</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM15)</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM15)
<a name="l00273"></a>00273   {
<a name="l00274"></a>00274     <a class="code" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad" title="Force APB2 peripherals reset.">LL_APB2_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB2__GRP1__PERIPH.html#gaedc946a60001a8ed6eb51eb621d9f284">LL_APB2_GRP1_PERIPH_TIM15</a>);
<a name="l00275"></a>00275     <a class="code" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd" title="Release APB2 peripherals reset.">LL_APB2_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB2__GRP1__PERIPH.html#gaedc946a60001a8ed6eb51eb621d9f284">LL_APB2_GRP1_PERIPH_TIM15</a>);
<a name="l00276"></a>00276   }
<a name="l00277"></a>00277 <span class="preprocessor">#endif</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM16)</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM16)
<a name="l00280"></a>00280   {
<a name="l00281"></a>00281     <a class="code" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad" title="Force APB2 peripherals reset.">LL_APB2_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB2__GRP1__PERIPH.html#gafc46b6b64dc7cfada0d0aa3080962763">LL_APB2_GRP1_PERIPH_TIM16</a>);
<a name="l00282"></a>00282     <a class="code" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd" title="Release APB2 peripherals reset.">LL_APB2_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB2__GRP1__PERIPH.html#gafc46b6b64dc7cfada0d0aa3080962763">LL_APB2_GRP1_PERIPH_TIM16</a>);
<a name="l00283"></a>00283   }
<a name="l00284"></a>00284 <span class="preprocessor">#endif</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#if defined(TIM17)</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM17)
<a name="l00287"></a>00287   {
<a name="l00288"></a>00288     <a class="code" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad" title="Force APB2 peripherals reset.">LL_APB2_GRP1_ForceReset</a>(<a class="code" href="group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga368cbf825b63ec04277236adb6add724">LL_APB2_GRP1_PERIPH_TIM17</a>);
<a name="l00289"></a>00289     <a class="code" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd" title="Release APB2 peripherals reset.">LL_APB2_GRP1_ReleaseReset</a>(<a class="code" href="group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga368cbf825b63ec04277236adb6add724">LL_APB2_GRP1_PERIPH_TIM17</a>);
<a name="l00290"></a>00290   }
<a name="l00291"></a>00291 <span class="preprocessor">#endif</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span>  <span class="keywordflow">else</span>
<a name="l00293"></a>00293   {
<a name="l00294"></a>00294     result = ERROR;
<a name="l00295"></a>00295   }
<a name="l00296"></a>00296 
<a name="l00297"></a>00297   <span class="keywordflow">return</span> result;
<a name="l00298"></a>00298 }
<a name="l00299"></a>00299 <span class="comment"></span>
<a name="l00300"></a>00300 <span class="comment">/**</span>
<a name="l00301"></a>00301 <span class="comment">  * @brief  Set the fields of the time base unit configuration data structure</span>
<a name="l00302"></a>00302 <span class="comment">  *         to their default values.</span>
<a name="l00303"></a>00303 <span class="comment">  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)</span>
<a name="l00304"></a>00304 <span class="comment">  * @retval None</span>
<a name="l00305"></a>00305 <span class="comment">  */</span>
<a name="l00306"></a><a class="code" href="group__TIM__LL__EF__Init.html#gac5a14068aec0742395d3876a3e91af20">00306</a> <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#gac5a14068aec0742395d3876a3e91af20" title="Set the fields of the time base unit configuration data structure to their default values...">LL_TIM_StructInit</a>(<a class="code" href="structLL__TIM__InitTypeDef.html" title="TIM Time Base configuration structure definition.">LL_TIM_InitTypeDef</a> *TIM_InitStruct)
<a name="l00307"></a>00307 {
<a name="l00308"></a>00308   <span class="comment">/* Set the default configuration */</span>
<a name="l00309"></a>00309   TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#a059ce0d24ceb542e2ab1115ec22647ac">Prescaler</a>         = (uint16_t)0x0000;
<a name="l00310"></a>00310   TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#a549f45be8b2216c5368f5a92c1f25c98">CounterMode</a>       = <a class="code" href="group__TIM__LL__EC__COUNTERMODE.html#ga5fdd1a8fc7b73247181eae22ae206957">LL_TIM_COUNTERMODE_UP</a>;
<a name="l00311"></a>00311   TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#aaeeae89c4b091d2419cfb6a34549685b">Autoreload</a>        = 0xFFFFFFFFU;
<a name="l00312"></a>00312   TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#ab76c0843af226508ec5bbe131d77faf6">ClockDivision</a>     = <a class="code" href="group__TIM__LL__EC__CLOCKDIVISION.html#ga914b25d169753402e0d1829e79d85c89">LL_TIM_CLOCKDIVISION_DIV1</a>;
<a name="l00313"></a>00313   TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#a4a331053c87210f5d41dae86f8946226">RepetitionCounter</a> = (uint8_t)0x00;
<a name="l00314"></a>00314 }
<a name="l00315"></a>00315 <span class="comment"></span>
<a name="l00316"></a>00316 <span class="comment">/**</span>
<a name="l00317"></a>00317 <span class="comment">  * @brief  Configure the TIMx time base unit.</span>
<a name="l00318"></a>00318 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00319"></a>00319 <span class="comment">  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (TIMx time base unit configuration data structure)</span>
<a name="l00320"></a>00320 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00321"></a>00321 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l00322"></a>00322 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l00323"></a>00323 <span class="comment">  */</span>
<a name="l00324"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2">00324</a> ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2" title="Configure the TIMx time base unit.">LL_TIM_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__InitTypeDef.html" title="TIM Time Base configuration structure definition.">LL_TIM_InitTypeDef</a> *TIM_InitStruct)
<a name="l00325"></a>00325 {
<a name="l00326"></a>00326   uint32_t tmpcr1;
<a name="l00327"></a>00327 
<a name="l00328"></a>00328   <span class="comment">/* Check the parameters */</span>
<a name="l00329"></a>00329   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_INSTANCE(TIMx));
<a name="l00330"></a>00330   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga99563951d5333e34e09135995cab87c7">IS_LL_TIM_COUNTERMODE</a>(TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#a549f45be8b2216c5368f5a92c1f25c98">CounterMode</a>));
<a name="l00331"></a>00331   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga0fd8fd134c33ac1320688c4cce2959bd">IS_LL_TIM_CLOCKDIVISION</a>(TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#ab76c0843af226508ec5bbe131d77faf6">ClockDivision</a>));
<a name="l00332"></a>00332 
<a name="l00333"></a>00333   tmpcr1 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CR1);
<a name="l00334"></a>00334 
<a name="l00335"></a>00335   <span class="keywordflow">if</span> (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
<a name="l00336"></a>00336   {
<a name="l00337"></a>00337     <span class="comment">/* Select the Counter Mode */</span>
<a name="l00338"></a>00338     MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#a549f45be8b2216c5368f5a92c1f25c98">CounterMode</a>);
<a name="l00339"></a>00339   }
<a name="l00340"></a>00340 
<a name="l00341"></a>00341   <span class="keywordflow">if</span> (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
<a name="l00342"></a>00342   {
<a name="l00343"></a>00343     <span class="comment">/* Set the clock division */</span>
<a name="l00344"></a>00344     MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#ab76c0843af226508ec5bbe131d77faf6">ClockDivision</a>);
<a name="l00345"></a>00345   }
<a name="l00346"></a>00346 
<a name="l00347"></a>00347   <span class="comment">/* Write to TIMx CR1 */</span>
<a name="l00348"></a>00348   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CR1, tmpcr1);
<a name="l00349"></a>00349 
<a name="l00350"></a>00350   <span class="comment">/* Set the Autoreload value */</span>
<a name="l00351"></a>00351   <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga8a604a4e89720f96044786c7336b9320" title="Set the auto-reload value.">LL_TIM_SetAutoReload</a>(TIMx, TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#aaeeae89c4b091d2419cfb6a34549685b">Autoreload</a>);
<a name="l00352"></a>00352 
<a name="l00353"></a>00353   <span class="comment">/* Set the Prescaler value */</span>
<a name="l00354"></a>00354   <a class="code" href="group__TIM__LL__EF__Time__Base.html#gae35cee843046e8f684efab3dd14b2583" title="Set the prescaler value.">LL_TIM_SetPrescaler</a>(TIMx, TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#a059ce0d24ceb542e2ab1115ec22647ac">Prescaler</a>);
<a name="l00355"></a>00355 
<a name="l00356"></a>00356   <span class="keywordflow">if</span> (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
<a name="l00357"></a>00357   {
<a name="l00358"></a>00358     <span class="comment">/* Set the Repetition Counter value */</span>
<a name="l00359"></a>00359     <a class="code" href="group__TIM__LL__EF__Time__Base.html#gae0b0a7b2f767dc5560cac3431565c0f8" title="Set the repetition counter value.">LL_TIM_SetRepetitionCounter</a>(TIMx, TIM_InitStruct-&gt;<a class="code" href="structLL__TIM__InitTypeDef.html#a4a331053c87210f5d41dae86f8946226">RepetitionCounter</a>);
<a name="l00360"></a>00360   }
<a name="l00361"></a>00361 
<a name="l00362"></a>00362   <span class="comment">/* Generate an update event to reload the Prescaler</span>
<a name="l00363"></a>00363 <span class="comment">     and the repetition counter value (if applicable) immediately */</span>
<a name="l00364"></a>00364   <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gad1320f002aed49137d7006d4aeba537c" title="Generate an update event.">LL_TIM_GenerateEvent_UPDATE</a>(TIMx);
<a name="l00365"></a>00365 
<a name="l00366"></a>00366   <span class="keywordflow">return</span> SUCCESS;
<a name="l00367"></a>00367 }
<a name="l00368"></a>00368 <span class="comment"></span>
<a name="l00369"></a>00369 <span class="comment">/**</span>
<a name="l00370"></a>00370 <span class="comment">  * @brief  Set the fields of the TIMx output channel configuration data</span>
<a name="l00371"></a>00371 <span class="comment">  *         structure to their default values.</span>
<a name="l00372"></a>00372 <span class="comment">  * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (the output channel configuration data structure)</span>
<a name="l00373"></a>00373 <span class="comment">  * @retval None</span>
<a name="l00374"></a>00374 <span class="comment">  */</span>
<a name="l00375"></a><a class="code" href="group__TIM__LL__EF__Init.html#gab10252c07544c774b31249fb96d3344e">00375</a> <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#gab10252c07544c774b31249fb96d3344e" title="Set the fields of the TIMx output channel configuration data structure to their default values...">LL_TIM_OC_StructInit</a>(<a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377   <span class="comment">/* Set the default configuration */</span>
<a name="l00378"></a>00378   TIM_OC_InitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a>       = <a class="code" href="group__TIM__LL__EC__OCMODE.html#ga62941831706d93d1129b0c80fa0c37fa">LL_TIM_OCMODE_FROZEN</a>;
<a name="l00379"></a>00379   TIM_OC_InitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a>      = <a class="code" href="group__TIM__LL__EC__OCSTATE.html#ga733ac3645898189b754dbf4776f8a20c">LL_TIM_OCSTATE_DISABLE</a>;
<a name="l00380"></a>00380   TIM_OC_InitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a>     = <a class="code" href="group__TIM__LL__EC__OCSTATE.html#ga733ac3645898189b754dbf4776f8a20c">LL_TIM_OCSTATE_DISABLE</a>;
<a name="l00381"></a>00381   TIM_OC_InitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad72d06bfcc7e13b008df47b777bff706">CompareValue</a> = 0x00000000U;
<a name="l00382"></a>00382   TIM_OC_InitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">OCPolarity</a>   = <a class="code" href="group__TIM__LL__EC__OCPOLARITY.html#ga4c0ff43cb0ca030d00e3c01d7c16d23f">LL_TIM_OCPOLARITY_HIGH</a>;
<a name="l00383"></a>00383   TIM_OC_InitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a>  = <a class="code" href="group__TIM__LL__EC__OCPOLARITY.html#ga4c0ff43cb0ca030d00e3c01d7c16d23f">LL_TIM_OCPOLARITY_HIGH</a>;
<a name="l00384"></a>00384   TIM_OC_InitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a>  = <a class="code" href="group__TIM__LL__EC__OCIDLESTATE.html#ga6ff6412f9073ed56766fed0493ea18ea">LL_TIM_OCIDLESTATE_LOW</a>;
<a name="l00385"></a>00385   TIM_OC_InitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a> = <a class="code" href="group__TIM__LL__EC__OCIDLESTATE.html#ga6ff6412f9073ed56766fed0493ea18ea">LL_TIM_OCIDLESTATE_LOW</a>;
<a name="l00386"></a>00386 }
<a name="l00387"></a>00387 <span class="comment"></span>
<a name="l00388"></a>00388 <span class="comment">/**</span>
<a name="l00389"></a>00389 <span class="comment">  * @brief  Configure the TIMx output channel.</span>
<a name="l00390"></a>00390 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00391"></a>00391 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00392"></a>00392 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l00393"></a>00393 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l00394"></a>00394 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l00395"></a>00395 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l00396"></a>00396 <span class="comment">  * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (TIMx output channel configuration data structure)</span>
<a name="l00397"></a>00397 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00398"></a>00398 <span class="comment">  *          - SUCCESS: TIMx output channel is initialized</span>
<a name="l00399"></a>00399 <span class="comment">  *          - ERROR: TIMx output channel is not initialized</span>
<a name="l00400"></a>00400 <span class="comment">  */</span>
<a name="l00401"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga3334de80c50af38696a15fd3cbdef3c0">00401</a> ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga3334de80c50af38696a15fd3cbdef3c0" title="Configure the TIMx output channel.">LL_TIM_OC_Init</a>(TIM_TypeDef *TIMx, uint32_t Channel, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct)
<a name="l00402"></a>00402 {
<a name="l00403"></a>00403   ErrorStatus result = ERROR;
<a name="l00404"></a>00404 
<a name="l00405"></a>00405   <span class="keywordflow">switch</span> (Channel)
<a name="l00406"></a>00406   {
<a name="l00407"></a>00407     <span class="keywordflow">case</span> <a class="code" href="group__TIM__LL__EC__CHANNEL.html#ga2ad16c31e3393406636330fe77cba4ef">LL_TIM_CHANNEL_CH1</a>:
<a name="l00408"></a>00408       result = <a class="code" href="group__TIM__LL__Private__Functions.html#gaf20410a5d975c7a9616914372ca648bf" title="Configure the TIMx output channel 1.">OC1Config</a>(TIMx, TIM_OC_InitStruct);
<a name="l00409"></a>00409       <span class="keywordflow">break</span>;
<a name="l00410"></a>00410     <span class="keywordflow">case</span> <a class="code" href="group__TIM__LL__EC__CHANNEL.html#gab221d65fd739904ab6f87a6b4517b37f">LL_TIM_CHANNEL_CH2</a>:
<a name="l00411"></a>00411       result = <a class="code" href="group__TIM__LL__Private__Functions.html#ga6fba0bbcd432ddc845b8dee83ad423df" title="Configure the TIMx output channel 2.">OC2Config</a>(TIMx, TIM_OC_InitStruct);
<a name="l00412"></a>00412       <span class="keywordflow">break</span>;
<a name="l00413"></a>00413     <span class="keywordflow">case</span> <a class="code" href="group__TIM__LL__EC__CHANNEL.html#gadf8976549b99e72752e4d514c2057cdc">LL_TIM_CHANNEL_CH3</a>:
<a name="l00414"></a>00414       result = <a class="code" href="group__TIM__LL__Private__Functions.html#ga49d87bb8c61ab3bd692c6a1034caedf3" title="Configure the TIMx output channel 3.">OC3Config</a>(TIMx, TIM_OC_InitStruct);
<a name="l00415"></a>00415       <span class="keywordflow">break</span>;
<a name="l00416"></a>00416     <span class="keywordflow">case</span> <a class="code" href="group__TIM__LL__EC__CHANNEL.html#gaa7115ab12c4d454ca49bfed657fc4dd5">LL_TIM_CHANNEL_CH4</a>:
<a name="l00417"></a>00417       result = <a class="code" href="group__TIM__LL__Private__Functions.html#ga041468219ad8b54ed24290c31cf7ed32" title="Configure the TIMx output channel 4.">OC4Config</a>(TIMx, TIM_OC_InitStruct);
<a name="l00418"></a>00418       <span class="keywordflow">break</span>;
<a name="l00419"></a>00419     <span class="keywordflow">default</span>:
<a name="l00420"></a>00420       <span class="keywordflow">break</span>;
<a name="l00421"></a>00421   }
<a name="l00422"></a>00422 
<a name="l00423"></a>00423   <span class="keywordflow">return</span> result;
<a name="l00424"></a>00424 }
<a name="l00425"></a>00425 <span class="comment"></span>
<a name="l00426"></a>00426 <span class="comment">/**</span>
<a name="l00427"></a>00427 <span class="comment">  * @brief  Set the fields of the TIMx input channel configuration data</span>
<a name="l00428"></a>00428 <span class="comment">  *         structure to their default values.</span>
<a name="l00429"></a>00429 <span class="comment">  * @param  TIM_ICInitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (the input channel configuration data structure)</span>
<a name="l00430"></a>00430 <span class="comment">  * @retval None</span>
<a name="l00431"></a>00431 <span class="comment">  */</span>
<a name="l00432"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869">00432</a> <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869" title="Set the fields of the TIMx input channel configuration data structure to their default values...">LL_TIM_IC_StructInit</a>(<a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct)
<a name="l00433"></a>00433 {
<a name="l00434"></a>00434   <span class="comment">/* Set the default configuration */</span>
<a name="l00435"></a>00435   TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a>    = <a class="code" href="group__TIM__LL__EC__IC__POLARITY.html#ga322254600473466ffc0eb1583e1d8c32">LL_TIM_IC_POLARITY_RISING</a>;
<a name="l00436"></a>00436   TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a> = <a class="code" href="group__TIM__LL__EC__ACTIVEINPUT.html#ga7a44d92c36522fe4c7a0479b5e64cb82">LL_TIM_ACTIVEINPUT_DIRECTTI</a>;
<a name="l00437"></a>00437   TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>   = <a class="code" href="group__TIM__LL__EC__ICPSC.html#ga98ffdcf7fa6382eb767429e111d8748c">LL_TIM_ICPSC_DIV1</a>;
<a name="l00438"></a>00438   TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a>      = <a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga1f0bf45dca8110ede79d2640beb47f36">LL_TIM_IC_FILTER_FDIV1</a>;
<a name="l00439"></a>00439 }
<a name="l00440"></a>00440 <span class="comment"></span>
<a name="l00441"></a>00441 <span class="comment">/**</span>
<a name="l00442"></a>00442 <span class="comment">  * @brief  Configure the TIMx input channel.</span>
<a name="l00443"></a>00443 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00444"></a>00444 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00445"></a>00445 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l00446"></a>00446 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l00447"></a>00447 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l00448"></a>00448 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l00449"></a>00449 <span class="comment">  * @param  TIM_IC_InitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (TIMx input channel configuration data structure)</span>
<a name="l00450"></a>00450 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00451"></a>00451 <span class="comment">  *          - SUCCESS: TIMx output channel is initialized</span>
<a name="l00452"></a>00452 <span class="comment">  *          - ERROR: TIMx output channel is not initialized</span>
<a name="l00453"></a>00453 <span class="comment">  */</span>
<a name="l00454"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga4a85881d959274c056474ce4123da816">00454</a> ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga4a85881d959274c056474ce4123da816" title="Configure the TIMx input channel.">LL_TIM_IC_Init</a>(TIM_TypeDef *TIMx, uint32_t Channel, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_IC_InitStruct)
<a name="l00455"></a>00455 {
<a name="l00456"></a>00456   ErrorStatus result = ERROR;
<a name="l00457"></a>00457 
<a name="l00458"></a>00458   <span class="keywordflow">switch</span> (Channel)
<a name="l00459"></a>00459   {
<a name="l00460"></a>00460     <span class="keywordflow">case</span> <a class="code" href="group__TIM__LL__EC__CHANNEL.html#ga2ad16c31e3393406636330fe77cba4ef">LL_TIM_CHANNEL_CH1</a>:
<a name="l00461"></a>00461       result = <a class="code" href="group__TIM__LL__Private__Functions.html#gaa0eddf6f0d56fa72c19e0d21af835a97" title="Configure the TIMx input channel 1.">IC1Config</a>(TIMx, TIM_IC_InitStruct);
<a name="l00462"></a>00462       <span class="keywordflow">break</span>;
<a name="l00463"></a>00463     <span class="keywordflow">case</span> <a class="code" href="group__TIM__LL__EC__CHANNEL.html#gab221d65fd739904ab6f87a6b4517b37f">LL_TIM_CHANNEL_CH2</a>:
<a name="l00464"></a>00464       result = <a class="code" href="group__TIM__LL__Private__Functions.html#ga427c741c2244a1633c3c34199a667e80" title="Configure the TIMx input channel 2.">IC2Config</a>(TIMx, TIM_IC_InitStruct);
<a name="l00465"></a>00465       <span class="keywordflow">break</span>;
<a name="l00466"></a>00466     <span class="keywordflow">case</span> <a class="code" href="group__TIM__LL__EC__CHANNEL.html#gadf8976549b99e72752e4d514c2057cdc">LL_TIM_CHANNEL_CH3</a>:
<a name="l00467"></a>00467       result = <a class="code" href="group__TIM__LL__Private__Functions.html#gaa609062454fc81514fd61ca42adebd37" title="Configure the TIMx input channel 3.">IC3Config</a>(TIMx, TIM_IC_InitStruct);
<a name="l00468"></a>00468       <span class="keywordflow">break</span>;
<a name="l00469"></a>00469     <span class="keywordflow">case</span> <a class="code" href="group__TIM__LL__EC__CHANNEL.html#gaa7115ab12c4d454ca49bfed657fc4dd5">LL_TIM_CHANNEL_CH4</a>:
<a name="l00470"></a>00470       result = <a class="code" href="group__TIM__LL__Private__Functions.html#gab7ed2f576ca6876d113f980481b22e9e" title="Configure the TIMx input channel 4.">IC4Config</a>(TIMx, TIM_IC_InitStruct);
<a name="l00471"></a>00471       <span class="keywordflow">break</span>;
<a name="l00472"></a>00472     <span class="keywordflow">default</span>:
<a name="l00473"></a>00473       <span class="keywordflow">break</span>;
<a name="l00474"></a>00474   }
<a name="l00475"></a>00475 
<a name="l00476"></a>00476   <span class="keywordflow">return</span> result;
<a name="l00477"></a>00477 }
<a name="l00478"></a>00478 <span class="comment"></span>
<a name="l00479"></a>00479 <span class="comment">/**</span>
<a name="l00480"></a>00480 <span class="comment">  * @brief  Fills each TIM_EncoderInitStruct field with its default value</span>
<a name="l00481"></a>00481 <span class="comment">  * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (encoder interface configuration data structure)</span>
<a name="l00482"></a>00482 <span class="comment">  * @retval None</span>
<a name="l00483"></a>00483 <span class="comment">  */</span>
<a name="l00484"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2">00484</a> <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2" title="Fills each TIM_EncoderInitStruct field with its default value.">LL_TIM_ENCODER_StructInit</a>(<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html" title="TIM Encoder interface configuration structure definition.">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct)
<a name="l00485"></a>00485 {
<a name="l00486"></a>00486   <span class="comment">/* Set the default configuration */</span>
<a name="l00487"></a>00487   TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#aa99c0671526c22c3f2f7c4b0608934e6">EncoderMode</a>    = <a class="code" href="group__TIM__LL__EC__ENCODERMODE.html#ga53eae08d0d51e104707f832355d05205">LL_TIM_ENCODERMODE_X2_TI1</a>;
<a name="l00488"></a>00488   TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a5e5f6c946c5c37017a337a6d7ce25db3">IC1Polarity</a>    = <a class="code" href="group__TIM__LL__EC__IC__POLARITY.html#ga322254600473466ffc0eb1583e1d8c32">LL_TIM_IC_POLARITY_RISING</a>;
<a name="l00489"></a>00489   TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a5cc11b9d41a2e6576233e9bf2ee32252">IC1ActiveInput</a> = <a class="code" href="group__TIM__LL__EC__ACTIVEINPUT.html#ga7a44d92c36522fe4c7a0479b5e64cb82">LL_TIM_ACTIVEINPUT_DIRECTTI</a>;
<a name="l00490"></a>00490   TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#abbed7319c7c744cde08b2469b47f6de0">IC1Prescaler</a>   = <a class="code" href="group__TIM__LL__EC__ICPSC.html#ga98ffdcf7fa6382eb767429e111d8748c">LL_TIM_ICPSC_DIV1</a>;
<a name="l00491"></a>00491   TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">IC1Filter</a>      = <a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga1f0bf45dca8110ede79d2640beb47f36">LL_TIM_IC_FILTER_FDIV1</a>;
<a name="l00492"></a>00492   TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a16875311bce5a7519964316d54071562">IC2Polarity</a>    = <a class="code" href="group__TIM__LL__EC__IC__POLARITY.html#ga322254600473466ffc0eb1583e1d8c32">LL_TIM_IC_POLARITY_RISING</a>;
<a name="l00493"></a>00493   TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#ac03f24cdb36b7594e0c214ed519e3fdb">IC2ActiveInput</a> = <a class="code" href="group__TIM__LL__EC__ACTIVEINPUT.html#ga7a44d92c36522fe4c7a0479b5e64cb82">LL_TIM_ACTIVEINPUT_DIRECTTI</a>;
<a name="l00494"></a>00494   TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#aa72db7d1d806c1ad37b7e93e97ec571b">IC2Prescaler</a>   = <a class="code" href="group__TIM__LL__EC__ICPSC.html#ga98ffdcf7fa6382eb767429e111d8748c">LL_TIM_ICPSC_DIV1</a>;
<a name="l00495"></a>00495   TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a7067d198dc12781d04b8f28b57ecc878">IC2Filter</a>      = <a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga1f0bf45dca8110ede79d2640beb47f36">LL_TIM_IC_FILTER_FDIV1</a>;
<a name="l00496"></a>00496 }
<a name="l00497"></a>00497 <span class="comment"></span>
<a name="l00498"></a>00498 <span class="comment">/**</span>
<a name="l00499"></a>00499 <span class="comment">  * @brief  Configure the encoder interface of the timer instance.</span>
<a name="l00500"></a>00500 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00501"></a>00501 <span class="comment">  * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (TIMx encoder interface configuration data structure)</span>
<a name="l00502"></a>00502 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00503"></a>00503 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l00504"></a>00504 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l00505"></a>00505 <span class="comment">  */</span>
<a name="l00506"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga3228da48b7222539063a7f585e759bfb">00506</a> ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga3228da48b7222539063a7f585e759bfb" title="Configure the encoder interface of the timer instance.">LL_TIM_ENCODER_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html" title="TIM Encoder interface configuration structure definition.">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct)
<a name="l00507"></a>00507 {
<a name="l00508"></a>00508   uint32_t tmpccmr1;
<a name="l00509"></a>00509   uint32_t tmpccer;
<a name="l00510"></a>00510 
<a name="l00511"></a>00511   <span class="comment">/* Check the parameters */</span>
<a name="l00512"></a>00512   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx));
<a name="l00513"></a>00513   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga53bd6f4ece923d3aadb7e18f803a238d">IS_LL_TIM_ENCODERMODE</a>(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#aa99c0671526c22c3f2f7c4b0608934e6">EncoderMode</a>));
<a name="l00514"></a>00514   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga65c152bc162c97f47293cdc4bc1a62b2">IS_LL_TIM_IC_POLARITY_ENCODER</a>(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a5e5f6c946c5c37017a337a6d7ce25db3">IC1Polarity</a>));
<a name="l00515"></a>00515   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gae23267b3a2acfdcd117a6701ac7b49f9">IS_LL_TIM_ACTIVEINPUT</a>(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a5cc11b9d41a2e6576233e9bf2ee32252">IC1ActiveInput</a>));
<a name="l00516"></a>00516   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gab3a877d3741c9e1699b69519a847527f">IS_LL_TIM_ICPSC</a>(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#abbed7319c7c744cde08b2469b47f6de0">IC1Prescaler</a>));
<a name="l00517"></a>00517   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga7e42b7314aa1ce46233aaadf114621ed">IS_LL_TIM_IC_FILTER</a>(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">IC1Filter</a>));
<a name="l00518"></a>00518   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga65c152bc162c97f47293cdc4bc1a62b2">IS_LL_TIM_IC_POLARITY_ENCODER</a>(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a16875311bce5a7519964316d54071562">IC2Polarity</a>));
<a name="l00519"></a>00519   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gae23267b3a2acfdcd117a6701ac7b49f9">IS_LL_TIM_ACTIVEINPUT</a>(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#ac03f24cdb36b7594e0c214ed519e3fdb">IC2ActiveInput</a>));
<a name="l00520"></a>00520   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gab3a877d3741c9e1699b69519a847527f">IS_LL_TIM_ICPSC</a>(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#aa72db7d1d806c1ad37b7e93e97ec571b">IC2Prescaler</a>));
<a name="l00521"></a>00521   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga7e42b7314aa1ce46233aaadf114621ed">IS_LL_TIM_IC_FILTER</a>(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a7067d198dc12781d04b8f28b57ecc878">IC2Filter</a>));
<a name="l00522"></a>00522 
<a name="l00523"></a>00523   <span class="comment">/* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */</span>
<a name="l00524"></a>00524   TIMx-&gt;CCER &amp;= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
<a name="l00525"></a>00525 
<a name="l00526"></a>00526   <span class="comment">/* Get the TIMx CCMR1 register value */</span>
<a name="l00527"></a>00527   tmpccmr1 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCMR1);
<a name="l00528"></a>00528 
<a name="l00529"></a>00529   <span class="comment">/* Get the TIMx CCER register value */</span>
<a name="l00530"></a>00530   tmpccer = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCER);
<a name="l00531"></a>00531 
<a name="l00532"></a>00532   <span class="comment">/* Configure TI1 */</span>
<a name="l00533"></a>00533   tmpccmr1 &amp;= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
<a name="l00534"></a>00534   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a5cc11b9d41a2e6576233e9bf2ee32252">IC1ActiveInput</a> &gt;&gt; 16U);
<a name="l00535"></a>00535   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">IC1Filter</a> &gt;&gt; 16U);
<a name="l00536"></a>00536   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#abbed7319c7c744cde08b2469b47f6de0">IC1Prescaler</a> &gt;&gt; 16U);
<a name="l00537"></a>00537 
<a name="l00538"></a>00538   <span class="comment">/* Configure TI2 */</span>
<a name="l00539"></a>00539   tmpccmr1 &amp;= (uint32_t)~(TIM_CCMR1_CC2S | TIM_CCMR1_IC2F  | TIM_CCMR1_IC2PSC);
<a name="l00540"></a>00540   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#ac03f24cdb36b7594e0c214ed519e3fdb">IC2ActiveInput</a> &gt;&gt; 8U);
<a name="l00541"></a>00541   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a7067d198dc12781d04b8f28b57ecc878">IC2Filter</a> &gt;&gt; 8U);
<a name="l00542"></a>00542   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#aa72db7d1d806c1ad37b7e93e97ec571b">IC2Prescaler</a> &gt;&gt; 8U);
<a name="l00543"></a>00543 
<a name="l00544"></a>00544   <span class="comment">/* Set TI1 and TI2 polarity and enable TI1 and TI2 */</span>
<a name="l00545"></a>00545   tmpccer &amp;= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
<a name="l00546"></a>00546   tmpccer |= (uint32_t)(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a5e5f6c946c5c37017a337a6d7ce25db3">IC1Polarity</a>);
<a name="l00547"></a>00547   tmpccer |= (uint32_t)(TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a16875311bce5a7519964316d54071562">IC2Polarity</a> &lt;&lt; 4U);
<a name="l00548"></a>00548   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
<a name="l00549"></a>00549 
<a name="l00550"></a>00550   <span class="comment">/* Set encoder mode */</span>
<a name="l00551"></a>00551   <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gaf7e0a7e36fc7442ac653d827709f2792" title="Set the encoder interface mode.">LL_TIM_SetEncoderMode</a>(TIMx, TIM_EncoderInitStruct-&gt;<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#aa99c0671526c22c3f2f7c4b0608934e6">EncoderMode</a>);
<a name="l00552"></a>00552 
<a name="l00553"></a>00553   <span class="comment">/* Write to TIMx CCMR1 */</span>
<a name="l00554"></a>00554   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCMR1, tmpccmr1);
<a name="l00555"></a>00555 
<a name="l00556"></a>00556   <span class="comment">/* Write to TIMx CCER */</span>
<a name="l00557"></a>00557   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCER, tmpccer);
<a name="l00558"></a>00558 
<a name="l00559"></a>00559   <span class="keywordflow">return</span> SUCCESS;
<a name="l00560"></a>00560 }
<a name="l00561"></a>00561 <span class="comment"></span>
<a name="l00562"></a>00562 <span class="comment">/**</span>
<a name="l00563"></a>00563 <span class="comment">  * @brief  Set the fields of the TIMx Hall sensor interface configuration data</span>
<a name="l00564"></a>00564 <span class="comment">  *         structure to their default values.</span>
<a name="l00565"></a>00565 <span class="comment">  * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (HALL sensor interface configuration data structure)</span>
<a name="l00566"></a>00566 <span class="comment">  * @retval None</span>
<a name="l00567"></a>00567 <span class="comment">  */</span>
<a name="l00568"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga4df132dbd6fb4e36a4078d57d0148b39">00568</a> <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga4df132dbd6fb4e36a4078d57d0148b39" title="Set the fields of the TIMx Hall sensor interface configuration data structure to their default values...">LL_TIM_HALLSENSOR_StructInit</a>(<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html" title="TIM Hall sensor interface configuration structure definition.">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct)
<a name="l00569"></a>00569 {
<a name="l00570"></a>00570   <span class="comment">/* Set the default configuration */</span>
<a name="l00571"></a>00571   TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#af73de43e3434a674f177dc387140d72c">IC1Polarity</a>       = <a class="code" href="group__TIM__LL__EC__IC__POLARITY.html#ga322254600473466ffc0eb1583e1d8c32">LL_TIM_IC_POLARITY_RISING</a>;
<a name="l00572"></a>00572   TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a519a5924800e16e1dc797a9f4e013106">IC1Prescaler</a>      = <a class="code" href="group__TIM__LL__EC__ICPSC.html#ga98ffdcf7fa6382eb767429e111d8748c">LL_TIM_ICPSC_DIV1</a>;
<a name="l00573"></a>00573   TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a582c990e5ad754aff387d95beea0cb6c">IC1Filter</a>         = <a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga1f0bf45dca8110ede79d2640beb47f36">LL_TIM_IC_FILTER_FDIV1</a>;
<a name="l00574"></a>00574   TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a68e61db428cf7246c28e81dbbbfdbd64">CommutationDelay</a>  = 0U;
<a name="l00575"></a>00575 }
<a name="l00576"></a>00576 <span class="comment"></span>
<a name="l00577"></a>00577 <span class="comment">/**</span>
<a name="l00578"></a>00578 <span class="comment">  * @brief  Configure the Hall sensor interface of the timer instance.</span>
<a name="l00579"></a>00579 <span class="comment">  * @note TIMx CH1, CH2 and CH3 inputs connected through a XOR</span>
<a name="l00580"></a>00580 <span class="comment">  *       to the TI1 input channel</span>
<a name="l00581"></a>00581 <span class="comment">  * @note TIMx slave mode controller is configured in reset mode.</span>
<a name="l00582"></a>00582 <span class="comment">          Selected internal trigger is TI1F_ED.</span>
<a name="l00583"></a>00583 <span class="comment">  * @note Channel 1 is configured as input, IC1 is mapped on TRC.</span>
<a name="l00584"></a>00584 <span class="comment">  * @note Captured value stored in TIMx_CCR1 correspond to the time elapsed</span>
<a name="l00585"></a>00585 <span class="comment">  *       between 2 changes on the inputs. It gives information about motor speed.</span>
<a name="l00586"></a>00586 <span class="comment">  * @note Channel 2 is configured in output PWM 2 mode.</span>
<a name="l00587"></a>00587 <span class="comment">  * @note Compare value stored in TIMx_CCR2 corresponds to the commutation delay.</span>
<a name="l00588"></a>00588 <span class="comment">  * @note OC2REF is selected as trigger output on TRGO.</span>
<a name="l00589"></a>00589 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00590"></a>00590 <span class="comment">  * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (TIMx HALL sensor interface configuration data structure)</span>
<a name="l00591"></a>00591 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00592"></a>00592 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l00593"></a>00593 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l00594"></a>00594 <span class="comment">  */</span>
<a name="l00595"></a><a class="code" href="group__TIM__LL__EF__Init.html#gade46ac027e3234ebf16cc4f33d81436c">00595</a> ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#gade46ac027e3234ebf16cc4f33d81436c" title="Configure the Hall sensor interface of the timer instance.">LL_TIM_HALLSENSOR_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html" title="TIM Hall sensor interface configuration structure definition.">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597   uint32_t tmpcr2;
<a name="l00598"></a>00598   uint32_t tmpccmr1;
<a name="l00599"></a>00599   uint32_t tmpccer;
<a name="l00600"></a>00600   uint32_t tmpsmcr;
<a name="l00601"></a>00601 
<a name="l00602"></a>00602   <span class="comment">/* Check the parameters */</span>
<a name="l00603"></a>00603   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(TIMx));
<a name="l00604"></a>00604   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga65c152bc162c97f47293cdc4bc1a62b2">IS_LL_TIM_IC_POLARITY_ENCODER</a>(TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#af73de43e3434a674f177dc387140d72c">IC1Polarity</a>));
<a name="l00605"></a>00605   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gab3a877d3741c9e1699b69519a847527f">IS_LL_TIM_ICPSC</a>(TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a519a5924800e16e1dc797a9f4e013106">IC1Prescaler</a>));
<a name="l00606"></a>00606   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga7e42b7314aa1ce46233aaadf114621ed">IS_LL_TIM_IC_FILTER</a>(TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a582c990e5ad754aff387d95beea0cb6c">IC1Filter</a>));
<a name="l00607"></a>00607 
<a name="l00608"></a>00608   <span class="comment">/* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */</span>
<a name="l00609"></a>00609   TIMx-&gt;CCER &amp;= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
<a name="l00610"></a>00610 
<a name="l00611"></a>00611   <span class="comment">/* Get the TIMx CR2 register value */</span>
<a name="l00612"></a>00612   tmpcr2 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CR2);
<a name="l00613"></a>00613 
<a name="l00614"></a>00614   <span class="comment">/* Get the TIMx CCMR1 register value */</span>
<a name="l00615"></a>00615   tmpccmr1 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCMR1);
<a name="l00616"></a>00616 
<a name="l00617"></a>00617   <span class="comment">/* Get the TIMx CCER register value */</span>
<a name="l00618"></a>00618   tmpccer = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCER);
<a name="l00619"></a>00619 
<a name="l00620"></a>00620   <span class="comment">/* Get the TIMx SMCR register value */</span>
<a name="l00621"></a>00621   tmpsmcr = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, SMCR);
<a name="l00622"></a>00622 
<a name="l00623"></a>00623   <span class="comment">/* Connect TIMx_CH1, CH2 and CH3 pins to the TI1 input */</span>
<a name="l00624"></a>00624   tmpcr2 |= TIM_CR2_TI1S;
<a name="l00625"></a>00625 
<a name="l00626"></a>00626   <span class="comment">/* OC2REF signal is used as trigger output (TRGO) */</span>
<a name="l00627"></a>00627   tmpcr2 |= <a class="code" href="group__TIM__LL__EC__TRGO.html#ga665fad9a32880a12466d855774333c02">LL_TIM_TRGO_OC2REF</a>;
<a name="l00628"></a>00628 
<a name="l00629"></a>00629   <span class="comment">/* Configure the slave mode controller */</span>
<a name="l00630"></a>00630   tmpsmcr &amp;= (uint32_t)~(TIM_SMCR_TS | TIM_SMCR_SMS);
<a name="l00631"></a>00631   tmpsmcr |= <a class="code" href="group__TIM__LL__EC__TS.html#ga7b6372d04b4f7852f1ff25d7a3972baf">LL_TIM_TS_TI1F_ED</a>;
<a name="l00632"></a>00632   tmpsmcr |= <a class="code" href="group__TIM__LL__EC__SLAVEMODE.html#ga8974e35c8295d9cb4025691cde1b3f21">LL_TIM_SLAVEMODE_RESET</a>;
<a name="l00633"></a>00633 
<a name="l00634"></a>00634   <span class="comment">/* Configure input channel 1 */</span>
<a name="l00635"></a>00635   tmpccmr1 &amp;= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
<a name="l00636"></a>00636   tmpccmr1 |= (uint32_t)(<a class="code" href="group__TIM__LL__EC__ACTIVEINPUT.html#ga2eb6fb2d293d52db606704d9c30cbfbb">LL_TIM_ACTIVEINPUT_TRC</a> &gt;&gt; 16U);
<a name="l00637"></a>00637   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a582c990e5ad754aff387d95beea0cb6c">IC1Filter</a> &gt;&gt; 16U);
<a name="l00638"></a>00638   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a519a5924800e16e1dc797a9f4e013106">IC1Prescaler</a> &gt;&gt; 16U);
<a name="l00639"></a>00639 
<a name="l00640"></a>00640   <span class="comment">/* Configure input channel 2 */</span>
<a name="l00641"></a>00641   tmpccmr1 &amp;= (uint32_t)~(TIM_CCMR1_OC2M | TIM_CCMR1_OC2FE  | TIM_CCMR1_OC2PE  | TIM_CCMR1_OC2CE);
<a name="l00642"></a>00642   tmpccmr1 |= (uint32_t)(<a class="code" href="group__TIM__LL__EC__OCMODE.html#ga6b8870cec5b9a6017c7cc90b6689849b">LL_TIM_OCMODE_PWM2</a> &lt;&lt; 8U);
<a name="l00643"></a>00643 
<a name="l00644"></a>00644   <span class="comment">/* Set Channel 1 polarity and enable Channel 1 and Channel2 */</span>
<a name="l00645"></a>00645   tmpccer &amp;= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
<a name="l00646"></a>00646   tmpccer |= (uint32_t)(TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#af73de43e3434a674f177dc387140d72c">IC1Polarity</a>);
<a name="l00647"></a>00647   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
<a name="l00648"></a>00648 
<a name="l00649"></a>00649   <span class="comment">/* Write to TIMx CR2 */</span>
<a name="l00650"></a>00650   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CR2, tmpcr2);
<a name="l00651"></a>00651 
<a name="l00652"></a>00652   <span class="comment">/* Write to TIMx SMCR */</span>
<a name="l00653"></a>00653   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, SMCR, tmpsmcr);
<a name="l00654"></a>00654 
<a name="l00655"></a>00655   <span class="comment">/* Write to TIMx CCMR1 */</span>
<a name="l00656"></a>00656   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCMR1, tmpccmr1);
<a name="l00657"></a>00657 
<a name="l00658"></a>00658   <span class="comment">/* Write to TIMx CCER */</span>
<a name="l00659"></a>00659   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCER, tmpccer);
<a name="l00660"></a>00660 
<a name="l00661"></a>00661   <span class="comment">/* Write to TIMx CCR2 */</span>
<a name="l00662"></a>00662   <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa" title="Set compare value for output channel 2 (TIMx_CCR2).">LL_TIM_OC_SetCompareCH2</a>(TIMx, TIM_HallSensorInitStruct-&gt;<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a68e61db428cf7246c28e81dbbbfdbd64">CommutationDelay</a>);
<a name="l00663"></a>00663 
<a name="l00664"></a>00664   <span class="keywordflow">return</span> SUCCESS;
<a name="l00665"></a>00665 }
<a name="l00666"></a>00666 <span class="comment"></span>
<a name="l00667"></a>00667 <span class="comment">/**</span>
<a name="l00668"></a>00668 <span class="comment">  * @brief  Set the fields of the Break and Dead Time configuration data structure</span>
<a name="l00669"></a>00669 <span class="comment">  *         to their default values.</span>
<a name="l00670"></a>00670 <span class="comment">  * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead Time configuration data structure)</span>
<a name="l00671"></a>00671 <span class="comment">  * @retval None</span>
<a name="l00672"></a>00672 <span class="comment">  */</span>
<a name="l00673"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga78f9f73b6fbeeced33d7dba5d24316d0">00673</a> <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga78f9f73b6fbeeced33d7dba5d24316d0" title="Set the fields of the Break and Dead Time configuration data structure to their default values...">LL_TIM_BDTR_StructInit</a>(<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html" title="BDTR (Break and Dead Time) structure definition.">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct)
<a name="l00674"></a>00674 {
<a name="l00675"></a>00675   <span class="comment">/* Set the default configuration */</span>
<a name="l00676"></a>00676   TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a6d27406d1ac28a09c33287c9d3119f20">OSSRState</a>       = <a class="code" href="group__TIM__LL__EC__OSSR.html#gab4830187628e7f9420acc05b72bfafc4">LL_TIM_OSSR_DISABLE</a>;
<a name="l00677"></a>00677   TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a6bc1a562aaea56a76afba9000ae8d183">OSSIState</a>       = <a class="code" href="group__TIM__LL__EC__OSSI.html#ga6fae3b779f8513032a0215679df6405e">LL_TIM_OSSI_DISABLE</a>;
<a name="l00678"></a>00678   TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a29c3f4d2317d989e9544242c22169169">LockLevel</a>       = <a class="code" href="group__TIM__LL__EC__LOCKLEVEL.html#gaffd2047c17196fdd5d2f8c425382e769">LL_TIM_LOCKLEVEL_OFF</a>;
<a name="l00679"></a>00679   TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#ac25ec7a6fb4b112636f7bad6cbeeae00">DeadTime</a>        = (uint8_t)0x00;
<a name="l00680"></a>00680   TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a0a73d3b306d12cb690218c3c1b28a8e6">BreakState</a>      = <a class="code" href="group__TIM__LL__EC__BREAK__ENABLE.html#gaf50e449d6e25d11b7fe4c71a5db8c9fe">LL_TIM_BREAK_DISABLE</a>;
<a name="l00681"></a>00681   TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">BreakPolarity</a>   = <a class="code" href="group__TIM__LL__EC__BREAK__POLARITY.html#gaf696302efb413593e69af083fde06e0a">LL_TIM_BREAK_POLARITY_LOW</a>;
<a name="l00682"></a>00682   TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#add7c44dfed7382f4a36f0b205a95a79d">AutomaticOutput</a> = <a class="code" href="group__TIM__LL__EC__AUTOMATICOUTPUT__ENABLE.html#ga63e74ce7ee9edbe888074d1785a64708">LL_TIM_AUTOMATICOUTPUT_DISABLE</a>;
<a name="l00683"></a>00683 }
<a name="l00684"></a>00684 <span class="comment"></span>
<a name="l00685"></a>00685 <span class="comment">/**</span>
<a name="l00686"></a>00686 <span class="comment">  * @brief  Configure the Break and Dead Time feature of the timer instance.</span>
<a name="l00687"></a>00687 <span class="comment">  * @note As the bits AOE, BKP, BKE, OSSR, OSSI and DTG[7:0] can be write-locked</span>
<a name="l00688"></a>00688 <span class="comment">  *  depending on the LOCK configuration, it can be necessary to configure all of</span>
<a name="l00689"></a>00689 <span class="comment">  *  them during the first write access to the TIMx_BDTR register.</span>
<a name="l00690"></a>00690 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l00691"></a>00691 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l00692"></a>00692 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00693"></a>00693 <span class="comment">  * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead Time configuration data structure)</span>
<a name="l00694"></a>00694 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00695"></a>00695 <span class="comment">  *          - SUCCESS: Break and Dead Time is initialized</span>
<a name="l00696"></a>00696 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l00697"></a>00697 <span class="comment">  */</span>
<a name="l00698"></a><a class="code" href="group__TIM__LL__EF__Init.html#ga347dbb2c16b82ef70dd9c48497e2b298">00698</a> ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga347dbb2c16b82ef70dd9c48497e2b298" title="Configure the Break and Dead Time feature of the timer instance.">LL_TIM_BDTR_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__BDTR__InitTypeDef.html" title="BDTR (Break and Dead Time) structure definition.">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct)
<a name="l00699"></a>00699 {
<a name="l00700"></a>00700   uint32_t tmpbdtr = 0;
<a name="l00701"></a>00701 
<a name="l00702"></a>00702   <span class="comment">/* Check the parameters */</span>
<a name="l00703"></a>00703   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_BREAK_INSTANCE(TIMx));
<a name="l00704"></a>00704   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gacfadb37c697172476a98df0b92142d0c">IS_LL_TIM_OSSR_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a6d27406d1ac28a09c33287c9d3119f20">OSSRState</a>));
<a name="l00705"></a>00705   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gae68ee44ba75afb34d8afac90682d39f9">IS_LL_TIM_OSSI_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a6bc1a562aaea56a76afba9000ae8d183">OSSIState</a>));
<a name="l00706"></a>00706   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga3b462b50bcbd2709a45ac8bc05e2e908">IS_LL_TIM_LOCK_LEVEL</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a29c3f4d2317d989e9544242c22169169">LockLevel</a>));
<a name="l00707"></a>00707   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gab8438559701c6cde31dd35ff29eb1116">IS_LL_TIM_BREAK_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a0a73d3b306d12cb690218c3c1b28a8e6">BreakState</a>));
<a name="l00708"></a>00708   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga3ca15c8f7e2985aad722886f7dcb2035">IS_LL_TIM_BREAK_POLARITY</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">BreakPolarity</a>));
<a name="l00709"></a>00709   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gaaba2c89059604988bfb463805eda3f7c">IS_LL_TIM_AUTOMATIC_OUTPUT_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#add7c44dfed7382f4a36f0b205a95a79d">AutomaticOutput</a>));
<a name="l00710"></a>00710 
<a name="l00711"></a>00711   <span class="comment">/* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,</span>
<a name="l00712"></a>00712 <span class="comment">  the OSSI State, the dead time value and the Automatic Output Enable Bit */</span>
<a name="l00713"></a>00713 
<a name="l00714"></a>00714   <span class="comment">/* Set the BDTR bits */</span>
<a name="l00715"></a>00715   MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#ac25ec7a6fb4b112636f7bad6cbeeae00">DeadTime</a>);
<a name="l00716"></a>00716   MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a29c3f4d2317d989e9544242c22169169">LockLevel</a>);
<a name="l00717"></a>00717   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a6bc1a562aaea56a76afba9000ae8d183">OSSIState</a>);
<a name="l00718"></a>00718   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a6d27406d1ac28a09c33287c9d3119f20">OSSRState</a>);
<a name="l00719"></a>00719   MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a0a73d3b306d12cb690218c3c1b28a8e6">BreakState</a>);
<a name="l00720"></a>00720   MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">BreakPolarity</a>);
<a name="l00721"></a>00721   MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#add7c44dfed7382f4a36f0b205a95a79d">AutomaticOutput</a>);
<a name="l00722"></a>00722   MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct-&gt;<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#add7c44dfed7382f4a36f0b205a95a79d">AutomaticOutput</a>);
<a name="l00723"></a>00723 
<a name="l00724"></a>00724   <span class="comment">/* Set TIMx_BDTR */</span>
<a name="l00725"></a>00725   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, BDTR, tmpbdtr);
<a name="l00726"></a>00726 
<a name="l00727"></a>00727   <span class="keywordflow">return</span> SUCCESS;
<a name="l00728"></a>00728 }<span class="comment"></span>
<a name="l00729"></a>00729 <span class="comment">/**</span>
<a name="l00730"></a>00730 <span class="comment">  * @}</span>
<a name="l00731"></a>00731 <span class="comment">  */</span>
<a name="l00732"></a>00732 <span class="comment"></span>
<a name="l00733"></a>00733 <span class="comment">/**</span>
<a name="l00734"></a>00734 <span class="comment">  * @}</span>
<a name="l00735"></a>00735 <span class="comment">  */</span>
<a name="l00736"></a>00736 <span class="comment"></span>
<a name="l00737"></a>00737 <span class="comment">/** @addtogroup TIM_LL_Private_Functions TIM Private Functions</span>
<a name="l00738"></a>00738 <span class="comment">  *  @brief   Private functions</span>
<a name="l00739"></a>00739 <span class="comment">  * @{</span>
<a name="l00740"></a>00740 <span class="comment">  */</span><span class="comment"></span>
<a name="l00741"></a>00741 <span class="comment">/**</span>
<a name="l00742"></a>00742 <span class="comment">  * @brief  Configure the TIMx output channel 1.</span>
<a name="l00743"></a>00743 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00744"></a>00744 <span class="comment">  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 1 configuration data structure</span>
<a name="l00745"></a>00745 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00746"></a>00746 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l00747"></a>00747 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l00748"></a>00748 <span class="comment">  */</span>
<a name="l00749"></a><a class="code" href="group__TIM__LL__Private__Functions.html#gaf20410a5d975c7a9616914372ca648bf">00749</a> <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#gaf20410a5d975c7a9616914372ca648bf" title="Configure the TIMx output channel 1.">OC1Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OCInitStruct)
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751   uint32_t tmpccmr1;
<a name="l00752"></a>00752   uint32_t tmpccer;
<a name="l00753"></a>00753   uint32_t tmpcr2;
<a name="l00754"></a>00754 
<a name="l00755"></a>00755   <span class="comment">/* Check the parameters */</span>
<a name="l00756"></a>00756   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_CC1_INSTANCE(TIMx));
<a name="l00757"></a>00757   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga093e50bf18b99c48f1b292d5c5673ce9">IS_LL_TIM_OCMODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a>));
<a name="l00758"></a>00758   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gacbe045bdcdbcf63c2860081deabfce16">IS_LL_TIM_OCSTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a>));
<a name="l00759"></a>00759   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gaa09f7484e378072ff47954acd0b8f528">IS_LL_TIM_OCPOLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">OCPolarity</a>));
<a name="l00760"></a>00760   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gacbe045bdcdbcf63c2860081deabfce16">IS_LL_TIM_OCSTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a>));
<a name="l00761"></a>00761   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gaa09f7484e378072ff47954acd0b8f528">IS_LL_TIM_OCPOLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a>));
<a name="l00762"></a>00762 
<a name="l00763"></a>00763   <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span>
<a name="l00764"></a>00764   CLEAR_BIT(TIMx-&gt;CCER, TIM_CCER_CC1E);
<a name="l00765"></a>00765 
<a name="l00766"></a>00766   <span class="comment">/* Get the TIMx CCER register value */</span>
<a name="l00767"></a>00767   tmpccer = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCER);
<a name="l00768"></a>00768 
<a name="l00769"></a>00769   <span class="comment">/* Get the TIMx CR2 register value */</span>
<a name="l00770"></a>00770   tmpcr2 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CR2);
<a name="l00771"></a>00771 
<a name="l00772"></a>00772   <span class="comment">/* Get the TIMx CCMR1 register value */</span>
<a name="l00773"></a>00773   tmpccmr1 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCMR1);
<a name="l00774"></a>00774 
<a name="l00775"></a>00775   <span class="comment">/* Reset Capture/Compare selection Bits */</span>
<a name="l00776"></a>00776   CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
<a name="l00777"></a>00777 
<a name="l00778"></a>00778   <span class="comment">/* Set the Output Compare Mode */</span>
<a name="l00779"></a>00779   MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a>);
<a name="l00780"></a>00780 
<a name="l00781"></a>00781   <span class="comment">/* Set the Output Compare Polarity */</span>
<a name="l00782"></a>00782   MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">OCPolarity</a>);
<a name="l00783"></a>00783 
<a name="l00784"></a>00784   <span class="comment">/* Set the Output State */</span>
<a name="l00785"></a>00785   MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a>);
<a name="l00786"></a>00786 
<a name="l00787"></a>00787   <span class="keywordflow">if</span> (IS_TIM_BREAK_INSTANCE(TIMx))
<a name="l00788"></a>00788   {
<a name="l00789"></a>00789     <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga1f7658a65cdf773cfda14c859a9c3948">IS_LL_TIM_OCIDLESTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a>));
<a name="l00790"></a>00790     <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga1f7658a65cdf773cfda14c859a9c3948">IS_LL_TIM_OCIDLESTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a>));
<a name="l00791"></a>00791 
<a name="l00792"></a>00792     <span class="comment">/* Set the complementary output Polarity */</span>
<a name="l00793"></a>00793     MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a> &lt;&lt; 2U);
<a name="l00794"></a>00794 
<a name="l00795"></a>00795     <span class="comment">/* Set the complementary output State */</span>
<a name="l00796"></a>00796     MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a> &lt;&lt; 2U);
<a name="l00797"></a>00797 
<a name="l00798"></a>00798     <span class="comment">/* Set the Output Idle state */</span>
<a name="l00799"></a>00799     MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a>);
<a name="l00800"></a>00800 
<a name="l00801"></a>00801     <span class="comment">/* Set the complementary output Idle state */</span>
<a name="l00802"></a>00802     MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a> &lt;&lt; 1U);
<a name="l00803"></a>00803   }
<a name="l00804"></a>00804 
<a name="l00805"></a>00805   <span class="comment">/* Write to TIMx CR2 */</span>
<a name="l00806"></a>00806   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CR2, tmpcr2);
<a name="l00807"></a>00807 
<a name="l00808"></a>00808   <span class="comment">/* Write to TIMx CCMR1 */</span>
<a name="l00809"></a>00809   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCMR1, tmpccmr1);
<a name="l00810"></a>00810 
<a name="l00811"></a>00811   <span class="comment">/* Set the Capture Compare Register value */</span>
<a name="l00812"></a>00812   <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga38ac40271e5e39c95fcf7084e909f259" title="Set compare value for output channel 1 (TIMx_CCR1).">LL_TIM_OC_SetCompareCH1</a>(TIMx, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad72d06bfcc7e13b008df47b777bff706">CompareValue</a>);
<a name="l00813"></a>00813 
<a name="l00814"></a>00814   <span class="comment">/* Write to TIMx CCER */</span>
<a name="l00815"></a>00815   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCER, tmpccer);
<a name="l00816"></a>00816 
<a name="l00817"></a>00817   <span class="keywordflow">return</span> SUCCESS;
<a name="l00818"></a>00818 }
<a name="l00819"></a>00819 <span class="comment"></span>
<a name="l00820"></a>00820 <span class="comment">/**</span>
<a name="l00821"></a>00821 <span class="comment">  * @brief  Configure the TIMx output channel 2.</span>
<a name="l00822"></a>00822 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00823"></a>00823 <span class="comment">  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 2 configuration data structure</span>
<a name="l00824"></a>00824 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00825"></a>00825 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l00826"></a>00826 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l00827"></a>00827 <span class="comment">  */</span>
<a name="l00828"></a><a class="code" href="group__TIM__LL__Private__Functions.html#ga6fba0bbcd432ddc845b8dee83ad423df">00828</a> <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#ga6fba0bbcd432ddc845b8dee83ad423df" title="Configure the TIMx output channel 2.">OC2Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OCInitStruct)
<a name="l00829"></a>00829 {
<a name="l00830"></a>00830   uint32_t tmpccmr1;
<a name="l00831"></a>00831   uint32_t tmpccer;
<a name="l00832"></a>00832   uint32_t tmpcr2;
<a name="l00833"></a>00833 
<a name="l00834"></a>00834   <span class="comment">/* Check the parameters */</span>
<a name="l00835"></a>00835   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_CC2_INSTANCE(TIMx));
<a name="l00836"></a>00836   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga093e50bf18b99c48f1b292d5c5673ce9">IS_LL_TIM_OCMODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a>));
<a name="l00837"></a>00837   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gacbe045bdcdbcf63c2860081deabfce16">IS_LL_TIM_OCSTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a>));
<a name="l00838"></a>00838   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gaa09f7484e378072ff47954acd0b8f528">IS_LL_TIM_OCPOLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">OCPolarity</a>));
<a name="l00839"></a>00839   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gacbe045bdcdbcf63c2860081deabfce16">IS_LL_TIM_OCSTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a>));
<a name="l00840"></a>00840   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gaa09f7484e378072ff47954acd0b8f528">IS_LL_TIM_OCPOLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a>));
<a name="l00841"></a>00841 
<a name="l00842"></a>00842   <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span>
<a name="l00843"></a>00843   CLEAR_BIT(TIMx-&gt;CCER, TIM_CCER_CC2E);
<a name="l00844"></a>00844 
<a name="l00845"></a>00845   <span class="comment">/* Get the TIMx CCER register value */</span>
<a name="l00846"></a>00846   tmpccer =  <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCER);
<a name="l00847"></a>00847 
<a name="l00848"></a>00848   <span class="comment">/* Get the TIMx CR2 register value */</span>
<a name="l00849"></a>00849   tmpcr2 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CR2);
<a name="l00850"></a>00850 
<a name="l00851"></a>00851   <span class="comment">/* Get the TIMx CCMR1 register value */</span>
<a name="l00852"></a>00852   tmpccmr1 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCMR1);
<a name="l00853"></a>00853 
<a name="l00854"></a>00854   <span class="comment">/* Reset Capture/Compare selection Bits */</span>
<a name="l00855"></a>00855   CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
<a name="l00856"></a>00856 
<a name="l00857"></a>00857   <span class="comment">/* Select the Output Compare Mode */</span>
<a name="l00858"></a>00858   MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a> &lt;&lt; 8U);
<a name="l00859"></a>00859 
<a name="l00860"></a>00860   <span class="comment">/* Set the Output Compare Polarity */</span>
<a name="l00861"></a>00861   MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">OCPolarity</a> &lt;&lt; 4U);
<a name="l00862"></a>00862 
<a name="l00863"></a>00863   <span class="comment">/* Set the Output State */</span>
<a name="l00864"></a>00864   MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a> &lt;&lt; 4U);
<a name="l00865"></a>00865 
<a name="l00866"></a>00866   <span class="keywordflow">if</span> (IS_TIM_BREAK_INSTANCE(TIMx))
<a name="l00867"></a>00867   {
<a name="l00868"></a>00868     <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga1f7658a65cdf773cfda14c859a9c3948">IS_LL_TIM_OCIDLESTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a>));
<a name="l00869"></a>00869     <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga1f7658a65cdf773cfda14c859a9c3948">IS_LL_TIM_OCIDLESTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a>));
<a name="l00870"></a>00870 
<a name="l00871"></a>00871     <span class="comment">/* Set the complementary output Polarity */</span>
<a name="l00872"></a>00872     MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a> &lt;&lt; 6U);
<a name="l00873"></a>00873 
<a name="l00874"></a>00874     <span class="comment">/* Set the complementary output State */</span>
<a name="l00875"></a>00875     MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a> &lt;&lt; 6U);
<a name="l00876"></a>00876 
<a name="l00877"></a>00877     <span class="comment">/* Set the Output Idle state */</span>
<a name="l00878"></a>00878     MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a> &lt;&lt; 2U);
<a name="l00879"></a>00879 
<a name="l00880"></a>00880     <span class="comment">/* Set the complementary output Idle state */</span>
<a name="l00881"></a>00881     MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a> &lt;&lt; 3U);
<a name="l00882"></a>00882   }
<a name="l00883"></a>00883 
<a name="l00884"></a>00884   <span class="comment">/* Write to TIMx CR2 */</span>
<a name="l00885"></a>00885   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CR2, tmpcr2);
<a name="l00886"></a>00886 
<a name="l00887"></a>00887   <span class="comment">/* Write to TIMx CCMR1 */</span>
<a name="l00888"></a>00888   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCMR1, tmpccmr1);
<a name="l00889"></a>00889 
<a name="l00890"></a>00890   <span class="comment">/* Set the Capture Compare Register value */</span>
<a name="l00891"></a>00891   <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa" title="Set compare value for output channel 2 (TIMx_CCR2).">LL_TIM_OC_SetCompareCH2</a>(TIMx, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad72d06bfcc7e13b008df47b777bff706">CompareValue</a>);
<a name="l00892"></a>00892 
<a name="l00893"></a>00893   <span class="comment">/* Write to TIMx CCER */</span>
<a name="l00894"></a>00894   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCER, tmpccer);
<a name="l00895"></a>00895 
<a name="l00896"></a>00896   <span class="keywordflow">return</span> SUCCESS;
<a name="l00897"></a>00897 }
<a name="l00898"></a>00898 <span class="comment"></span>
<a name="l00899"></a>00899 <span class="comment">/**</span>
<a name="l00900"></a>00900 <span class="comment">  * @brief  Configure the TIMx output channel 3.</span>
<a name="l00901"></a>00901 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00902"></a>00902 <span class="comment">  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 3 configuration data structure</span>
<a name="l00903"></a>00903 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00904"></a>00904 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l00905"></a>00905 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l00906"></a>00906 <span class="comment">  */</span>
<a name="l00907"></a><a class="code" href="group__TIM__LL__Private__Functions.html#ga49d87bb8c61ab3bd692c6a1034caedf3">00907</a> <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#ga49d87bb8c61ab3bd692c6a1034caedf3" title="Configure the TIMx output channel 3.">OC3Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OCInitStruct)
<a name="l00908"></a>00908 {
<a name="l00909"></a>00909   uint32_t tmpccmr2;
<a name="l00910"></a>00910   uint32_t tmpccer;
<a name="l00911"></a>00911   uint32_t tmpcr2;
<a name="l00912"></a>00912 
<a name="l00913"></a>00913   <span class="comment">/* Check the parameters */</span>
<a name="l00914"></a>00914   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_CC3_INSTANCE(TIMx));
<a name="l00915"></a>00915   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga093e50bf18b99c48f1b292d5c5673ce9">IS_LL_TIM_OCMODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a>));
<a name="l00916"></a>00916   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gacbe045bdcdbcf63c2860081deabfce16">IS_LL_TIM_OCSTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a>));
<a name="l00917"></a>00917   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gaa09f7484e378072ff47954acd0b8f528">IS_LL_TIM_OCPOLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">OCPolarity</a>));
<a name="l00918"></a>00918   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gacbe045bdcdbcf63c2860081deabfce16">IS_LL_TIM_OCSTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a>));
<a name="l00919"></a>00919   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gaa09f7484e378072ff47954acd0b8f528">IS_LL_TIM_OCPOLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a>));
<a name="l00920"></a>00920 
<a name="l00921"></a>00921   <span class="comment">/* Disable the Channel 3: Reset the CC3E Bit */</span>
<a name="l00922"></a>00922   CLEAR_BIT(TIMx-&gt;CCER, TIM_CCER_CC3E);
<a name="l00923"></a>00923 
<a name="l00924"></a>00924   <span class="comment">/* Get the TIMx CCER register value */</span>
<a name="l00925"></a>00925   tmpccer =  <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCER);
<a name="l00926"></a>00926 
<a name="l00927"></a>00927   <span class="comment">/* Get the TIMx CR2 register value */</span>
<a name="l00928"></a>00928   tmpcr2 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CR2);
<a name="l00929"></a>00929 
<a name="l00930"></a>00930   <span class="comment">/* Get the TIMx CCMR2 register value */</span>
<a name="l00931"></a>00931   tmpccmr2 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCMR2);
<a name="l00932"></a>00932 
<a name="l00933"></a>00933   <span class="comment">/* Reset Capture/Compare selection Bits */</span>
<a name="l00934"></a>00934   CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
<a name="l00935"></a>00935 
<a name="l00936"></a>00936   <span class="comment">/* Select the Output Compare Mode */</span>
<a name="l00937"></a>00937   MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a>);
<a name="l00938"></a>00938 
<a name="l00939"></a>00939   <span class="comment">/* Set the Output Compare Polarity */</span>
<a name="l00940"></a>00940   MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">OCPolarity</a> &lt;&lt; 8U);
<a name="l00941"></a>00941 
<a name="l00942"></a>00942   <span class="comment">/* Set the Output State */</span>
<a name="l00943"></a>00943   MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a> &lt;&lt; 8U);
<a name="l00944"></a>00944 
<a name="l00945"></a>00945   <span class="keywordflow">if</span> (IS_TIM_BREAK_INSTANCE(TIMx))
<a name="l00946"></a>00946   {
<a name="l00947"></a>00947     <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga1f7658a65cdf773cfda14c859a9c3948">IS_LL_TIM_OCIDLESTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a>));
<a name="l00948"></a>00948     <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga1f7658a65cdf773cfda14c859a9c3948">IS_LL_TIM_OCIDLESTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a>));
<a name="l00949"></a>00949 
<a name="l00950"></a>00950     <span class="comment">/* Set the complementary output Polarity */</span>
<a name="l00951"></a>00951     MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a> &lt;&lt; 10U);
<a name="l00952"></a>00952 
<a name="l00953"></a>00953     <span class="comment">/* Set the complementary output State */</span>
<a name="l00954"></a>00954     MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a> &lt;&lt; 10U);
<a name="l00955"></a>00955 
<a name="l00956"></a>00956     <span class="comment">/* Set the Output Idle state */</span>
<a name="l00957"></a>00957     MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a> &lt;&lt; 4U);
<a name="l00958"></a>00958 
<a name="l00959"></a>00959     <span class="comment">/* Set the complementary output Idle state */</span>
<a name="l00960"></a>00960     MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a> &lt;&lt; 5U);
<a name="l00961"></a>00961   }
<a name="l00962"></a>00962 
<a name="l00963"></a>00963   <span class="comment">/* Write to TIMx CR2 */</span>
<a name="l00964"></a>00964   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CR2, tmpcr2);
<a name="l00965"></a>00965 
<a name="l00966"></a>00966   <span class="comment">/* Write to TIMx CCMR2 */</span>
<a name="l00967"></a>00967   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCMR2, tmpccmr2);
<a name="l00968"></a>00968 
<a name="l00969"></a>00969   <span class="comment">/* Set the Capture Compare Register value */</span>
<a name="l00970"></a>00970   <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga234c6b2ed7029808d23813acffcada4e" title="Set compare value for output channel 3 (TIMx_CCR3).">LL_TIM_OC_SetCompareCH3</a>(TIMx, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad72d06bfcc7e13b008df47b777bff706">CompareValue</a>);
<a name="l00971"></a>00971 
<a name="l00972"></a>00972   <span class="comment">/* Write to TIMx CCER */</span>
<a name="l00973"></a>00973   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCER, tmpccer);
<a name="l00974"></a>00974 
<a name="l00975"></a>00975   <span class="keywordflow">return</span> SUCCESS;
<a name="l00976"></a>00976 }
<a name="l00977"></a>00977 <span class="comment"></span>
<a name="l00978"></a>00978 <span class="comment">/**</span>
<a name="l00979"></a>00979 <span class="comment">  * @brief  Configure the TIMx output channel 4.</span>
<a name="l00980"></a>00980 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l00981"></a>00981 <span class="comment">  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 4 configuration data structure</span>
<a name="l00982"></a>00982 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00983"></a>00983 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l00984"></a>00984 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l00985"></a>00985 <span class="comment">  */</span>
<a name="l00986"></a><a class="code" href="group__TIM__LL__Private__Functions.html#ga041468219ad8b54ed24290c31cf7ed32">00986</a> <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#ga041468219ad8b54ed24290c31cf7ed32" title="Configure the TIMx output channel 4.">OC4Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OCInitStruct)
<a name="l00987"></a>00987 {
<a name="l00988"></a>00988   uint32_t tmpccmr2;
<a name="l00989"></a>00989   uint32_t tmpccer;
<a name="l00990"></a>00990   uint32_t tmpcr2;
<a name="l00991"></a>00991 
<a name="l00992"></a>00992   <span class="comment">/* Check the parameters */</span>
<a name="l00993"></a>00993   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_CC4_INSTANCE(TIMx));
<a name="l00994"></a>00994   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga093e50bf18b99c48f1b292d5c5673ce9">IS_LL_TIM_OCMODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a>));
<a name="l00995"></a>00995   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gacbe045bdcdbcf63c2860081deabfce16">IS_LL_TIM_OCSTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a>));
<a name="l00996"></a>00996   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gaa09f7484e378072ff47954acd0b8f528">IS_LL_TIM_OCPOLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">OCPolarity</a>));
<a name="l00997"></a>00997   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gaa09f7484e378072ff47954acd0b8f528">IS_LL_TIM_OCPOLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a>));
<a name="l00998"></a>00998   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gacbe045bdcdbcf63c2860081deabfce16">IS_LL_TIM_OCSTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a>));
<a name="l00999"></a>00999 
<a name="l01000"></a>01000   <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span>
<a name="l01001"></a>01001   CLEAR_BIT(TIMx-&gt;CCER, TIM_CCER_CC4E);
<a name="l01002"></a>01002 
<a name="l01003"></a>01003   <span class="comment">/* Get the TIMx CCER register value */</span>
<a name="l01004"></a>01004   tmpccer = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCER);
<a name="l01005"></a>01005 
<a name="l01006"></a>01006   <span class="comment">/* Get the TIMx CR2 register value */</span>
<a name="l01007"></a>01007   tmpcr2 =  <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CR2);
<a name="l01008"></a>01008 
<a name="l01009"></a>01009   <span class="comment">/* Get the TIMx CCMR2 register value */</span>
<a name="l01010"></a>01010   tmpccmr2 = <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d" title="Read a value in TIM register.">LL_TIM_ReadReg</a>(TIMx, CCMR2);
<a name="l01011"></a>01011 
<a name="l01012"></a>01012   <span class="comment">/* Reset Capture/Compare selection Bits */</span>
<a name="l01013"></a>01013   CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
<a name="l01014"></a>01014 
<a name="l01015"></a>01015   <span class="comment">/* Select the Output Compare Mode */</span>
<a name="l01016"></a>01016   MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a> &lt;&lt; 8U);
<a name="l01017"></a>01017 
<a name="l01018"></a>01018   <span class="comment">/* Set the Output Compare Polarity */</span>
<a name="l01019"></a>01019   MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">OCPolarity</a> &lt;&lt; 12U);
<a name="l01020"></a>01020 
<a name="l01021"></a>01021   <span class="comment">/* Set the Output State */</span>
<a name="l01022"></a>01022   MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a> &lt;&lt; 12U);
<a name="l01023"></a>01023 
<a name="l01024"></a>01024   <span class="keywordflow">if</span> (IS_TIM_BREAK_INSTANCE(TIMx))
<a name="l01025"></a>01025   {
<a name="l01026"></a>01026     <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga1f7658a65cdf773cfda14c859a9c3948">IS_LL_TIM_OCIDLESTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a>));
<a name="l01027"></a>01027     <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga1f7658a65cdf773cfda14c859a9c3948">IS_LL_TIM_OCIDLESTATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a>));
<a name="l01028"></a>01028 
<a name="l01029"></a>01029     <span class="comment">/* Set the Output Idle state */</span>
<a name="l01030"></a>01030     MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a> &lt;&lt; 6U);
<a name="l01031"></a>01031   }
<a name="l01032"></a>01032 
<a name="l01033"></a>01033   <span class="comment">/* Write to TIMx CR2 */</span>
<a name="l01034"></a>01034   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CR2, tmpcr2);
<a name="l01035"></a>01035 
<a name="l01036"></a>01036   <span class="comment">/* Write to TIMx CCMR2 */</span>
<a name="l01037"></a>01037   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCMR2, tmpccmr2);
<a name="l01038"></a>01038 
<a name="l01039"></a>01039   <span class="comment">/* Set the Capture Compare Register value */</span>
<a name="l01040"></a>01040   <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1f00aefc876b37b52367e55fb61669f5" title="Set compare value for output channel 4 (TIMx_CCR4).">LL_TIM_OC_SetCompareCH4</a>(TIMx, TIM_OCInitStruct-&gt;<a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad72d06bfcc7e13b008df47b777bff706">CompareValue</a>);
<a name="l01041"></a>01041 
<a name="l01042"></a>01042   <span class="comment">/* Write to TIMx CCER */</span>
<a name="l01043"></a>01043   <a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd" title="Write a value in TIM register.">LL_TIM_WriteReg</a>(TIMx, CCER, tmpccer);
<a name="l01044"></a>01044 
<a name="l01045"></a>01045   <span class="keywordflow">return</span> SUCCESS;
<a name="l01046"></a>01046 }
<a name="l01047"></a>01047 
<a name="l01048"></a>01048 <span class="comment"></span>
<a name="l01049"></a>01049 <span class="comment">/**</span>
<a name="l01050"></a>01050 <span class="comment">  * @brief  Configure the TIMx input channel 1.</span>
<a name="l01051"></a>01051 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l01052"></a>01052 <span class="comment">  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 1 configuration data structure</span>
<a name="l01053"></a>01053 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l01054"></a>01054 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l01055"></a>01055 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l01056"></a>01056 <span class="comment">  */</span>
<a name="l01057"></a><a class="code" href="group__TIM__LL__Private__Functions.html#gaa0eddf6f0d56fa72c19e0d21af835a97">01057</a> <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#gaa0eddf6f0d56fa72c19e0d21af835a97" title="Configure the TIMx input channel 1.">IC1Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct)
<a name="l01058"></a>01058 {
<a name="l01059"></a>01059   <span class="comment">/* Check the parameters */</span>
<a name="l01060"></a>01060   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_CC1_INSTANCE(TIMx));
<a name="l01061"></a>01061   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga75f2a9bceab0cfa3a1faaba1e95ac7a0">IS_LL_TIM_IC_POLARITY</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a>));
<a name="l01062"></a>01062   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gae23267b3a2acfdcd117a6701ac7b49f9">IS_LL_TIM_ACTIVEINPUT</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a>));
<a name="l01063"></a>01063   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gab3a877d3741c9e1699b69519a847527f">IS_LL_TIM_ICPSC</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>));
<a name="l01064"></a>01064   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga7e42b7314aa1ce46233aaadf114621ed">IS_LL_TIM_IC_FILTER</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a>));
<a name="l01065"></a>01065 
<a name="l01066"></a>01066   <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span>
<a name="l01067"></a>01067   TIMx-&gt;CCER &amp;= (uint32_t)~TIM_CCER_CC1E;
<a name="l01068"></a>01068 
<a name="l01069"></a>01069   <span class="comment">/* Select the Input and set the filter and the prescaler value */</span>
<a name="l01070"></a>01070   MODIFY_REG(TIMx-&gt;CCMR1,
<a name="l01071"></a>01071              (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC),
<a name="l01072"></a>01072              (TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a> | TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a> | TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>) &gt;&gt; 16U);
<a name="l01073"></a>01073 
<a name="l01074"></a>01074   <span class="comment">/* Select the Polarity and set the CC1E Bit */</span>
<a name="l01075"></a>01075   MODIFY_REG(TIMx-&gt;CCER,
<a name="l01076"></a>01076              (TIM_CCER_CC1P | TIM_CCER_CC1NP),
<a name="l01077"></a>01077              (TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a> | TIM_CCER_CC1E));
<a name="l01078"></a>01078 
<a name="l01079"></a>01079   <span class="keywordflow">return</span> SUCCESS;
<a name="l01080"></a>01080 }
<a name="l01081"></a>01081 <span class="comment"></span>
<a name="l01082"></a>01082 <span class="comment">/**</span>
<a name="l01083"></a>01083 <span class="comment">  * @brief  Configure the TIMx input channel 2.</span>
<a name="l01084"></a>01084 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l01085"></a>01085 <span class="comment">  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 2 configuration data structure</span>
<a name="l01086"></a>01086 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l01087"></a>01087 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l01088"></a>01088 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l01089"></a>01089 <span class="comment">  */</span>
<a name="l01090"></a><a class="code" href="group__TIM__LL__Private__Functions.html#ga427c741c2244a1633c3c34199a667e80">01090</a> <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#ga427c741c2244a1633c3c34199a667e80" title="Configure the TIMx input channel 2.">IC2Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct)
<a name="l01091"></a>01091 {
<a name="l01092"></a>01092   <span class="comment">/* Check the parameters */</span>
<a name="l01093"></a>01093   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_CC2_INSTANCE(TIMx));
<a name="l01094"></a>01094   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga75f2a9bceab0cfa3a1faaba1e95ac7a0">IS_LL_TIM_IC_POLARITY</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a>));
<a name="l01095"></a>01095   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gae23267b3a2acfdcd117a6701ac7b49f9">IS_LL_TIM_ACTIVEINPUT</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a>));
<a name="l01096"></a>01096   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gab3a877d3741c9e1699b69519a847527f">IS_LL_TIM_ICPSC</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>));
<a name="l01097"></a>01097   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga7e42b7314aa1ce46233aaadf114621ed">IS_LL_TIM_IC_FILTER</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a>));
<a name="l01098"></a>01098 
<a name="l01099"></a>01099   <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span>
<a name="l01100"></a>01100   TIMx-&gt;CCER &amp;= (uint32_t)~TIM_CCER_CC2E;
<a name="l01101"></a>01101 
<a name="l01102"></a>01102   <span class="comment">/* Select the Input and set the filter and the prescaler value */</span>
<a name="l01103"></a>01103   MODIFY_REG(TIMx-&gt;CCMR1,
<a name="l01104"></a>01104              (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC),
<a name="l01105"></a>01105              (TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a> | TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a> | TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>) &gt;&gt; 8U);
<a name="l01106"></a>01106 
<a name="l01107"></a>01107   <span class="comment">/* Select the Polarity and set the CC2E Bit */</span>
<a name="l01108"></a>01108   MODIFY_REG(TIMx-&gt;CCER,
<a name="l01109"></a>01109              (TIM_CCER_CC2P | TIM_CCER_CC2NP),
<a name="l01110"></a>01110              ((TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a> &lt;&lt; 4U) | TIM_CCER_CC2E));
<a name="l01111"></a>01111 
<a name="l01112"></a>01112   <span class="keywordflow">return</span> SUCCESS;
<a name="l01113"></a>01113 }
<a name="l01114"></a>01114 <span class="comment"></span>
<a name="l01115"></a>01115 <span class="comment">/**</span>
<a name="l01116"></a>01116 <span class="comment">  * @brief  Configure the TIMx input channel 3.</span>
<a name="l01117"></a>01117 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l01118"></a>01118 <span class="comment">  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 3 configuration data structure</span>
<a name="l01119"></a>01119 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l01120"></a>01120 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l01121"></a>01121 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l01122"></a>01122 <span class="comment">  */</span>
<a name="l01123"></a><a class="code" href="group__TIM__LL__Private__Functions.html#gaa609062454fc81514fd61ca42adebd37">01123</a> <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#gaa609062454fc81514fd61ca42adebd37" title="Configure the TIMx input channel 3.">IC3Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct)
<a name="l01124"></a>01124 {
<a name="l01125"></a>01125   <span class="comment">/* Check the parameters */</span>
<a name="l01126"></a>01126   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_CC3_INSTANCE(TIMx));
<a name="l01127"></a>01127   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga75f2a9bceab0cfa3a1faaba1e95ac7a0">IS_LL_TIM_IC_POLARITY</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a>));
<a name="l01128"></a>01128   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gae23267b3a2acfdcd117a6701ac7b49f9">IS_LL_TIM_ACTIVEINPUT</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a>));
<a name="l01129"></a>01129   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gab3a877d3741c9e1699b69519a847527f">IS_LL_TIM_ICPSC</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>));
<a name="l01130"></a>01130   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga7e42b7314aa1ce46233aaadf114621ed">IS_LL_TIM_IC_FILTER</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a>));
<a name="l01131"></a>01131 
<a name="l01132"></a>01132   <span class="comment">/* Disable the Channel 3: Reset the CC3E Bit */</span>
<a name="l01133"></a>01133   TIMx-&gt;CCER &amp;= (uint32_t)~TIM_CCER_CC3E;
<a name="l01134"></a>01134 
<a name="l01135"></a>01135   <span class="comment">/* Select the Input and set the filter and the prescaler value */</span>
<a name="l01136"></a>01136   MODIFY_REG(TIMx-&gt;CCMR2,
<a name="l01137"></a>01137              (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC),
<a name="l01138"></a>01138              (TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a> | TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a> | TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>) &gt;&gt; 16U);
<a name="l01139"></a>01139 
<a name="l01140"></a>01140   <span class="comment">/* Select the Polarity and set the CC3E Bit */</span>
<a name="l01141"></a>01141   MODIFY_REG(TIMx-&gt;CCER,
<a name="l01142"></a>01142              (TIM_CCER_CC3P | TIM_CCER_CC3NP),
<a name="l01143"></a>01143              ((TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a> &lt;&lt; 8U) | TIM_CCER_CC3E));
<a name="l01144"></a>01144 
<a name="l01145"></a>01145   <span class="keywordflow">return</span> SUCCESS;
<a name="l01146"></a>01146 }
<a name="l01147"></a>01147 <span class="comment"></span>
<a name="l01148"></a>01148 <span class="comment">/**</span>
<a name="l01149"></a>01149 <span class="comment">  * @brief  Configure the TIMx input channel 4.</span>
<a name="l01150"></a>01150 <span class="comment">  * @param  TIMx Timer Instance</span>
<a name="l01151"></a>01151 <span class="comment">  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 4 configuration data structure</span>
<a name="l01152"></a>01152 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l01153"></a>01153 <span class="comment">  *          - SUCCESS: TIMx registers are de-initialized</span>
<a name="l01154"></a>01154 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l01155"></a>01155 <span class="comment">  */</span>
<a name="l01156"></a><a class="code" href="group__TIM__LL__Private__Functions.html#gab7ed2f576ca6876d113f980481b22e9e">01156</a> <span class="keyword">static</span> ErrorStatus <a class="code" href="group__TIM__LL__Private__Functions.html#gab7ed2f576ca6876d113f980481b22e9e" title="Configure the TIMx input channel 4.">IC4Config</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct)
<a name="l01157"></a>01157 {
<a name="l01158"></a>01158   <span class="comment">/* Check the parameters */</span>
<a name="l01159"></a>01159   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_TIM_CC4_INSTANCE(TIMx));
<a name="l01160"></a>01160   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga75f2a9bceab0cfa3a1faaba1e95ac7a0">IS_LL_TIM_IC_POLARITY</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a>));
<a name="l01161"></a>01161   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gae23267b3a2acfdcd117a6701ac7b49f9">IS_LL_TIM_ACTIVEINPUT</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a>));
<a name="l01162"></a>01162   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#gab3a877d3741c9e1699b69519a847527f">IS_LL_TIM_ICPSC</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>));
<a name="l01163"></a>01163   <a class="code" href="stm32f1xx__ll__tim_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__LL__Private__Macros.html#ga7e42b7314aa1ce46233aaadf114621ed">IS_LL_TIM_IC_FILTER</a>(TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a>));
<a name="l01164"></a>01164 
<a name="l01165"></a>01165   <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span>
<a name="l01166"></a>01166   TIMx-&gt;CCER &amp;= (uint32_t)~TIM_CCER_CC4E;
<a name="l01167"></a>01167 
<a name="l01168"></a>01168   <span class="comment">/* Select the Input and set the filter and the prescaler value */</span>
<a name="l01169"></a>01169   MODIFY_REG(TIMx-&gt;CCMR2,
<a name="l01170"></a>01170              (TIM_CCMR2_CC4S | TIM_CCMR2_IC4F | TIM_CCMR2_IC4PSC),
<a name="l01171"></a>01171              (TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a> | TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a> | TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>) &gt;&gt; 8U);
<a name="l01172"></a>01172 
<a name="l01173"></a>01173   <span class="comment">/* Select the Polarity and set the CC4E Bit */</span>
<a name="l01174"></a>01174   MODIFY_REG(TIMx-&gt;CCER,
<a name="l01175"></a>01175              TIM_CCER_CC4P,
<a name="l01176"></a>01176              ((TIM_ICInitStruct-&gt;<a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a> &lt;&lt; 12U) | TIM_CCER_CC4E));
<a name="l01177"></a>01177 
<a name="l01178"></a>01178   <span class="keywordflow">return</span> SUCCESS;
<a name="l01179"></a>01179 }
<a name="l01180"></a>01180 
<a name="l01181"></a>01181 <span class="comment"></span>
<a name="l01182"></a>01182 <span class="comment">/**</span>
<a name="l01183"></a>01183 <span class="comment">  * @}</span>
<a name="l01184"></a>01184 <span class="comment">  */</span>
<a name="l01185"></a>01185 <span class="comment"></span>
<a name="l01186"></a>01186 <span class="comment">/**</span>
<a name="l01187"></a>01187 <span class="comment">  * @}</span>
<a name="l01188"></a>01188 <span class="comment">  */</span>
<a name="l01189"></a>01189 
<a name="l01190"></a>01190 <span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM9 || TIM10 || TIM11 || TIM12 || TIM13 || TIM14  || TIM15 || TIM16 || TIM17 */</span>
<a name="l01191"></a>01191 <span class="comment"></span>
<a name="l01192"></a>01192 <span class="comment">/**</span>
<a name="l01193"></a>01193 <span class="comment">  * @}</span>
<a name="l01194"></a>01194 <span class="comment">  */</span>
<a name="l01195"></a>01195 
<a name="l01196"></a>01196 <span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span>
<a name="l01197"></a>01197 
<a name="l01198"></a>01198 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:42 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
