set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/sjh/.ciel/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/sjh/.ciel/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/uart_tx"
set ::env(DESIGN_NAME) "uart_tx"
set ::env(VERILOG_FILES) "/openlane/designs/uart_tx/src/uart_tx.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_NET) "clk"
set ::env(CLOCK_PERIOD) "20.0"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 150 150"
set ::env(FP_CORE_UTIL) "45"
set ::env(PL_TARGET_DENSITY) "0.75"
set ::env(PL_BASIC_PLACEMENT) "0"
set ::env(RUN_KLAYOUT_DRC) "1"
set ::env(RUN_KLAYOUT_XOR) "1"
set ::env(LINTER) "1"
