<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BlkMemTestbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BlkMemTestbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BlkMemTestbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BlkMemTestbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS150.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS150.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPS150.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS150_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS150_control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPS150_control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS150_datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS150_datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPS150_datapath.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegFile.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegFileTestbench.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="RegFileTestbench.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegFileTestbench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFileTestbench.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegFileTestbench.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegFileTestbench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegFileTestbench.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RegFileTestbench_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegFileTestbench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1392690082" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1392690082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392800705" xil_pn:in_ck="855433267914314259" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1392800705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="hardware/sim/BlkMemTestbench.v"/>
      <outfile xil_pn:name="hardware/src/ALU.v"/>
      <outfile xil_pn:name="hardware/src/ALUdec.v"/>
      <outfile xil_pn:name="hardware/src/ALUop.vh"/>
      <outfile xil_pn:name="hardware/src/IORegister.v"/>
      <outfile xil_pn:name="hardware/src/MIPS150.v"/>
      <outfile xil_pn:name="hardware/src/MIPS150_control.v"/>
      <outfile xil_pn:name="hardware/src/MIPS150_datapath.v"/>
      <outfile xil_pn:name="hardware/src/Opcode.vh"/>
      <outfile xil_pn:name="hardware/src/RegFile.v"/>
      <outfile xil_pn:name="hardware/src/UART.v"/>
      <outfile xil_pn:name="hardware/src/UAReceive.v"/>
      <outfile xil_pn:name="hardware/src/UATransmit.v"/>
      <outfile xil_pn:name="hardware/src/ml505top.v"/>
      <outfile xil_pn:name="hardware/src/util.vh"/>
    </transform>
    <transform xil_pn:end_ts="1392800715" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2423719931331404047" xil_pn:start_ts="1392800715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392800715" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8948148740080360707" xil_pn:start_ts="1392800715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392800716" xil_pn:in_ck="-979654187350571316" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5014622632334886904" xil_pn:start_ts="1392800715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1392800716" xil_pn:in_ck="2387008805933858898" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1392800716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="hardware/sim/BlkMemTestbench.v"/>
      <outfile xil_pn:name="hardware/src/ALU.v"/>
      <outfile xil_pn:name="hardware/src/ALUdec.v"/>
      <outfile xil_pn:name="hardware/src/ALUop.vh"/>
      <outfile xil_pn:name="hardware/src/IORegister.v"/>
      <outfile xil_pn:name="hardware/src/MIPS150.v"/>
      <outfile xil_pn:name="hardware/src/MIPS150_control.v"/>
      <outfile xil_pn:name="hardware/src/MIPS150_datapath.v"/>
      <outfile xil_pn:name="hardware/src/Opcode.vh"/>
      <outfile xil_pn:name="hardware/src/RegFile.v"/>
      <outfile xil_pn:name="hardware/src/UART.v"/>
      <outfile xil_pn:name="hardware/src/UAReceive.v"/>
      <outfile xil_pn:name="hardware/src/UATransmit.v"/>
      <outfile xil_pn:name="hardware/src/ml505top.v"/>
      <outfile xil_pn:name="hardware/src/util.vh"/>
      <outfile xil_pn:name="ipcore_dir/DMEM_blk_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/DMEM_blk_ram_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/IMEM_blk_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/IMEM_blk_ram_synth.v"/>
    </transform>
    <transform xil_pn:end_ts="1392800726" xil_pn:in_ck="2387008805933858898" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2767214042413221157" xil_pn:start_ts="1392800716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1392800727" xil_pn:in_ck="-7128967926839251705" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1309077859187271496" xil_pn:start_ts="1392800726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1392587641" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1392587641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392587641" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8317565793184869635" xil_pn:start_ts="1392587641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1392587641" xil_pn:in_ck="2123615572465365447" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4497903030277722154" xil_pn:start_ts="1392587641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392587641" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1278107672993330261" xil_pn:start_ts="1392587641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1392587641" xil_pn:in_ck="-6661165660198175707" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1392587641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1392587641" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3820285282881128332" xil_pn:start_ts="1392587641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1392587652" xil_pn:in_ck="1842905426548581763" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-4805598773229736440" xil_pn:start_ts="1392587641">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
