# do Trans_7seg.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:42 on Oct 05,2023
# vlog -work work Trans_7seg.vo 
# -- Compiling module Trans_7seg
# 
# Top level modules:
# 	Trans_7seg
# End time: 12:00:42 on Oct 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:42 on Oct 05,2023
# vlog -work work Trans_7seg.vwf.vt 
# -- Compiling module Trans_7seg_vlg_vec_tst
# 
# Top level modules:
# 	Trans_7seg_vlg_vec_tst
# End time: 12:00:42 on Oct 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Trans_7seg_vlg_vec_tst 
# Start time: 12:00:42 on Oct 05,2023
# Loading work.Trans_7seg_vlg_vec_tst
# Loading work.Trans_7seg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#25
# ** Note: $finish    : Trans_7seg.vwf.vt(44)
#    Time: 100 ns  Iteration: 0  Instance: /Trans_7seg_vlg_vec_tst
# End time: 12:00:44 on Oct 05,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
