library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity TimerCkt is

    port (
        clk : in std_logic;
        reset : in std_logic;
        Delay : out std_logic
    );
	 
end TimerCkt;

architecture green of TimerCkt is 
	
	CONSTANT CLK_FREQ_G : integer := 250_000_000;
	
	signal bit_rep_clk_G : std_logic_vector(31 downto 0);
	signal inG : std_logic;
	
	begin
		
		D_G : process(clk, reset)
		
		begin
		
		if reset = '1' then
		
			bit_rep_clk_G <= (others => '0');
			inG <= '0';	
			
		elsif (clk = '1' and clk'event) then
			
			-- bit_rep_clk_G -> count : G
			if ( bit_rep_clk_G = ( CLK_FREQ_G ) -1 ) then
				
				-- count reduced to 0
				bit_rep_clk_G <= (others => '0');
				-- output
				inG <= '1';
				
			else 
				
				-- count ++
				bit_rep_clk_G = bit_rep_clk_G + 1;
				inG <= '0';
				
			end if;
			
		end if;
		
		end D_G;
		
		Delay <= inG;
		
end green;

architecture yellow of TimerCkt is
		
		CONSTANT CLK_FREQ_Y : integer := 50_000_000;
		
		signal bit_rep_clk_Y : std_logic_vector(31 downto 0);
		signal inY : std_logic;
		
		D_Y : process(clk, reset)
		
		begin
		
		if reset = '1' then
		
			bit_rep_clk_Y <= (others => '0');
			inY <= '0';	
			
		elsif (clk = '1' and clk'event) then
			
			-- bit_rep_clk_Y -> count : Y
			if ( bit_rep_clk_Y = ( CLK_FREQ_Y ) -1 ) then
				
				-- count reduced to 0
				bit_rep_clk_Y <= (others => '0');
				-- output
				inY <= '1';
				
			else 
				
				-- count ++
				bit_rep_clk_Y = bit_rep_clk_Y + 1;
				inY <= '0';
				
			end if;
			
		end if;
		
		end D_Y;
		
		Delay <= inY;

end yellow;
		
		


