===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.4246 seconds

  ----Wall Time----  ----Name----
    3.3301 ( 19.1%)  FIR Parser
    7.2765 ( 41.8%)  'firrtl.circuit' Pipeline
    1.0528 (  6.0%)    'firrtl.module' Pipeline
    1.0528 (  6.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0874 (  0.5%)    InferWidths
    0.6384 (  3.7%)    LowerFIRRTLTypes
    4.6866 ( 26.9%)    'firrtl.module' Pipeline
    0.6986 (  4.0%)      ExpandWhens
    3.9881 ( 22.9%)      SimpleCanonicalizer
    0.7619 (  4.4%)    IMConstProp
    0.0278 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0493 (  0.3%)    'firrtl.module' Pipeline
    0.0493 (  0.3%)      CheckWidths
    1.8518 ( 10.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    2.8802 ( 16.5%)  'hw.module' Pipeline
    0.0691 (  0.4%)    HWCleanup
    0.7924 (  4.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.0186 ( 11.6%)    SimpleCanonicalizer
    0.2470 (  1.4%)  HWLegalizeNames
    0.6159 (  3.5%)  'hw.module' Pipeline
    0.6159 (  3.5%)    PrettifyVerilog
    1.2217 (  7.0%)  Output
    0.0014 (  0.0%)  Rest
   17.4246 (100.0%)  Total

{
  totalTime: 17.446,
  maxMemory: 559132672
}
