#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 24 01:47:37 2022
# Process ID: 28412
# Current directory: E:/lab5/fpga1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3740 E:\lab5\fpga1\fpga1.xpr
# Log file: E:/lab5/fpga1/vivado.log
# Journal file: E:/lab5/fpga1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab5/fpga1/fpga1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/lab5/fpga1/fpga1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/khris/大二上/Logic-Design-Laborator/Keyboard_and_Audio_Sample_Code/Keyboard_Sample_Code/KeyboardDecoder.v
WARNING: [filemgmt 56-12] File 'C:/khris/大二上/Logic-Design-Laborator/Keyboard_and_Audio_Sample_Code/Keyboard_Sample_Code/KeyboardDecoder.v' cannot be added to the project because it already exists in the project, skipping this file
launch_runs synth_1 -jobs 8
[Thu Nov 24 02:05:39 2022] Launched synth_1...
Run output will be captured here: E:/lab5/fpga1/fpga1.runs/synth_1/runme.log
set_property  ip_repo_paths  C:/khris/大二上/Logic-Design-Laborator/Keyboard_and_Audio_Sample_Code/Keyboard_Sample_Code/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/khris/大二上/Logic-Design-Laborator/Keyboard_and_Audio_Sample_Code/Keyboard_Sample_Code/ip'.
create_ip -name KeyboardCtrl -vendor xilinx.com -library user -version 1.0 -module_name KeyboardCtrl_0
generate_target {instantiation_template} [get_files e:/lab5/fpga1/fpga1.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'KeyboardCtrl_0'...
generate_target all [get_files  e:/lab5/fpga1/fpga1.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'KeyboardCtrl_0'...
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/khris/大二上/Logic-Design-Laborator/Keyboard_and_Audio_Sample_Code/Keyboard_Sample_Code/ip/Keyboard-Controller/keyboard_cntr_1.0/src/KeyboardCtrl.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/khris/大二上/Logic-Design-Laborator/Keyboard_and_Audio_Sample_Code/Keyboard_Sample_Code/ip/Keyboard-Controller/keyboard_cntr_1.0/src/KeyboardCtrl.v' to 'e:/lab5/fpga1/fpga1.gen/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'KeyboardCtrl_0'. Failed to generate 'Verilog Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'KeyboardCtrl_0'. Failed to generate 'Verilog Synthesis' outputs: 
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 05:08:37 2022...
