/*
* Automatically generated register definition: don't edit
* ATM7059 Spec Version_V1.3
* Sat 04-11-2014  13:47:50
*/
#ifndef __ACTIONS_REG_ATM7059_H___
#define __ACTIONS_REG_ATM7059_H___


//--------------SPS_PG-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPS_PG_BASE                                                       0xB01B0100
#define     SPS_PG_CTL                                                        (SPS_PG_BASE+0x0000)
#define     SPS_RST_CTL                                                       (SPS_PG_BASE+0x0004)
#define     SPS_LDO_CTL                                                       (SPS_PG_BASE+0x0008)
#define     SPS_BDG_CTL                                                       (SPS_PG_BASE+0x000c)
#define     UREF_CTL                                                          (SPS_PG_BASE+0x0010)
#define     SPS_PG_CTL1                                                       (SPS_PG_BASE+0x0014)
#define     CPU_PWR_AWK_MSK                                                   (SPS_PG_BASE+0x0020)
#define     CPU_PWR_AWK_SRC                                                   (SPS_PG_BASE+0x0024)

#define     CPU_PWR_CTL                                                       (SPS_PG_BASE+0x0028)
#define     CPU_PWR_ISO_TIMER0                                                (SPS_PG_BASE+0x002c)
#define     CPU_PWR_ADDR                                                      (SPS_PG_BASE+0x0030)
#define     CPU_PWR_ISO_TIMER1                                                (SPS_PG_BASE+0x0034)

//--------------Bits Location------------------------------------------//
//--------------CMU-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     CMU_BASE                                                          0xB0160000
#define     CMU_COREPLL                                                       (CMU_BASE+0x0000)
#define     CMU_DEVPLL                                                        (CMU_BASE+0x0004)
#define     CMU_DDRPLL                                                        (CMU_BASE+0x0008)
#define     CMU_NANDPLL                                                       (CMU_BASE+0x000C)
#define     CMU_DISPLAYPLL                                                    (CMU_BASE+0x0010)
#define     CMU_AUDIOPLL                                                      (CMU_BASE+0x0014)
#define     CMU_TVOUTPLL                                                      (CMU_BASE+0x0018)
#define     CMU_BUSCLK                                                        (CMU_BASE+0x001C)
#define     CMU_SENSORCLK                                                     (CMU_BASE+0x0020)
#define     CMU_LCDCLK                                                        (CMU_BASE+0x0024)
#define     CMU_DSIPLL_CLK                                                    (CMU_BASE+0x0028)
#define     CMU_CSICLK                                                        (CMU_BASE+0x002C)
#define     CMU_DECLK                                                         (CMU_BASE+0x0030)
#define     CMU_SICLK                                                         (CMU_BASE+0x0034)
#define     CMU_BUSCLK1                                                       (CMU_BASE+0x0038)
#define     CMU_VDECLK                                                        (CMU_BASE+0x0040)
#define     CMU_VCECLK                                                        (CMU_BASE+0x0044)
#define     CMU_NANDCCLK                                                      (CMU_BASE+0x004C)
#define     CMU_SD0CLK                                                        (CMU_BASE+0x0050)
#define     CMU_SD1CLK                                                        (CMU_BASE+0x0054)
#define     CMU_SD2CLK                                                        (CMU_BASE+0x0058)
#define     CMU_UART0CLK                                                      (CMU_BASE+0x005C)
#define     CMU_UART1CLK                                                      (CMU_BASE+0x0060)
#define     CMU_UART2CLK                                                      (CMU_BASE+0x0064)
#define     CMU_PWM4CLK                                                       (CMU_BASE+0x0068)
#define     CMU_PWM5CLK                                                       (CMU_BASE+0x006C)
#define     CMU_PWM0CLK                                                       (CMU_BASE+0x0070)
#define     CMU_PWM1CLK                                                       (CMU_BASE+0x0074)
#define     CMU_PWM2CLK                                                       (CMU_BASE+0x0078)
#define     CMU_PWM3CLK                                                       (CMU_BASE+0x007C)
#define     CMU_USBPLL                                                        (CMU_BASE+0x0080)
#define     CMU_ETHERNETPLL                                                   (CMU_BASE+0x0084)
#define     CMU_CVBSPLL                                                       (CMU_BASE+0x0088)
#define     CMU_GPU3DCLK                                                      (CMU_BASE+0x0090)
#define     CMU_CORECTL                                                       (CMU_BASE+0x009C)
#define     CMU_DEVCLKEN0                                                     (CMU_BASE+0x00A0)
#define     CMU_DEVCLKEN1                                                     (CMU_BASE+0x00A4)
#define     CMU_DEVRST0                                                       (CMU_BASE+0x00A8)
#define     CMU_DEVRST1                                                       (CMU_BASE+0x00AC)
#define     CMU_UART3CLK                                                      (CMU_BASE+0x00B0)
#define     CMU_UART4CLK                                                      (CMU_BASE+0x00B4)
#define     CMU_UART5CLK                                                      (CMU_BASE+0x00B8)
#define     CMU_UART6CLK                                                      (CMU_BASE+0x00BC)
#define     CMU_SSTSCLK                                                       (CMU_BASE+0x00C0)
#define     CMU_DSIPLLDEBUG0                                                  (CMU_BASE+0x00C8)
#define     CMU_DSIPLLDEBUG1                                                  (CMU_BASE+0x00CC)
#define     CMU_DIGITALDEBUG                                                  (CMU_BASE+0x00D0)
#define     CMU_ANALOGDEBUG                                                   (CMU_BASE+0x00D4)
#define     CMU_COREPLLDEBUG                                                  (CMU_BASE+0x00D8)
#define     CMU_DEVPLLDEBUG                                                   (CMU_BASE+0x00DC)
#define     CMU_DDRPLLDEBUG                                                   (CMU_BASE+0x00E0)
#define     CMU_NANDPLLDEBUG                                                  (CMU_BASE+0x00E4)
#define     CMU_DISPLAYPLLDEBUG                                               (CMU_BASE+0x00E8)
#define     CMU_TVOUTPLLDEBUG0                                                (CMU_BASE+0x00EC)
#define     CMU_TVOUTPLLDEBUG1                                                (CMU_BASE+0x00F4)
#define     CMU_AUDIOPLL_ETHPLLDEBUG                                          (CMU_BASE+0x00F8)
#define     CMU_CVBSPLLDEBUG                                                  (CMU_BASE+0x00FC)

//--------------Bits Location------------------------------------------//
//--------------Timer_2HZ-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     TIMER_2HZ_BASE                                                    0xB0168000
#define     TWOHZ0_CTL                                                        (TIMER_2HZ_BASE+0x0000)
#define     T0_CTL                                                            (TIMER_2HZ_BASE+0x0008)
#define     T0_CMP                                                            (TIMER_2HZ_BASE+0x000C)
#define     T0_VAL                                                            (TIMER_2HZ_BASE+0x0010)
#define     T1_CTL                                                            (TIMER_2HZ_BASE+0x0014)
#define     T1_CMP                                                            (TIMER_2HZ_BASE+0x0018)
#define     T1_VAL                                                            (TIMER_2HZ_BASE+0x001C)
#define     TWOHZ1_CTL                                                        (TIMER_2HZ_BASE+0x0020)
#define     CPU1_ADDR                                                         (TIMER_2HZ_BASE+0x0050)
#define     CPU2_ADDR                                                         (TIMER_2HZ_BASE+0x0054)
#define     CPU3_ADDR                                                         (TIMER_2HZ_BASE+0x0058)
#define     CPU1_FLAG                                                         (TIMER_2HZ_BASE+0x005C)
#define     CPU2_FLAG                                                         (TIMER_2HZ_BASE+0x0060)
#define     CPU3_FLAG                                                         (TIMER_2HZ_BASE+0x0064)
#define     USB3_P0_CTL                                                       (TIMER_2HZ_BASE+0x0080)
#define     USB3_P1_CTL                                                       (TIMER_2HZ_BASE+0x0084)
#define     USB2_ECS                                                          (TIMER_2HZ_BASE+0x0088)

//--------------Bits Location------------------------------------------//
//--------------CHIPID-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     CHIPID_BASE                                                       0xB0150000
#define     CHIPID_CTRL0                                                      (CHIPID_BASE+0x0000)
#define     CHIPID_DAT_1                                                      (CHIPID_BASE+0x0004)
#define     CHIPID_CTRL1                                                      (CHIPID_BASE+0x0008)
#define     CHIPID_CTRL2                                                      (CHIPID_BASE+0x000C)

//--------------Bits Location------------------------------------------//
//--------------VDE_Register-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VDE_REGISTER_BASE                                                 0xB0280000
#define     VDE_ID                                                            (VDE_REGISTER_BASE+0x0)
#define     VDE_STATUS_REG                                                    (VDE_REGISTER_BASE+0x4)
#define     VDE_CONFIGURE_REG                                                 (VDE_REGISTER_BASE+0x8)
#define     VDE_CONTROL_REG0                                                  (VDE_REGISTER_BASE+0x10)
#define     VDE_CONTROL_REG1                                                  (VDE_REGISTER_BASE+0x14)
#define     VDE_CONTROL_REG2                                                  (VDE_REGISTER_BASE+0x18)
#define     VDE_CONTROL_REG3                                                  (VDE_REGISTER_BASE+0x1C)
#define     VDE_CONTROL_REG4                                                  (VDE_REGISTER_BASE+0x20)
#define     VDE_CONTROL_REG5                                                  (VDE_REGISTER_BASE+0x24)
#define     VDE_CONTROL_REG6                                                  (VDE_REGISTER_BASE+0x28)
#define     VDE_CONTROL_REG7                                                  (VDE_REGISTER_BASE+0x2C)
#define     VDE_CONTROL_REG8                                                  (VDE_REGISTER_BASE+0x30)
#define     VDE_OUTPUT_ADDR_REG                                               (VDE_REGISTER_BASE+0x34)
#define     VDE_REF0_ADDR_REG                                                 (VDE_REGISTER_BASE+0x38)
#define     VDE_REF1_ADDR_REG                                                 (VDE_REGISTER_BASE+0x3C)
#define     VDE_REF2_ADDR_REG                                                 (VDE_REGISTER_BASE+0x40)
#define     VDE_REF3_ADDR_REG                                                 (VDE_REGISTER_BASE+0x44)
#define     VDE_REF4_ADDR_REG                                                 (VDE_REGISTER_BASE+0x48)
#define     VDE_REF5_ADDR_REG                                                 (VDE_REGISTER_BASE+0x4C)
#define     VDE_REF6_ADDR_REG                                                 (VDE_REGISTER_BASE+0x50)
#define     VDE_REF7_ADDR_REG                                                 (VDE_REGISTER_BASE+0x54)
#define     VDE_REF8_ADDR_REG                                                 (VDE_REGISTER_BASE+0x58)
#define     VDE_REF9_ADDR_REG                                                 (VDE_REGISTER_BASE+0x5C)
#define     VDE_REF10_ADDR_REG                                                (VDE_REGISTER_BASE+0x60)
#define     VDE_REF11_ADDR_REG                                                (VDE_REGISTER_BASE+0x64)
#define     VDE_REF12_ADDR_REG                                                (VDE_REGISTER_BASE+0x68)
#define     VDE_REF13_ADDR_REG                                                (VDE_REGISTER_BASE+0x6C)
#define     VDE_REF14_ADDR_REG                                                (VDE_REGISTER_BASE+0x70)
#define     VDE_REF15_ADDR_REG                                                (VDE_REGISTER_BASE+0x74)
#define     VDE_REF0_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0x78)
#define     VDE_REF1_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0x7C)
#define     VDE_REF2_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0x80)
#define     VDE_REF3_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0x84)
#define     VDE_REF4_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0x88)
#define     VDE_REF5_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0x8C)
#define     VDE_REF6_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0x90)
#define     VDE_REF7_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0x94)
#define     VDE_EXTRA_INFO_ADDR_REG                                           (VDE_REGISTER_BASE+0x98)
#define     VDE_REF8_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0x9C)
#define     VDE_REF9_POC_ADDR_REG                                             (VDE_REGISTER_BASE+0xA0)
#define     VDE_REF10_POC_ADDR_REG                                            (VDE_REGISTER_BASE+0xA4)
#define     VDE_REF11_POC_ADDR_REG                                            (VDE_REGISTER_BASE+0xA8)
#define     VDE_REF12_POC_ADDR_REG                                            (VDE_REGISTER_BASE+0xAC)
#define     VDE_REF13_POC_ADDR_REG                                            (VDE_REGISTER_BASE+0xB0)
#define     VDE_REF14_POC_ADDR_REG                                            (VDE_REGISTER_BASE+0xB4)
#define     VDE_REF15_POC_ADDR_REG                                            (VDE_REGISTER_BASE+0xB8)
#define     VDE_DEBUG_MODE_REG                                                (VDE_REGISTER_BASE+0xE4)
#define     VDE_DEBUG_MIDDLE_OUTPUT_REG                                       (VDE_REGISTER_BASE+0xE8)
#define     VDE_DEBUG_MVD_OUTPUT_REG                                          (VDE_REGISTER_BASE+0xEC)
#define     VDE_CACHE_HIT_COUNTER_REG                                         (VDE_REGISTER_BASE+0xF0)
#define     VDE_CACHE_MISS_COUNTER_REG                                        (VDE_REGISTER_BASE+0XF4)
#define     VDE_PP_OUTPUT_REG                                                 (VDE_REGISTER_BASE+0XF8)
#define     VDE_PP_CONFIGURE_REG                                              (VDE_REGISTER_BASE+0XFC)
#define     VDE_PP_STRIDE_REG                                                 (VDE_REGISTER_BASE+0X100)
#define     VDE_AWXCACHE_REG                                                  (VDE_REGISTER_BASE+0X104)

//--------------Bits Location------------------------------------------//
//--------------VCE-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VCE_BASE                                                          0xB0288000
#define     H264_JPEG_CODEC_FORSPECTEST                                       (VCE_BASE+0x0000)

//--------------Bits Location------------------------------------------//
//--------------VCE_Upscale-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VCE_UPSCALE_BASE                                                  0xB02880C0
#define     UPSCALE_FORSPECTEST                                               (VCE_UPSCALE_BASE+0x0000)

//--------------Bits Location------------------------------------------//
//--------------DMA_GLOBAL-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA_GLOBAL_BASE                                                   0XB0260000
#define     DMA_IRQ_PD0                                                       (DMA_GLOBAL_BASE+0x0000)
#define     DMA_IRQ_PD1                                                       (DMA_GLOBAL_BASE+0x0004)
#define     DMA_IRQ_PD2                                                       (DMA_GLOBAL_BASE+0x0008)
#define     DMA_IRQ_PD3                                                       (DMA_GLOBAL_BASE+0x000C)
#define     DMA_IRQ_EN0                                                       (DMA_GLOBAL_BASE+0x0010)
#define     DMA_IRQ_EN1                                                       (DMA_GLOBAL_BASE+0x0014)
#define     DMA_IRQ_EN2                                                       (DMA_GLOBAL_BASE+0x0018)
#define     DMA_IRQ_EN3                                                       (DMA_GLOBAL_BASE+0x001C)
#define     DMA_NIC_QOS                                                       (DMA_GLOBAL_BASE+0x0024)

//--------------Bits Location------------------------------------------//
//--------------DMA0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA0_BASE                                                         0XB0260100
#define     DMA0_MODE                                                         (DMA0_BASE+0x0000)
#define     DMA0_SOURCE                                                       (DMA0_BASE+0x0004)
#define     DMA0_DESTINATION                                                  (DMA0_BASE+0x0008)
#define     DMA0_FRAME_LEN                                                    (DMA0_BASE+0x000C)
#define     DMA0_FRAME_CNT                                                    (DMA0_BASE+0x0010)
#define     DMA0_REMAIN_FRAME_CNT                                             (DMA0_BASE+0x0014)
#define     DMA0_REMAIN_CNT                                                   (DMA0_BASE+0x0018)
#define     DMA0_SOURCE_STRIDE                                                (DMA0_BASE+0x001C)
#define     DMA0_DESTINATION_STRIDE                                           (DMA0_BASE+0x0020)
#define     DMA0_START                                                        (DMA0_BASE+0x0024)
//#define     RESERVED                                                          (DMA0_BASE+0x0028)
#define     DMA0_CHAINED_CTL                                                  (DMA0_BASE+0x002C)
#define     DMA0_CONSTANT                                                     (DMA0_BASE+0x0030)
#define     DMA0_LINKLIST_CTL                                                 (DMA0_BASE+0x0034)
#define     DMA0_NEXT_DESCRIPTOR                                              (DMA0_BASE+0x0038)
#define     DMA0_CURRENT_DESCRIPTOR_NUM                                       (DMA0_BASE+0x003C)
#define     DMA0_INT_CTL                                                      (DMA0_BASE+0x0040)
#define     DMA0_INT_STATUS                                                   (DMA0_BASE+0x0044)
#define     DMA0_CURRENT_SOURCE_POINTER                                       (DMA0_BASE+0x0048)
#define     DMA0_CURRENT_DESTINATION_POINTER                                  (DMA0_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA1_BASE                                                         0XB0260200
#define     DMA1_MODE                                                         (DMA1_BASE+0x0000)
#define     DMA1_SOURCE                                                       (DMA1_BASE+0x0004)
#define     DMA1_DESTINATION                                                  (DMA1_BASE+0x0008)
#define     DMA1_FRAME_LEN                                                    (DMA1_BASE+0x000C)
#define     DMA1_FRAME_CNT                                                    (DMA1_BASE+0x0010)
#define     DMA1_REMAIN_FRAME_CNT                                             (DMA1_BASE+0x0014)
#define     DMA1_REMAIN_CNT                                                   (DMA1_BASE+0x0018)
#define     DMA1_SOURCE_STRIDE                                                (DMA1_BASE+0x001C)
#define     DMA1_DESTINATION_STRIDE                                           (DMA1_BASE+0x0020)
#define     DMA1_START                                                        (DMA1_BASE+0x0024)
//#define     RESERVED                                                          (DMA1_BASE+0x0028)
#define     DMA1_CHAINED_CTL                                                  (DMA1_BASE+0x002C)
#define     DMA1_CONSTANT                                                     (DMA1_BASE+0x0030)
#define     DMA1_LINKLIST_CTL                                                 (DMA1_BASE+0x0034)
#define     DMA1_NEXT_DESCRIPTOR                                              (DMA1_BASE+0x0038)
#define     DMA1_CURRENT_DESCRIPTOR_NUM                                       (DMA1_BASE+0x003C)
#define     DMA1_INT_CTL                                                      (DMA1_BASE+0x0040)
#define     DMA1_INT_STATUS                                                   (DMA1_BASE+0x0044)
#define     DMA1_CURRENT_SOURCE_POINTER                                       (DMA1_BASE+0x0048)
#define     DMA1_CURRENT_DESTINATION_POINTER                                  (DMA1_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA2_BASE                                                         0XB0260300
#define     DMA2_MODE                                                         (DMA2_BASE+0x0000)
#define     DMA2_SOURCE                                                       (DMA2_BASE+0x0004)
#define     DMA2_DESTINATION                                                  (DMA2_BASE+0x0008)
#define     DMA2_FRAME_LEN                                                    (DMA2_BASE+0x000C)
#define     DMA2_FRAME_CNT                                                    (DMA2_BASE+0x0010)
#define     DMA2_REMAIN_FRAME_CNT                                             (DMA2_BASE+0x0014)
#define     DMA2_REMAIN_CNT                                                   (DMA2_BASE+0x0018)
#define     DMA2_SOURCE_STRIDE                                                (DMA2_BASE+0x001C)
#define     DMA2_DESTINATION_STRIDE                                           (DMA2_BASE+0x0020)
#define     DMA2_START                                                        (DMA2_BASE+0x0024)
//#define     RESERVED                                                          (DMA2_BASE+0x0028)
#define     DMA2_CHAINED_CTL                                                  (DMA2_BASE+0x002C)
#define     DMA2_CONSTANT                                                     (DMA2_BASE+0x0030)
#define     DMA2_LINKLIST_CTL                                                 (DMA2_BASE+0x0034)
#define     DMA2_NEXT_DESCRIPTOR                                              (DMA2_BASE+0x0038)
#define     DMA2_CURRENT_DESCRIPTOR_NUM                                       (DMA2_BASE+0x003C)
#define     DMA2_INT_CTL                                                      (DMA2_BASE+0x0040)
#define     DMA2_INT_STATUS                                                   (DMA2_BASE+0x0044)
#define     DMA2_CURRENT_SOURCE_POINTER                                       (DMA2_BASE+0x0048)
#define     DMA2_CURRENT_DESTINATION_POINTER                                  (DMA2_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA3-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA3_BASE                                                         0XB0260400
#define     DMA3_MODE                                                         (DMA3_BASE+0x0000)
#define     DMA3_SOURCE                                                       (DMA3_BASE+0x0004)
#define     DMA3_DESTINATION                                                  (DMA3_BASE+0x0008)
#define     DMA3_FRAME_LEN                                                    (DMA3_BASE+0x000C)
#define     DMA3_FRAME_CNT                                                    (DMA3_BASE+0x0010)
#define     DMA3_REMAIN_FRAME_CNT                                             (DMA3_BASE+0x0014)
#define     DMA3_REMAIN_CNT                                                   (DMA3_BASE+0x0018)
#define     DMA3_SOURCE_STRIDE                                                (DMA3_BASE+0x001C)
#define     DMA3_DESTINATION_STRIDE                                           (DMA3_BASE+0x0020)
#define     DMA3_START                                                        (DMA3_BASE+0x0024)
//#define     RESERVED                                                          (DMA3_BASE+0x0028)
#define     DMA3_CHAINED_CTL                                                  (DMA3_BASE+0x002C)
#define     DMA3_CONSTANT                                                     (DMA3_BASE+0x0030)
#define     DMA3_LINKLIST_CTL                                                 (DMA3_BASE+0x0034)
#define     DMA3_NEXT_DESCRIPTOR                                              (DMA3_BASE+0x0038)
#define     DMA3_CURRENT_DESCRIPTOR_NUM                                       (DMA3_BASE+0x003C)
#define     DMA3_INT_CTL                                                      (DMA3_BASE+0x0040)
#define     DMA3_INT_STATUS                                                   (DMA3_BASE+0x0044)
#define     DMA3_CURRENT_SOURCE_POINTER                                       (DMA3_BASE+0x0048)
#define     DMA3_CURRENT_DESTINATION_POINTER                                  (DMA3_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA4-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA4_BASE                                                         0XB0260500
#define     DMA4_MODE                                                         (DMA4_BASE+0x0000)
#define     DMA4_SOURCE                                                       (DMA4_BASE+0x0004)
#define     DMA4_DESTINATION                                                  (DMA4_BASE+0x0008)
#define     DMA4_FRAME_LEN                                                    (DMA4_BASE+0x000C)
#define     DMA4_FRAME_CNT                                                    (DMA4_BASE+0x0010)
#define     DMA4_REMAIN_FRAME_CNT                                             (DMA4_BASE+0x0014)
#define     DMA4_REMAIN_CNT                                                   (DMA4_BASE+0x0018)
#define     DMA4_SOURCE_STRIDE                                                (DMA4_BASE+0x001C)
#define     DMA4_DESTINATION_STRIDE                                           (DMA4_BASE+0x0020)
#define     DMA4_START                                                        (DMA4_BASE+0x0024)
//#define     RESERVED                                                          (DMA4_BASE+0x0028)
#define     DMA4_CHAINED_CTL                                                  (DMA4_BASE+0x002C)
#define     DMA4_CONSTANT                                                     (DMA4_BASE+0x0030)
#define     DMA4_LINKLIST_CTL                                                 (DMA4_BASE+0x0034)
#define     DMA4_NEXT_DESCRIPTOR                                              (DMA4_BASE+0x0038)
#define     DMA4_CURRENT_DESCRIPTOR_NUM                                       (DMA4_BASE+0x003C)
#define     DMA4_INT_CTL                                                      (DMA4_BASE+0x0040)
#define     DMA4_INT_STATUS                                                   (DMA4_BASE+0x0044)
#define     DMA4_CURRENT_SOURCE_POINTER                                       (DMA4_BASE+0x0048)
#define     DMA4_CURRENT_DESTINATION_POINTER                                  (DMA4_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA5-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA5_BASE                                                         0XB0260600
#define     DMA5_MODE                                                         (DMA5_BASE+0x0000)
#define     DMA5_SOURCE                                                       (DMA5_BASE+0x0004)
#define     DMA5_DESTINATION                                                  (DMA5_BASE+0x0008)
#define     DMA5_FRAME_LEN                                                    (DMA5_BASE+0x000C)
#define     DMA5_FRAME_CNT                                                    (DMA5_BASE+0x0010)
#define     DMA5_REMAIN_FRAME_CNT                                             (DMA5_BASE+0x0014)
#define     DMA5_REMAIN_CNT                                                   (DMA5_BASE+0x0018)
#define     DMA5_SOURCE_STRIDE                                                (DMA5_BASE+0x001C)
#define     DMA5_DESTINATION_STRIDE                                           (DMA5_BASE+0x0020)
#define     DMA5_START                                                        (DMA5_BASE+0x0024)
//#define     RESERVED                                                          (DMA5_BASE+0x0028)
#define     DMA5_CHAINED_CTL                                                  (DMA5_BASE+0x002C)
#define     DMA5_CONSTANT                                                     (DMA5_BASE+0x0030)
#define     DMA5_LINKLIST_CTL                                                 (DMA5_BASE+0x0034)
#define     DMA5_NEXT_DESCRIPTOR                                              (DMA5_BASE+0x0038)
#define     DMA5_CURRENT_DESCRIPTOR_NUM                                       (DMA5_BASE+0x003C)
#define     DMA5_INT_CTL                                                      (DMA5_BASE+0x0040)
#define     DMA5_INT_STATUS                                                   (DMA5_BASE+0x0044)
#define     DMA5_CURRENT_SOURCE_POINTER                                       (DMA5_BASE+0x0048)
#define     DMA5_CURRENT_DESTINATION_POINTER                                  (DMA5_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA6-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA6_BASE                                                         0XB0260700
#define     DMA6_MODE                                                         (DMA6_BASE+0x0000)
#define     DMA6_SOURCE                                                       (DMA6_BASE+0x0004)
#define     DMA6_DESTINATION                                                  (DMA6_BASE+0x0008)
#define     DMA6_FRAME_LEN                                                    (DMA6_BASE+0x000C)
#define     DMA6_FRAME_CNT                                                    (DMA6_BASE+0x0010)
#define     DMA6_REMAIN_FRAME_CNT                                             (DMA6_BASE+0x0014)
#define     DMA6_REMAIN_CNT                                                   (DMA6_BASE+0x0018)
#define     DMA6_SOURCE_STRIDE                                                (DMA6_BASE+0x001C)
#define     DMA6_DESTINATION_STRIDE                                           (DMA6_BASE+0x0020)
#define     DMA6_START                                                        (DMA6_BASE+0x0024)
//#define     RESERVED                                                          (DMA6_BASE+0x0028)
#define     DMA6_CHAINED_CTL                                                  (DMA6_BASE+0x002C)
#define     DMA6_CONSTANT                                                     (DMA6_BASE+0x0030)
#define     DMA6_LINKLIST_CTL                                                 (DMA6_BASE+0x0034)
#define     DMA6_NEXT_DESCRIPTOR                                              (DMA6_BASE+0x0038)
#define     DMA6_CURRENT_DESCRIPTOR_NUM                                       (DMA6_BASE+0x003C)
#define     DMA6_INT_CTL                                                      (DMA6_BASE+0x0040)
#define     DMA6_INT_STATUS                                                   (DMA6_BASE+0x0044)
#define     DMA6_CURRENT_SOURCE_POINTER                                       (DMA6_BASE+0x0048)
#define     DMA6_CURRENT_DESTINATION_POINTER                                  (DMA6_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA7-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA7_BASE                                                         0XB0260800
#define     DMA7_MODE                                                         (DMA7_BASE+0x0000)
#define     DMA7_SOURCE                                                       (DMA7_BASE+0x0004)
#define     DMA7_DESTINATION                                                  (DMA7_BASE+0x0008)
#define     DMA7_FRAME_LEN                                                    (DMA7_BASE+0x000C)
#define     DMA7_FRAME_CNT                                                    (DMA7_BASE+0x0010)
#define     DMA7_REMAIN_FRAME_CNT                                             (DMA7_BASE+0x0014)
#define     DMA7_REMAIN_CNT                                                   (DMA7_BASE+0x0018)
#define     DMA7_SOURCE_STRIDE                                                (DMA7_BASE+0x001C)
#define     DMA7_DESTINATION_STRIDE                                           (DMA7_BASE+0x0020)
#define     DMA7_START                                                        (DMA7_BASE+0x0024)
//#define     RESERVED                                                          (DMA7_BASE+0x0028)
#define     DMA7_CHAINED_CTL                                                  (DMA7_BASE+0x002C)
#define     DMA7_CONSTANT                                                     (DMA7_BASE+0x0030)
#define     DMA7_LINKLIST_CTL                                                 (DMA7_BASE+0x0034)
#define     DMA7_NEXT_DESCRIPTOR                                              (DMA7_BASE+0x0038)
#define     DMA7_CURRENT_DESCRIPTOR_NUM                                       (DMA7_BASE+0x003C)
#define     DMA7_INT_CTL                                                      (DMA7_BASE+0x0040)
#define     DMA7_INT_STATUS                                                   (DMA7_BASE+0x0044)
#define     DMA7_CURRENT_SOURCE_POINTER                                       (DMA7_BASE+0x0048)
#define     DMA7_CURRENT_DESTINATION_POINTER                                  (DMA7_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA8-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA8_BASE                                                         0XB0260900
#define     DMA8_MODE                                                         (DMA8_BASE+0x0000)
#define     DMA8_SOURCE                                                       (DMA8_BASE+0x0004)
#define     DMA8_DESTINATION                                                  (DMA8_BASE+0x0008)
#define     DMA8_FRAME_LEN                                                    (DMA8_BASE+0x000C)
#define     DMA8_FRAME_CNT                                                    (DMA8_BASE+0x0010)
#define     DMA8_REMAIN_FRAME_CNT                                             (DMA8_BASE+0x0014)
#define     DMA8_REMAIN_CNT                                                   (DMA8_BASE+0x0018)
#define     DMA8_SOURCE_STRIDE                                                (DMA8_BASE+0x001C)
#define     DMA8_DESTINATION_STRIDE                                           (DMA8_BASE+0x0020)
#define     DMA8_START                                                        (DMA8_BASE+0x0024)
//#define     RESERVED                                                          (DMA8_BASE+0x0028)
#define     DMA8_CHAINED_CTL                                                  (DMA8_BASE+0x002C)
#define     DMA8_CONSTANT                                                     (DMA8_BASE+0x0030)
#define     DMA8_LINKLIST_CTL                                                 (DMA8_BASE+0x0034)
#define     DMA8_NEXT_DESCRIPTOR                                              (DMA8_BASE+0x0038)
#define     DMA8_CURRENT_DESCRIPTOR_NUM                                       (DMA8_BASE+0x003C)
#define     DMA8_INT_CTL                                                      (DMA8_BASE+0x0040)
#define     DMA8_INT_STATUS                                                   (DMA8_BASE+0x0044)
#define     DMA8_CURRENT_SOURCE_POINTER                                       (DMA8_BASE+0x0048)
#define     DMA8_CURRENT_DESTINATION_POINTER                                  (DMA8_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA9-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA9_BASE                                                         0XB0260A00
#define     DMA9_MODE                                                         (DMA9_BASE+0x0000)
#define     DMA9_SOURCE                                                       (DMA9_BASE+0x0004)
#define     DMA9_DESTINATION                                                  (DMA9_BASE+0x0008)
#define     DMA9_FRAME_LEN                                                    (DMA9_BASE+0x000C)
#define     DMA9_FRAME_CNT                                                    (DMA9_BASE+0x0010)
#define     DMA9_REMAIN_FRAME_CNT                                             (DMA9_BASE+0x0014)
#define     DMA9_REMAIN_CNT                                                   (DMA9_BASE+0x0018)
#define     DMA9_SOURCE_STRIDE                                                (DMA9_BASE+0x001C)
#define     DMA9_DESTINATION_STRIDE                                           (DMA9_BASE+0x0020)
#define     DMA9_START                                                        (DMA9_BASE+0x0024)
//#define     RESERVED                                                          (DMA9_BASE+0x0028)
#define     DMA9_CHAINED_CTL                                                  (DMA9_BASE+0x002C)
#define     DMA9_CONSTANT                                                     (DMA9_BASE+0x0030)
#define     DMA9_LINKLIST_CTL                                                 (DMA9_BASE+0x0034)
#define     DMA9_NEXT_DESCRIPTOR                                              (DMA9_BASE+0x0038)
#define     DMA9_CURRENT_DESCRIPTOR_NUM                                       (DMA9_BASE+0x003C)
#define     DMA9_INT_CTL                                                      (DMA9_BASE+0x0040)
#define     DMA9_INT_STATUS                                                   (DMA9_BASE+0x0044)
#define     DMA9_CURRENT_SOURCE_POINTER                                       (DMA9_BASE+0x0048)
#define     DMA9_CURRENT_DESTINATION_POINTER                                  (DMA9_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA10-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA10_BASE                                                        0XB0260B00
#define     DMA10_MODE                                                        (DMA10_BASE+0x0000)
#define     DMA10_SOURCE                                                      (DMA10_BASE+0x0004)
#define     DMA10_DESTINATION                                                 (DMA10_BASE+0x0008)
#define     DMA10_FRAME_LEN                                                   (DMA10_BASE+0x000C)
#define     DMA10_FRAME_CNT                                                   (DMA10_BASE+0x0010)
#define     DMA10_REMAIN_FRAME_CNT                                            (DMA10_BASE+0x0014)
#define     DMA10_REMAIN_CNT                                                  (DMA10_BASE+0x0018)
#define     DMA10_SOURCE_STRIDE                                               (DMA10_BASE+0x001C)
#define     DMA10_DESTINATION_STRIDE                                          (DMA10_BASE+0x0020)
#define     DMA10_START                                                       (DMA10_BASE+0x0024)
//#define     RESERVED                                                          (DMA10_BASE+0x0028)
#define     DMA10_CHAINED_CTL                                                 (DMA10_BASE+0x002C)
#define     DMA10_CONSTANT                                                    (DMA10_BASE+0x0030)
#define     DMA10_LINKLIST_CTL                                                (DMA10_BASE+0x0034)
#define     DMA10_NEXT_DESCRIPTOR                                             (DMA10_BASE+0x0038)
#define     DMA10_CURRENT_DESCRIPTOR_NUM                                      (DMA10_BASE+0x003C)
#define     DMA10_INT_CTL                                                     (DMA10_BASE+0x0040)
#define     DMA10_INT_STATUS                                                  (DMA10_BASE+0x0044)
#define     DMA10_CURRENT_SOURCE_POINTER                                      (DMA10_BASE+0x0048)
#define     DMA10_CURRENT_DESTINATION_POINTER                                 (DMA10_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------DMA11-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA11_BASE                                                        0XB0260C00
#define     DMA11_MODE                                                        (DMA11_BASE+0x0000)
#define     DMA11_SOURCE                                                      (DMA11_BASE+0x0004)
#define     DMA11_DESTINATION                                                 (DMA11_BASE+0x0008)
#define     DMA11_FRAME_LEN                                                   (DMA11_BASE+0x000C)
#define     DMA11_FRAME_CNT                                                   (DMA11_BASE+0x0010)
#define     DMA11_REMAIN_FRAME_CNT                                            (DMA11_BASE+0x0014)
#define     DMA11_REMAIN_CNT                                                  (DMA11_BASE+0x0018)
#define     DMA11_SOURCE_STRIDE                                               (DMA11_BASE+0x001C)
#define     DMA11_DESTINATION_STRIDE                                          (DMA11_BASE+0x0020)
#define     DMA11_START                                                       (DMA11_BASE+0x0024)
//#define     RESERVED                                                          (DMA11_BASE+0x0028)
#define     DMA11_CHAINED_CTL                                                 (DMA11_BASE+0x002C)
#define     DMA11_CONSTANT                                                    (DMA11_BASE+0x0030)
#define     DMA11_LINKLIST_CTL                                                (DMA11_BASE+0x0034)
#define     DMA11_NEXT_DESCRIPTOR                                             (DMA11_BASE+0x0038)
#define     DMA11_CURRENT_DESCRIPTOR_NUM                                      (DMA11_BASE+0x003C)
#define     DMA11_INT_CTL                                                     (DMA11_BASE+0x0040)
#define     DMA11_INT_STATUS                                                  (DMA11_BASE+0x0044)
#define     DMA11_CURRENT_SOURCE_POINTER                                      (DMA11_BASE+0x0048)
#define     DMA11_CURRENT_DESTINATION_POINTER                                 (DMA11_BASE+0x004C)

//--------------Bits Location------------------------------------------//
//--------------SI-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SI_BASE                                                           0xB0270000
#define     SI_ENABLE                                                         (SI_BASE+0x00)
#define     SI_INT_STAT                                                       (SI_BASE+0x04)
#define     SI_CH0_CTRL                                                       (SI_BASE+0x08)
#define     SI_CH0_ROW_RANGE                                                  (SI_BASE+0x0C)
#define     SI_CH0_COL_RANGE                                                  (SI_BASE+0x10)
#define     SI_CH0_ADDRY                                                      (SI_BASE+0x14)
#define     SI_CH0_ADDRU                                                      (SI_BASE+0x18)
#define     SI_CH0_ADDRV                                                      (SI_BASE+0x1C)
#define     SI_CH1_CTRL                                                       (SI_BASE+0x20)
#define     SI_CH1_ROW_RANGE                                                  (SI_BASE+0x24)
#define     SI_CH1_COL_RANGE                                                  (SI_BASE+0x28)
#define     SI_CH1_ADDRY                                                      (SI_BASE+0x2C)
#define     SI_CH1_ADDRU                                                      (SI_BASE+0x30)
#define     SI_CH1_ADDRV                                                      (SI_BASE+0x34)

//--------------Bits Location------------------------------------------//
//--------------DE-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DE_BASE                                                           0xB02E0000
#define     DE_INTEN                                                          (DE_BASE+0x0000)
#define     DE_STAT                                                           (DE_BASE+0x0004)
#define     DE_CRITICAL_NUM                                                   (DE_BASE+0x0008)
#define     DE_IF_CON                                                         (DE_BASE+0x000c)
#define     DE_MMU_EN                                                         (DE_BASE+0x0010)
#define     DE_MMU_BASE                                                       (DE_BASE+0x0014)
#define     PATH0_DITHER                                                      (DE_BASE+0x0250)
#define     OUTPUT_CTL                                                        (DE_BASE+0x1000)
#define     WB_CFG                                                            (DE_BASE+0x1004)
#define     WB_ADDR                                                           (DE_BASE+0x1008)
#define     FIFO_ERROR                                                        (DE_BASE+0x100c)

//--------------Bits Location------------------------------------------//
//--------------PATH0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     PATH0_BASE                                                        0xB02E0100
#define     PATH0_CTL                                                         (PATH0_BASE+0x0000)
#define     PATH0_BK                                                          (PATH0_BASE+0x0020)
#define     PATH0_SIZE                                                        (PATH0_BASE+0x0024)
#define     PATH0_E_COOR                                                      (PATH0_BASE+0x0028)
#define     PATH0_GAMMA_IDX                                                   (PATH0_BASE+0x002c)
#define     PATH0_GAMMA_RAM                                                   (PATH0_BASE+0x0030)
#define     PATH0_CURSOR_FB                                                   (PATH0_BASE+0x0034)
#define     PATH0_CURSOR_STR                                                  (PATH0_BASE+0x0038)

//--------------Bits Location------------------------------------------//
//--------------PATH1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     PATH1_BASE                                                        0xB02E0200
#define     PATH1_CTL                                                         (PATH1_BASE+0x0000)
#define     PATH1_BK                                                          (PATH1_BASE+0x0020)
#define     PATH1_SIZE                                                        (PATH1_BASE+0x0024)
#define     PATH1_E_COOR                                                      (PATH1_BASE+0x0028)
#define     PATH1_GAMMA_IDX                                                   (PATH1_BASE+0x002c)
#define     PATH1_GAMMA_RAM                                                   (PATH1_BASE+0x0030)
#define     PATH1_CURSOR_FB                                                   (PATH1_BASE+0x0034)
#define     PATH1_CURSOR_STR                                                  (PATH1_BASE+0x0038)

//--------------Bits Location------------------------------------------//
//--------------VIDEO0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VIDEO0_BASE                                                       0xB02E0400
#define     VIDEO0_CFG                                                        (VIDEO0_BASE+0x0000)
#define     VIDEO0_ISIZE                                                      (VIDEO0_BASE+0x0004)
#define     VIDEO0_OSIZE                                                      (VIDEO0_BASE+0x0008)
#define     VIDEO0_SR                                                         (VIDEO0_BASE+0x000c)
#define     VIDEO0_SCOEF0                                                     (VIDEO0_BASE+0x0010)
#define     VIDEO0_SCOEF1                                                     (VIDEO0_BASE+0x0014)
#define     VIDEO0_SCOEF2                                                     (VIDEO0_BASE+0x0018)
#define     VIDEO0_SCOEF3                                                     (VIDEO0_BASE+0x001c)
#define     VIDEO0_SCOEF4                                                     (VIDEO0_BASE+0x0020)
#define     VIDEO0_SCOEF5                                                     (VIDEO0_BASE+0x0024)
#define     VIDEO0_SCOEF6                                                     (VIDEO0_BASE+0x0028)
#define     VIDEO0_SCOEF7                                                     (VIDEO0_BASE+0x002c )
#define     VIDEO0_FB_0                                                       (VIDEO0_BASE+0x0030)
#define     VIDEO0_FB_1                                                       (VIDEO0_BASE+0x0034)
#define     VIDEO0_FB_2                                                       (VIDEO0_BASE+0x0038)
#define     VIDEO0_FB_RIGHT_0                                                 (VIDEO0_BASE+0x003c)
#define     VIDEO0_FB_RIGHT_1                                                 (VIDEO0_BASE+0x0040)
#define     VIDEO0_FB_RIGHT_2                                                 (VIDEO0_BASE+0x0044)
#define     VIDEO0_STR                                                        (VIDEO0_BASE+0x0048)
#define     VIDEO0_CRITICAL_CFG                                               (VIDEO0_BASE+0x004c)
#define     VIDEO0_REMAPPING                                                  (VIDEO0_BASE+0x0050)
#define     VIDEO0_COOR                                                       (VIDEO0_BASE+0x0054)
#define     VIDEO0_ALPHA_CFG                                                  (VIDEO0_BASE+0x0058)
#define     VIDEO0_CKMAX                                                      (VIDEO0_BASE+0x005c)
#define     VIDEO0_CKMIN                                                      (VIDEO0_BASE+0x0060)
#define     VIDEO0_BLEND                                                      (VIDEO0_BASE+0x0064)

//--------------Bits Location------------------------------------------//
//--------------VIDEO1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VIDEO1_BASE                                                       0xB02E0500
#define     VIDEO1_CFG                                                        (VIDEO1_BASE+0x0000)
#define     VIDEO1_ISIZE                                                      (VIDEO1_BASE+0x0004)
#define     VIDEO1_OSIZE                                                      (VIDEO1_BASE+0x0008)
#define     VIDEO1_SR                                                         (VIDEO1_BASE+0x000c)
#define     VIDEO1_SCOEF0                                                     (VIDEO1_BASE+0x0010)
#define     VIDEO1_SCOEF1                                                     (VIDEO1_BASE+0x0014)
#define     VIDEO1_SCOEF2                                                     (VIDEO1_BASE+0x0018)
#define     VIDEO1_SCOEF3                                                     (VIDEO1_BASE+0x001c)
#define     VIDEO1_SCOEF4                                                     (VIDEO1_BASE+0x0020)
#define     VIDEO1_SCOEF5                                                     (VIDEO1_BASE+0x0024)
#define     VIDEO1_SCOEF6                                                     (VIDEO1_BASE+0x0028)
#define     VIDEO1_SCOEF7                                                     (VIDEO1_BASE+0x002c )
#define     VIDEO1_FB_0                                                       (VIDEO1_BASE+0x0030)
#define     VIDEO1_FB_1                                                       (VIDEO1_BASE+0x0034)
#define     VIDEO1_FB_2                                                       (VIDEO1_BASE+0x0038)
#define     VIDEO1_FB_RIGHT_0                                                 (VIDEO1_BASE+0x003c)
#define     VIDEO1_FB_RIGHT_1                                                 (VIDEO1_BASE+0x0040)
#define     VIDEO1_FB_RIGHT_2                                                 (VIDEO1_BASE+0x0044)
#define     VIDEO1_STR                                                        (VIDEO1_BASE+0x0048)
#define     VIDEO1_CRITICAL_CFG                                               (VIDEO1_BASE+0x004c)
#define     VIDEO1_REMAPPING                                                  (VIDEO1_BASE+0x0050)
#define     VIDEO1_COOR                                                       (VIDEO1_BASE+0x0054)
#define     VIDEO1_ALPHA_CFG                                                  (VIDEO1_BASE+0x0058)
#define     VIDEO1_CKMAX                                                      (VIDEO1_BASE+0x005c)
#define     VIDEO1_CKMIN                                                      (VIDEO1_BASE+0x0060)
#define     VIDEO1_BLEND                                                      (VIDEO1_BASE+0x0064)

//--------------Bits Location------------------------------------------//
//--------------VIDEO2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VIDEO2_BASE                                                       0xB02E0600
#define     VIDEO2_CFG                                                        (VIDEO2_BASE+0x0000)
#define     VIDEO2_ISIZE                                                      (VIDEO2_BASE+0x0004)
#define     VIDEO2_OSIZE                                                      (VIDEO2_BASE+0x0008)
#define     VIDEO2_SR                                                         (VIDEO2_BASE+0x000c)
#define     VIDEO2_SCOEF0                                                     (VIDEO2_BASE+0x0010)
#define     VIDEO2_SCOEF1                                                     (VIDEO2_BASE+0x0014)
#define     VIDEO2_SCOEF2                                                     (VIDEO2_BASE+0x0018)
#define     VIDEO2_SCOEF3                                                     (VIDEO2_BASE+0x001c)
#define     VIDEO2_SCOEF4                                                     (VIDEO2_BASE+0x0020)
#define     VIDEO2_SCOEF5                                                     (VIDEO2_BASE+0x0024)
#define     VIDEO2_SCOEF6                                                     (VIDEO2_BASE+0x0028)
#define     VIDEO2_SCOEF7                                                     (VIDEO2_BASE+0x002c )
#define     VIDEO2_FB_0                                                       (VIDEO2_BASE+0x0030)
#define     VIDEO2_FB_1                                                       (VIDEO2_BASE+0x0034)
#define     VIDEO2_FB_2                                                       (VIDEO2_BASE+0x0038)
#define     VIDEO2_FB_RIGHT_0                                                 (VIDEO2_BASE+0x003c)
#define     VIDEO2_FB_RIGHT_1                                                 (VIDEO2_BASE+0x0040)
#define     VIDEO2_FB_RIGHT_2                                                 (VIDEO2_BASE+0x0044)
#define     VIDEO2_STR                                                        (VIDEO2_BASE+0x0048)
#define     VIDEO2_CRITICAL_CFG                                               (VIDEO2_BASE+0x004c)
#define     VIDEO2_REMAPPING                                                  (VIDEO2_BASE+0x0050)
#define     VIDEO2_COOR                                                       (VIDEO2_BASE+0x0054)
#define     VIDEO2_ALPHA_CFG                                                  (VIDEO2_BASE+0x0058)
#define     VIDEO2_CKMAX                                                      (VIDEO2_BASE+0x005c)
#define     VIDEO2_CKMIN                                                      (VIDEO2_BASE+0x0060)
#define     VIDEO2_BLEND                                                      (VIDEO2_BASE+0x0064)

//--------------Bits Location------------------------------------------//
//--------------VIDEO3-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VIDEO3_BASE                                                       0xB02E0700
#define     VIDEO3_CFG                                                        (VIDEO3_BASE+0x0000)
#define     VIDEO3_ISIZE                                                      (VIDEO3_BASE+0x0004)
#define     VIDEO3_OSIZE                                                      (VIDEO3_BASE+0x0008)
#define     VIDEO3_SR                                                         (VIDEO3_BASE+0x000c)
#define     VIDEO3_SCOEF0                                                     (VIDEO3_BASE+0x0010)
#define     VIDEO3_SCOEF1                                                     (VIDEO3_BASE+0x0014)
#define     VIDEO3_SCOEF2                                                     (VIDEO3_BASE+0x0018)
#define     VIDEO3_SCOEF3                                                     (VIDEO3_BASE+0x001c)
#define     VIDEO3_SCOEF4                                                     (VIDEO3_BASE+0x0020)
#define     VIDEO3_SCOEF5                                                     (VIDEO3_BASE+0x0024)
#define     VIDEO3_SCOEF6                                                     (VIDEO3_BASE+0x0028)
#define     VIDEO3_SCOEF7                                                     (VIDEO3_BASE+0x002c )
#define     VIDEO3_FB_0                                                       (VIDEO3_BASE+0x0030)
#define     VIDEO3_FB_1                                                       (VIDEO3_BASE+0x0034)
#define     VIDEO3_FB_2                                                       (VIDEO3_BASE+0x0038)
#define     VIDEO3_FB_RIGHT_0                                                 (VIDEO3_BASE+0x003c)
#define     VIDEO3_FB_RIGHT_1                                                 (VIDEO3_BASE+0x0040)
#define     VIDEO3_FB_RIGHT_2                                                 (VIDEO3_BASE+0x0044)
#define     VIDEO3_STR                                                        (VIDEO3_BASE+0x0048)
#define     VIDEO3_CRITICAL_CFG                                               (VIDEO3_BASE+0x004c)
#define     VIDEO3_REMAPPING                                                  (VIDEO3_BASE+0x0050)
#define     VIDEO3_COOR                                                       (VIDEO3_BASE+0x0054)
#define     VIDEO3_ALPHA_CFG                                                  (VIDEO3_BASE+0x0058)
#define     VIDEO3_CKMAX                                                      (VIDEO3_BASE+0x005c)
#define     VIDEO3_CKMIN                                                      (VIDEO3_BASE+0x0060)
#define     VIDEO3_BLEND                                                      (VIDEO3_BASE+0x0064)

////--------------Bits Location------------------------------------------//
////--------------G3D_GLB-------------------------------------------//
////--------------Register Address---------------------------------------//
//#define     G3D_GLB_BASE                                                      0xB0300000
//#define     CLKGATECTL                                                        (G3D_GLB_BASE+0x0000)
//#define     CLKGATECTL2                                                       (G3D_GLB_BASE+0x0004)
//#define     CLKGATESTATUS                                                     (G3D_GLB_BASE+0x0008)
//#define     CLKGATECTLOVR                                                     (G3D_GLB_BASE+0x000C)
//#define     CLKGATECTLOVR2                                                    (G3D_GLB_BASE+0x0010)
//#define     POWER                                                             (G3D_GLB_BASE+0x001C)
//#define     CORE_ID                                                           (G3D_GLB_BASE+0x0020)
//#define     CORE_REVISION                                                     (G3D_GLB_BASE+0x0024)
//#define     DESIGNER_REV_FIELD1                                               (G3D_GLB_BASE+0x0028)
//#define     DESIGNER_REV_FIELD2                                               (G3D_GLB_BASE+0x002C)
//#define     PERF                                                              (G3D_GLB_BASE+0x0040)
//#define     PERF_COUNTER0                                                     (G3D_GLB_BASE+0x0044)
//#define     PERF_COUNTER1                                                     (G3D_GLB_BASE+0x0048)
//#define     PERF_COUNTER2                                                     (G3D_GLB_BASE+0x004C)
//#define     PERF_COUNTER3                                                     (G3D_GLB_BASE+0x0050)
//#define     PERF_COUNTER4                                                     (G3D_GLB_BASE+0x0054)
//#define     PERF_COUNTER5                                                     (G3D_GLB_BASE+0x0058)
//#define     PERF_COUNTER6                                                     (G3D_GLB_BASE+0x005C)
//#define     PERF_COUNTER7                                                     (G3D_GLB_BASE+0x0060)
//#define     DEBUG_REG0                                                        (G3D_GLB_BASE+0x0070)
//#define     DEBUG_REG1                                                        (G3D_GLB_BASE+0x0074)
//#define     PERF_DEBUG_CTRL                                                   (G3D_GLB_BASE+0x0078)
//#define     SOFT_RESET                                                        (G3D_GLB_BASE+0x0080)
//#define     PERF0                                                             (G3D_GLB_BASE+0x0090)
//#define     PERF1                                                             (G3D_GLB_BASE+0x0094)
//#define     PERF2                                                             (G3D_GLB_BASE+0x0098)
//#define     PERF3                                                             (G3D_GLB_BASE+0x009C)
//#define     TRIGGER                                                           (G3D_GLB_BASE+0x0100)
//#define     EVENT_HOST_ENABLE2                                                (G3D_GLB_BASE+0x0110)
//#define     EVENT_HOST_CLEAR2                                                 (G3D_GLB_BASE+0x0114)
//#define     EVENT_STATUS2                                                     (G3D_GLB_BASE+0x0118)
//#define     EVENT_STATUS                                                      (G3D_GLB_BASE+0x012C)
//#define     EVENT_HOST_ENABLE                                                 (G3D_GLB_BASE+0x0130)
//#define     EVENT_HOST_CLEAR                                                  (G3D_GLB_BASE+0x0134)
//#define     PDS_CACHE_STATUS                                                  (G3D_GLB_BASE+0x0138)
//#define     PDS_CACHE_HOST_ENABLE                                             (G3D_GLB_BASE+0x013C)
//#define     PDS_CACHE_HOST_CLEAR                                              (G3D_GLB_BASE+0x0140)
//#define     TIMER                                                             (G3D_GLB_BASE+0x0144)
//#define     DOUBLE_PIXEL_PARTITIONS                                           (G3D_GLB_BASE+0x0148)
//
////--------------Bits Location------------------------------------------//
////--------------G3D_MP-------------------------------------------//
////--------------Register Address---------------------------------------//
#define     G3D_MP_BASE                                                       0xB0304000
#define     CORE                                                              (G3D_MP_BASE+0x0000)
#define     CLKGATECTL                                                        (G3D_MP_BASE+0x0004)
#define     CLKGATESTATUS                                                     (G3D_MP_BASE+0x0008)
#define     CLKGATECTLOVR                                                     (G3D_MP_BASE+0x000C)
#define     CORE_ID                                                           (G3D_MP_BASE+0x0010)
#define     CORE_REVISION                                                     (G3D_MP_BASE+0x0014)
#define     DESIGNER_REV_FIELD1                                               (G3D_MP_BASE+0x0018)
#define     DESIGNER_REV_FIELD2                                               (G3D_MP_BASE+0x001C)
#define     SOFT_RESET                                                        (G3D_MP_BASE+0x0080)
#define     DEBUG                                                             (G3D_MP_BASE+0x0090)
#define     EVENT_STATUS                                                      (G3D_MP_BASE+0x012C)
#define     EVENT_STATUS2                                                     (G3D_MP_BASE+0x0118)
#define     EVENT_HOST_ENABLE                                                 (G3D_MP_BASE+0x0130)
#define     EVENT_HOST_ENABLE2                                                (G3D_MP_BASE+0x0110)
#define     EVENT_HOST_CLEAR                                                  (G3D_MP_BASE+0x0134)
#define     EVENT_HOST_CLEAR2                                                 (G3D_MP_BASE+0x0114)
#define     PDS_CACHE_STATUS                                                  (G3D_MP_BASE+0x0138)
#define     PDS_CACHE_HOST_ENABLE                                             (G3D_MP_BASE+0x013C)
#define     PDS_CACHE_HOST_CLEAR                                              (G3D_MP_BASE+0x0140)
#define     DPM_CONTEXT_DRAIN_STATUS                                          (G3D_MP_BASE+0x0744)
#define     DPM_DRAIN_STATUS                                                  (G3D_MP_BASE+0x0748)
#define     CLIP_CHECKSUM                                                     (G3D_MP_BASE+0x0900)
#define     MTE_MEM_CHECKSUM                                                  (G3D_MP_BASE+0x0904)
#define     MTE_TE_CHECKSUM                                                   (G3D_MP_BASE+0x0908)
#define     TE_CHECKSUM                                                       (G3D_MP_BASE+0x090C)
#define     ISP_FPU_CHECKSUM                                                  (G3D_MP_BASE+0x0910)
#define     ISP_PRECALC_CHECKSUM                                              (G3D_MP_BASE+0x0914)
#define     ISP_EDGE_CHECKSUM                                                 (G3D_MP_BASE+0x0918)
#define     ISP_TAGWRITE_CHECKSUM                                             (G3D_MP_BASE+0x091C)
#define     ISP_SPAN_CHECKSUM                                                 (G3D_MP_BASE+0x0920)
#define     PBE_CHECKSUM                                                      (G3D_MP_BASE+0x0924)
#define     EVENT_PDS_ENABLE                                                  (G3D_MP_BASE+0x0A58)
#define     EVENT_PDS_ENABLE2                                                 (G3D_MP_BASE+0x0A50)

//--------------Bits Location------------------------------------------//
//--------------HDCP2Tx_Register-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     HDCP2TX_REGISTER_BASE                                             0xB0250000
#define     HDCP2TX_CR                                                        (HDCP2TX_REGISTER_BASE+0x0000)
#define     HDCP2TX_SR                                                        (HDCP2TX_REGISTER_BASE+0x0004)
#define     HDCP2TX_PDOFIFO                                                   (HDCP2TX_REGISTER_BASE+0x0008)
#define     HDCP2TX_HMACID                                                    (HDCP2TX_REGISTER_BASE+0x000C)
#define     HDCP2TX_RTXMR                                                     (HDCP2TX_REGISTER_BASE+0x0010)
#define     HDCP2TX_RTXLR                                                     (HDCP2TX_REGISTER_BASE+0x0014)
#define     HDCP2TX_KMD3                                                      (HDCP2TX_REGISTER_BASE+0x0018)
#define     HDCP2TX_KMD2                                                      (HDCP2TX_REGISTER_BASE+0x001C)
#define     HDCP2TX_KMD1                                                      (HDCP2TX_REGISTER_BASE+0x0020)
#define     HDCP2TX_KMD0                                                      (HDCP2TX_REGISTER_BASE+0x0024)
#define     HDCP2TX_RRXMR                                                     (HDCP2TX_REGISTER_BASE+0x0028)
#define     HDCP2TX_RRXLR                                                     (HDCP2TX_REGISTER_BASE+0x002C)
#define     HDCP2TX_RNMR                                                      (HDCP2TX_REGISTER_BASE+0x0030)
#define     HDCP2TX_RNLR                                                      (HDCP2TX_REGISTER_BASE+0x0034)
#define     HDCP2TX_RIVMR                                                     (HDCP2TX_REGISTER_BASE+0x0038)
#define     HDCP2TX_RIVLR                                                     (HDCP2TX_REGISTER_BASE+0x003C)
#define     HDCP2TX_EKSD3                                                     (HDCP2TX_REGISTER_BASE+0x0040)
#define     HDCP2TX_EKSD2                                                     (HDCP2TX_REGISTER_BASE+0x0044)
#define     HDCP2TX_EKSD1                                                     (HDCP2TX_REGISTER_BASE+0x0048)
#define     HDCP2TX_EKSD0                                                     (HDCP2TX_REGISTER_BASE+0x004C)
#define     HDCP2TX_KSD3                                                      (HDCP2TX_REGISTER_BASE+0x0050)
#define     HDCP2TX_KSD2                                                      (HDCP2TX_REGISTER_BASE+0x0054)
#define     HDCP2TX_KSD1                                                      (HDCP2TX_REGISTER_BASE+0x0058)
#define     HDCP2TX_KSD0                                                      (HDCP2TX_REGISTER_BASE+0x005C)
#define     HDCP2TX_GC3                                                       (HDCP2TX_REGISTER_BASE+0x0060)
#define     HDCP2TX_GC2                                                       (HDCP2TX_REGISTER_BASE+0x0064)
#define     HDCP2TX_GC1                                                       (HDCP2TX_REGISTER_BASE+0x0068)
#define     HDCP2TX_GC0                                                       (HDCP2TX_REGISTER_BASE+0x006C)
#define     HDCP2TX_STREAMCTR                                                 (HDCP2TX_REGISTER_BASE+0x0070)
#define     HDCP2TX_INPUTCTRMR                                                (HDCP2TX_REGISTER_BASE+0x0074)
#define     HDCP2TX_INPUTCTRLR                                                (HDCP2TX_REGISTER_BASE+0x0078)
#define     HDCP2TX_TSPH                                                      (HDCP2TX_REGISTER_BASE+0x007C)
#define     HDCP2TX_TSSP                                                      (HDCP2TX_REGISTER_BASE+0x0080)
#define     HDCP2TX_INOUTFIFOCR                                               (HDCP2TX_REGISTER_BASE+0x0084)
#define     HDCP2TX_INRFIFOD                                                  (HDCP2TX_REGISTER_BASE+0x0088)
#define     HDCP2TX_INLENGTH                                                  (HDCP2TX_REGISTER_BASE+0x008C)
#define     HDCP2TX_OUTEFIFOD                                                 (HDCP2TX_REGISTER_BASE+0x0090)
#define     HDCP2TX_OUTLENGTH                                                 (HDCP2TX_REGISTER_BASE+0x0094)

//--------------Bits Location------------------------------------------//
//--------------DMM-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMM_BASE                                                          0xB0290000
#define     DMM_SCH_CTRL                                                      (DMM_BASE+0x0000)
#define     DMM_TO_CPU_BISP                                                   (DMM_BASE+0x0004)
#define     DMM_TO_VDE                                                        (DMM_BASE+0x0008)
#define     DMM_TO_ETHERNET_DE                                                (DMM_BASE+0x000C)
#define     DMM_TO_DE_CRITICAL_USB2                                           (DMM_BASE+0x0010)
#define     DMM_TO_USB3_VCE                                                   (DMM_BASE+0x0014)
#define     DMM_TO_GPU3D_DAP                                                  (DMM_BASE+0x0018)
#define     DMM_TO_DMA_DMA_CRITICAL                                           (DMM_BASE+0x001C)
//#define                                                                       (DMM_BASE+0x0020)
//#define                                                                       (DMM_BASE+0x0024)
#define     DMM_ADDR_CONFIG                                                   (DMM_BASE+0x0028)
//#define                                                                       (DMM_BASE+0x002C)
#define     DMM_WATCH_ADDR                                                    (DMM_BASE+0x0030)
#define     DMM_WATCH_ADDR_MASK                                               (DMM_BASE+0x0034)
#define     DMM_WATCH_DATA                                                    (DMM_BASE+0x0038)
#define     DMM_WATCH_DATA_MASK                                               (DMM_BASE+0x003C)
#define     DMM_WATCH_CTRL                                                    (DMM_BASE+0x0040)
#define     DMM_MONITOR_CTRL                                                  (DMM_BASE+0x0044)
#define     DMM_PM_CTRL0                                                      (DMM_BASE+0x0048)
//#define                                                                       (DMM_BASE+0x004c)
#define     DMM_PC0                                                           (DMM_BASE+0x0050)
#define     DMM_PC1                                                           (DMM_BASE+0x0054)
//#define                                                                       (DMM_BASE+0x0058)
//#define                                                                       (DMM_BASE+0x005c)
#define     DMM_DEBUG                                                         (DMM_BASE+0x0060)

//--------------Bits Location------------------------------------------//
//--------------NAND-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     NAND_BASE                                                         0xB0210000
#define     NAND_CTL                                                          (NAND_BASE+0x0000)
#define     NAND_STATUS                                                       (NAND_BASE+0X0004)
#define     NAND_CONFIG                                                       (NAND_BASE+0X0008)
#define     NAND_BC                                                           (NAND_BASE+0X000c)
#define     NAND_COLADDR                                                      (NAND_BASE+0X0010)
#define     NAND_ROWADDR0                                                     (NAND_BASE+0X0014)
#define     NAND_ROWADDR1                                                     (NAND_BASE+0X0018)
#define     NAND_CMD_FSM0                                                     (NAND_BASE+0X001c)
#define     NAND_CMD_FSM_CTL0                                                 (NAND_BASE+0X0020)
#define     NAND_CMD_FSM1                                                     (NAND_BASE+0x0024)
#define     NAND_CMD_FSM_CTL1                                                 (NAND_BASE+0X0028)
#define     NAND_CMD_FSM2                                                     (NAND_BASE+0x002c)
#define     NAND_CMD_FSM_CTL2                                                 (NAND_BASE+0X0030)
#define     NAND_ECCST0                                                       (NAND_BASE+0x0034)
#define     NAND_ECCST1                                                       (NAND_BASE+0x0038)
#define     NAND_ECCST2                                                       (NAND_BASE+0X003c)
#define     NAND_ECCST3                                                       (NAND_BASE+0X0040)
#define     NAND_UDATAC0                                                      (NAND_BASE+0X0044)
#define     NAND_UDATAC1                                                      (NAND_BASE+0X0048)
#define     NAND_UDATAC2                                                      (NAND_BASE+0X004c)
#define     NAND_UDATAC3                                                      (NAND_BASE+0X0050)
#define     NAND_FSM_START                                                    (NAND_BASE+0X0054)
#define     NAND_DATA_ENTRY                                                   (NAND_BASE+0x0080)
#define     NAND_CTL_STATUS                                                   (NAND_BASE+0xa0)
#define     NAND_TIMING                                                       (NAND_BASE+0Xa4)
#define     NAND_ANALOG_CTL                                                   (NAND_BASE+0xa8)
#define     NAND_CHCMD                                                        (NAND_BASE+0xac)
#define     NAND_CHCMD_INTERVAL                                               (NAND_BASE+0xb0)

//--------------Bits Location------------------------------------------//
//--------------SD0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SD0_BASE                                                          0xB0230000
#define     SD0_EN                                                            (SD0_BASE+0x0000)
#define     SD0_CTL                                                           (SD0_BASE+0x0004)
#define     SD0_STATE                                                         (SD0_BASE+0x0008)
#define     SD0_CMD                                                           (SD0_BASE+0x000C)
#define     SD0_ARG                                                           (SD0_BASE+0x0010)
#define     SD0_RSPBUF0                                                       (SD0_BASE+0x0014)
#define     SD0_RSPBUF1                                                       (SD0_BASE+0x0018)
#define     SD0_RSPBUF2                                                       (SD0_BASE+0x001C)
#define     SD0_RSPBUF3                                                       (SD0_BASE+0x0020)
#define     SD0_RSPBUF4                                                       (SD0_BASE+0x0024)
#define     SD0_DAT                                                           (SD0_BASE+0x0028)
#define     SD0_BLK_SIZE                                                      (SD0_BASE+0x002C)
#define     SD0_BLK_NUM                                                       (SD0_BASE+0x0030)
#define     SD0_BUF_SIZE                                                      (SD0_BASE+0x0034)

//--------------Bits Location------------------------------------------//
//--------------SD1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SD1_BASE                                                          0xB0234000
#define     SD1_EN                                                            (SD1_BASE+0x0000)
#define     SD1_CTL                                                           (SD1_BASE+0x0004)
#define     SD1_STATE                                                         (SD1_BASE+0x0008)
#define     SD1_CMD                                                           (SD1_BASE+0x000C)
#define     SD1_ARG                                                           (SD1_BASE+0x0010)
#define     SD1_RSPBUF0                                                       (SD1_BASE+0x0014)
#define     SD1_RSPBUF1                                                       (SD1_BASE+0x0018)
#define     SD1_RSPBUF2                                                       (SD1_BASE+0x001C)
#define     SD1_RSPBUF3                                                       (SD1_BASE+0x0020)
#define     SD1_RSPBUF4                                                       (SD1_BASE+0x0024)
#define     SD1_DAT                                                           (SD1_BASE+0x0028)
#define     SD1_BLK_SIZE                                                      (SD1_BASE+0x002C)
#define     SD1_BLK_NUM                                                       (SD1_BASE+0x0030)
#define     SD1_BUF_SIZE                                                      (SD1_BASE+0x0034)

//--------------Bits Location------------------------------------------//
//--------------SD2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SD2_BASE                                                          0xB0238000
#define     SD2_EN                                                            (SD2_BASE+0x0000)
#define     SD2_CTL                                                           (SD2_BASE+0x0004)
#define     SD2_STATE                                                         (SD2_BASE+0x0008)
#define     SD2_CMD                                                           (SD2_BASE+0x000C)
#define     SD2_ARG                                                           (SD2_BASE+0x0010)
#define     SD2_RSPBUF0                                                       (SD2_BASE+0x0014)
#define     SD2_RSPBUF1                                                       (SD2_BASE+0x0018)
#define     SD2_RSPBUF2                                                       (SD2_BASE+0x001C)
#define     SD2_RSPBUF3                                                       (SD2_BASE+0x0020)
#define     SD2_RSPBUF4                                                       (SD2_BASE+0x0024)
#define     SD2_DAT                                                           (SD2_BASE+0x0028)
#define     SD2_BLK_SIZE                                                      (SD2_BASE+0x002C)
#define     SD2_BLK_NUM                                                       (SD2_BASE+0x0030)
#define     SD2_BUF_SIZE                                                      (SD2_BASE+0x0034)

//--------------Bits Location------------------------------------------//
//--------------SRAMI-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SRAMI_BASE                                                        0xB0240000
#define     SRAMI_CTL                                                         (SRAMI_BASE+0x00)

//--------------Bits Location------------------------------------------//
//--------------SHARESRAM_CRTL-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SHARESRAM_CRTL_BASE                                               0xB0240000
#define     SHARESRAM_CTL                                                     (SHARESRAM_CRTL_BASE+0x04)

//--------------Bits Location------------------------------------------//
//--------------USB3-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     USB3_BASE                                                         0xB0400000
#define     USB3_CAPLENGTH                                                    (USB3_BASE+0x0000)
#define     USB3_HCSPARAMS1                                                   (USB3_BASE+0x0004)
#define     USB3_HCSPARAMS2                                                   (USB3_BASE+0x0008)
#define     USB3_HCSPARAMS3                                                   (USB3_BASE+0x000C)
#define     USB3_HCCPARAMS                                                    (USB3_BASE+0x0010)
#define     USB3_DBOFF                                                        (USB3_BASE+0x0014)
#define     USB3_RTSOFF                                                       (USB3_BASE+0x0018)
#define     USB3_USBCMD                                                       (USB3_BASE+0x0020)
#define     USB3_USBSTS                                                       (USB3_BASE+0x0024)
#define     USB3_PAGESIZE                                                     (USB3_BASE+0x0028)
#define     USB3_DNCTRL                                                       (USB3_BASE+0x0034)
#define     USB3_CRCR_L                                                       (USB3_BASE+0x0038)
#define     USB3_CRCR_H                                                       (USB3_BASE+0x003C)
#define     USB3_DCBAAP_L                                                     (USB3_BASE+0x0050)
#define     USB3_DCBAAP_H                                                     (USB3_BASE+0x0054)
#define     USB3_CONFIG                                                       (USB3_BASE+0x0058)
#define     USB3_PORT0_PORTSC                                                 (USB3_BASE+0x0420)
#define     USB3_PORT0_PORTPMSC                                               (USB3_BASE+0x0424)
#define     USB3_PORT0_PORTLI                                                 (USB3_BASE+0x0428)
#define     USB3_PORT0_PORTHLPMC                                              (USB3_BASE+0x042c)
#define     USB3_PORT1_PORTSC                                                 (USB3_BASE+0x0430)
#define     USB3_PORT1_PORTPMSC                                               (USB3_BASE+0x0434)
#define     USB3_PORT1_PORTLI                                                 (USB3_BASE+0x0438)
#define     USB3_PORT1_PORTHLPMC                                              (USB3_BASE+0x043c)
#define     USB3_MFINDEX                                                      (USB3_BASE+0x0460)
#define     USB3_IMAN                                                         (USB3_BASE+0x0480)
#define     USB3_IMOD                                                         (USB3_BASE+0x0484)
#define     USB3_ERSTSZ                                                       (USB3_BASE+0x0488)
#define     USB3_ERSTBA_L                                                     (USB3_BASE+0x0490)
#define     USB3_ERSTBA_H                                                     (USB3_BASE+0x0494)
#define     USB3_ERDP_L                                                       (USB3_BASE+0x0498)
#define     USB3_ERDP_H                                                       (USB3_BASE+0x049c)
#define     USB3_DB_HOST                                                      (USB3_BASE+0x04a0)
#define     USB3_DB_DEVICE1                                                   (USB3_BASE+0x04a4)
#define     USB3_DB_DEVICE2                                                   (USB3_BASE+0x04a8)
#define     USB3_DB_DEVICE3                                                   (USB3_BASE+0x04ac)
#define     USB3_DB_DEVICE4                                                   (USB3_BASE+0x04b0)
#define     USB3_DB_DEVICE5                                                   (USB3_BASE+0x04b4)
#define     USB3_DB_DEVICE6                                                   (USB3_BASE+0x04b8)
#define     USB3_DB_DEVICE7                                                   (USB3_BASE+0x04bc)
#define     USB3_DB_DEVICE8                                                   (USB3_BASE+0x04c0)
#define     USB3_DB_DEVICE9                                                   (USB3_BASE+0x04c4)
#define     USB3_DB_DEVICE10                                                  (USB3_BASE+0x04c8)
#define     USB3_DB_DEVICE11                                                  (USB3_BASE+0x04cc)
#define     USB3_DB_DEVICE12                                                  (USB3_BASE+0x04d0)
#define     USB3_DB_DEVICE13                                                  (USB3_BASE+0x04d4)
#define     USB3_DB_DEVICE14                                                  (USB3_BASE+0x04d8)
#define     USB3_DB_DEVICE15                                                  (USB3_BASE+0x04dc)
#define     USB3_DB_DEVICE16                                                  (USB3_BASE+0x04e0)
#define     USB3_DB_DEVICE17                                                  (USB3_BASE+0x04e4)
#define     USB3_DB_DEVICE18                                                  (USB3_BASE+0x04e8)
#define     USB3_DB_DEVICE19                                                  (USB3_BASE+0x04ec)
#define     USB3_DB_DEVICE20                                                  (USB3_BASE+0x04f0)
#define     USB3_DB_DEVICE21                                                  (USB3_BASE+0x04f4)
#define     USB3_DB_DEVICE22                                                  (USB3_BASE+0x04f8)
#define     USB3_DB_DEVICE23                                                  (USB3_BASE+0x04fc)
#define     USB3_DB_DEVICE24                                                  (USB3_BASE+0x0500)
#define     USB3_DB_DEVICE25                                                  (USB3_BASE+0x0504)
#define     USB3_DB_DEVICE26                                                  (USB3_BASE+0x0508)
#define     USB3_DB_DEVICE27                                                  (USB3_BASE+0x050c)
#define     USB3_DB_DEVICE28                                                  (USB3_BASE+0x0510)
#define     USB3_DB_DEVICE29                                                  (USB3_BASE+0x0514)
#define     USB3_DB_DEVICE30                                                  (USB3_BASE+0x0518)
#define     USB3_DB_DEVICE31                                                  (USB3_BASE+0x051c)
#define     USB3_USBLEGSUP                                                    (USB3_BASE+0x08a0)
#define     USB3_USBLEGCTLSTS                                                 (USB3_BASE+0x08a4)
#define     USB3_SUPTPRT2_DW0                                                 (USB3_BASE+0x08b0)
#define     USB3_SUPTPRT2_DW1                                                 (USB3_BASE+0x08b4)
#define     USB3_SUPTPRT2_DW2                                                 (USB3_BASE+0x08b8)
#define     USB3_SUPTPRT2_DW3                                                 (USB3_BASE+0x08bc)
#define     USB3_SUPTPRT3_DW0                                                 (USB3_BASE+0x08c0)
#define     USB3_SUPTPRT3_DW1                                                 (USB3_BASE+0x08c4)
#define     USB3_SUPTPRT3_DW2                                                 (USB3_BASE+0x08c8)
#define     USB3_SUPTPRT3_DW3                                                 (USB3_BASE+0x08cc)
#define     USB3_DCID                                                         (USB3_BASE+0x08d0)
#define     USB3_DCDB                                                         (USB3_BASE+0x08d4)
#define     USB3_DCERSTSZ                                                     (USB3_BASE+0x08d8)
#define     USB3_DCERSTBA_LO                                                  (USB3_BASE+0x08e0)
#define     USB3_DCERSTBA_HI                                                  (USB3_BASE+0x08e4)
#define     USB3_DCERDP_LO                                                    (USB3_BASE+0x08e8)
#define     USB3_DCERDP_HI                                                    (USB3_BASE+0x08ec)
#define     USB3_DCCTRL                                                       (USB3_BASE+0x08f0)
#define     USB3_DCSTAT                                                       (USB3_BASE+0x08f4)
#define     USB3_DCPORTSC                                                     (USB3_BASE+0x08f8)
#define     USB3_DCECP_LO                                                     (USB3_BASE+0x0900)
#define     USB3_DCECP_HI                                                     (USB3_BASE+0x0904)
#define     USB3_DCDDI1                                                       (USB3_BASE+0x0908)
#define     USB3_DCDDI2                                                       (USB3_BASE+0x090c)
#define     USB3_GSBUSCFG0                                                    (USB3_BASE+0xC100)
#define     USB3_GSBUSCFG1                                                    (USB3_BASE+0xC104)
#define     USB3_GTXTHRCFG                                                    (USB3_BASE+0xC108)
#define     USB3_GRXTHRCFG                                                    (USB3_BASE+0xC10C)
#define     USB3_GCTL                                                         (USB3_BASE+0xC110)
#define     USB3_GSTS                                                         (USB3_BASE+0xC118)
#define     USB3_GSNPSID                                                      (USB3_BASE+0xC120)
#define     USB3_GGPIO                                                        (USB3_BASE+0xC124)
#define     USB3_GUID                                                         (USB3_BASE+0xC128)
#define     USB3_GUCTL                                                        (USB3_BASE+0xC12C)
#define     USB3_GBUSERRADDRLO                                                (USB3_BASE+0xC130)
#define     USB3_GBUSERRADDRHI                                                (USB3_BASE+0xC134)
#define     USB3_GPRTBIMAPL                                                   (USB3_BASE+0xC138)
#define     USB3_GPRTBIMAPH                                                   (USB3_BASE+0xC13C)
#define     USB3_GHWPARAMS0                                                   (USB3_BASE+0xC140)
#define     USB3_GHWPARAMS1                                                   (USB3_BASE+0xC144)
#define     USB3_GHWPARAMS2                                                   (USB3_BASE+0xC148)
#define     USB3_GHWPARAMS3                                                   (USB3_BASE+0xC14C)
#define     USB3_GHWPARAMS4                                                   (USB3_BASE+0xC150)
#define     USB3_GHWPARAMS5                                                   (USB3_BASE+0xC154)
#define     USB3_GHWPARAMS6                                                   (USB3_BASE+0xC158)
#define     USB3_GHWPARAMS7                                                   (USB3_BASE+0xC15C)
#define     USB3_GBDGFIFOSPACE                                                (USB3_BASE+0xC160)
#define     USB3_GDBGLTSSM                                                    (USB3_BASE+0xC164)
#define     USB3_GDBGLNMCC                                                    (USB3_BASE+0xC168)
#define     USB3_GDBGBMU                                                      (USB3_BASE+0xC16C)
#define     USB3_GDBGLSPMUX                                                   (USB3_BASE+0xC170)
#define     USB3_GDBGLSP                                                      (USB3_BASE+0xC174)
#define     USB3_GDBGEPINFO0                                                  (USB3_BASE+0xC178)
#define     USB3_GDBGEPINFO1                                                  (USB3_BASE+0xC17C)
#define     USB3_GPRTBIMAPLO_HS                                               (USB3_BASE+0xC180)
#define     USB3_GPRTBIMAPHI_HS                                               (USB3_BASE+0xC184)
#define     USB3_GPRTBIMAPLO_FS                                               (USB3_BASE+0xC188)
#define     USB3_GPRTBIMAPHI_FS                                               (USB3_BASE+0xC18C)
#define     USB3_GUSB2CFG0                                                    (USB3_BASE+0xC200)
#define     USB3_GUSB2I2CCTL                                                  (USB3_BASE+0xC240)
#define     USB3_GUSB2PHYACC0                                                 (USB3_BASE+0xC280)
#define     USB3_GUSB3PIPECTL                                                 (USB3_BASE+0xC2C0)
#define     USB3_GTXFIFOSIZ0                                                  (USB3_BASE+0xC300)
#define     USB3_GTXFIFOSIZ1                                                  (USB3_BASE+0xC304)
#define     USB3_GTXFIFOSIZ2                                                  (USB3_BASE+0xC308)
#define     USB3_GTXFIFOSIZ3                                                  (USB3_BASE+0xC30C)
#define     USB3_GTXFIFOSIZ4                                                  (USB3_BASE+0xC310)
#define     USB3_GRXFIFOSIZ0                                                  (USB3_BASE+0xC380)
#define     USB3_GRXFIFOSIZ1                                                  (USB3_BASE+0xC384)
#define     USB3_GRXFIFOSIZ2                                                  (USB3_BASE+0xC388)
#define     USB3_GRXFIFOSIZ3                                                  (USB3_BASE+0xC38C)
#define     USB3_GRXFIFOSIZ4                                                  (USB3_BASE+0xC390)
#define     USB3_GEVETADR0                                                    (USB3_BASE+0xC400)
#define     USB3_GEVNTSIZ0                                                    (USB3_BASE+0xC408)
#define     USB3_GEVNTCOUNT0                                                  (USB3_BASE+0xC40C)
#define     USB3_DCFG                                                         (USB3_BASE+0xC700)
#define     USB3_DCTL                                                         (USB3_BASE+0xC704)
#define     USB3_DEVTEN                                                       (USB3_BASE+0xC708)
#define     USB3_DSTS                                                         (USB3_BASE+0xC70C)
#define     USB3_DGCMDPAR                                                     (USB3_BASE+0xC710)
#define     USB3_DGCMD                                                        (USB3_BASE+0xC714)
#define     USB3_DALEPENA                                                     (USB3_BASE+0xC720)
#define     USB3_DEPCMDPAR2_0                                                 (USB3_BASE+0xC800)
#define     USB3_DEPCMDPAR1_0                                                 (USB3_BASE+0xC804)
#define     USB3_DEPCMDPAR0_0                                                 (USB3_BASE+0xC808)
#define     USB3_DEPCMD_0                                                     (USB3_BASE+0xC80C)
#define     USB3_DEPCMDPAR2_1                                                 (USB3_BASE+0xC810)
#define     USB3_DEPCMDPAR1_1                                                 (USB3_BASE+0xC814)
#define     USB3_DEPCMDPAR0_1                                                 (USB3_BASE+0xC818)
#define     USB3_DEPCMD_1                                                     (USB3_BASE+0xC81C)
#define     USB3_DEPCMDPAR2_2                                                 (USB3_BASE+0xC820)
#define     USB3_DEPCMDPAR1_2                                                 (USB3_BASE+0xC824)
#define     USB3_DEPCMDPAR0_2                                                 (USB3_BASE+0xC828)
#define     USB3_DEPCMD_2                                                     (USB3_BASE+0xC82C)
#define     USB3_DEPCMDPAR2_3                                                 (USB3_BASE+0xC830)
#define     USB3_DEPCMDPAR1_3                                                 (USB3_BASE+0xC834)
#define     USB3_DEPCMDPAR0_3                                                 (USB3_BASE+0xC838)
#define     USB3_DEPCMD_3                                                     (USB3_BASE+0xC83C)
#define     USB3_DEPCMDPAR2_4                                                 (USB3_BASE+0xC840)
#define     USB3_DEPCMDPAR1_4                                                 (USB3_BASE+0xC844)
#define     USB3_DEPCMDPAR0_4                                                 (USB3_BASE+0xC848)
#define     USB3_DEPCMD_4                                                     (USB3_BASE+0xC84C)
#define     USB3_DEPCMDPAR2_5                                                 (USB3_BASE+0xC850)
#define     USB3_DEPCMDPAR1_5                                                 (USB3_BASE+0xC854)
#define     USB3_DEPCMDPAR0_5                                                 (USB3_BASE+0xC858)
#define     USB3_DEPCMD_5                                                     (USB3_BASE+0xC85C)
#define     USB3_DEPCMDPAR2_6                                                 (USB3_BASE+0xC860)
#define     USB3_DEPCMDPAR1_6                                                 (USB3_BASE+0xC864)
#define     USB3_DEPCMDPAR0_6                                                 (USB3_BASE+0xC868)
#define     USB3_DEPCMD_6                                                     (USB3_BASE+0xC86C)
#define     USB3_DEPCMDPAR2_7                                                 (USB3_BASE+0xC870)
#define     USB3_DEPCMDPAR1_7                                                 (USB3_BASE+0xC874)
#define     USB3_DEPCMDPAR0_7                                                 (USB3_BASE+0xC878)
#define     USB3_DEPCMD_7                                                     (USB3_BASE+0xC87C)
#define     USB3_DEPCMDPAR2_8                                                 (USB3_BASE+0xC880)
#define     USB3_DEPCMDPAR1_8                                                 (USB3_BASE+0xC884)
#define     USB3_DEPCMDPAR0_8                                                 (USB3_BASE+0xC888)
#define     USB3_DEPCMD_8                                                     (USB3_BASE+0xC88C)
#define     USB3_DEPCMDPAR2_9                                                 (USB3_BASE+0xC890)
#define     USB3_DEPCMDPAR1_9                                                 (USB3_BASE+0xC894)
#define     USB3_DEPCMDPAR0_9                                                 (USB3_BASE+0xC898)
#define     USB3_DEPCMD_9                                                     (USB3_BASE+0xC89C)
#define     USB3_OCFG                                                         (USB3_BASE+0xCC00)
#define     USB3_OCTL                                                         (USB3_BASE+0xCC04)
#define     USB3_OEVEN                                                        (USB3_BASE+0xCC08)
#define     USB3_OSTS                                                         (USB3_BASE+0xCC0C)
#define     USB3_ANA00                                                        (USB3_BASE+0xCD00)
#define     USB3_ANA01                                                        (USB3_BASE+0xCD04)
#define     USB3_ANA02                                                        (USB3_BASE+0xCD08)
#define     USB3_ANA03                                                        (USB3_BASE+0xCD0C)
#define     USB3_ANA04                                                        (USB3_BASE+0xCD10)
#define     USB3_ANA05                                                        (USB3_BASE+0xCD14)
#define     USB3_ANA06                                                        (USB3_BASE+0xCD18)
#define     USB3_ANA07                                                        (USB3_BASE+0xCD1C)
#define     USB3_ANA08                                                        (USB3_BASE+0xCD20)
#define     USB3_ANA09                                                        (USB3_BASE+0xCD24)
#define     USB3_ANA0A                                                        (USB3_BASE+0xCD28)
#define     USB3_ANA0B                                                        (USB3_BASE+0xCD2C)
#define     USB3_ANA0C                                                        (USB3_BASE+0xCD30)
#define     USB3_ANA0D                                                        (USB3_BASE+0xCD34)
#define     USB3_ANA0E                                                        (USB3_BASE+0xCD38)
#define     USB3_ANA0F                                                        (USB3_BASE+0xCD3C)
#define     USB3_DMR                                                          (USB3_BASE+0xCD40)
#define     USB3_BACR                                                         (USB3_BASE+0xCD44)
#define     USB3_IER                                                          (USB3_BASE+0xCD48)
#define     USB3_BCSR                                                         (USB3_BASE+0xCD4C)
#define     USB3_BPR                                                          (USB3_BASE+0xCD50)
#define     USB3_BPNR2                                                        (USB3_BASE+0xCD54)
#define     USB3_BFNR                                                         (USB3_BASE+0xCD58)
#define     USB3_BRNR2                                                        (USB3_BASE+0xCD5C)
#define     USB3_BENR                                                         (USB3_BASE+0xCD60)
#define     USB3_REV0                                                         (USB3_BASE+0xCD64)
#define     USB3_REV1                                                         (USB3_BASE+0xCD68)
#define     USB3_REV2                                                         (USB3_BASE+0xCD6C)
#define     USB3_REV3                                                         (USB3_BASE+0xCD70)
#define     USB3_FLD0                                                         (USB3_BASE+0xCD74)
#define     USB3_FLD1                                                         (USB3_BASE+0xCD78)
#define     USB3_ANA1F                                                        (USB3_BASE+0xCD7C)
#define     USB3_PAGE1_REG00                                                  (USB3_BASE+0xCD80)
#define     USB3_PAGE1_REG01                                                  (USB3_BASE+0xCD84)
#define     USB3_PAGE1_REG02                                                  (USB3_BASE+0xCD88)
#define     USB3_PAGE1_REG03                                                  (USB3_BASE+0xCD8C)
#define     USB3_PAGE1_REG04                                                  (USB3_BASE+0xCD90)
#define     USB3_PAGE1_REG05                                                  (USB3_BASE+0xCD94)
#define     USB3_PAGE1_REG06                                                  (USB3_BASE+0xCD98)
#define     USB3_PAGE1_REG07                                                  (USB3_BASE+0xCD9C)
#define     USB3_PAGE1_REG08                                                  (USB3_BASE+0xCDA0)
#define     USB3_PAGE1_REG09                                                  (USB3_BASE+0xCDA4)
#define     USB3_PAGE1_REG0A                                                  (USB3_BASE+0xCDA8)
#define     USB3_PAGE1_REG0B                                                  (USB3_BASE+0xCDAC)
#define     USB3_PAGE1_REG0C                                                  (USB3_BASE+0xCDB0)
#define     USB3_PAGE1_REG0D                                                  (USB3_BASE+0xCDB4)
#define     USB3_PAGE1_REG0E                                                  (USB3_BASE+0xCDB8)
#define     USB3_PAGE1_REG0F                                                  (USB3_BASE+0xCDBC)
#define     USB3_PAGE1_REG10                                                  (USB3_BASE+0xCDC0)
#define     USB3_USB2_P0_VDCTRL                                               (USB3_BASE+0xCE00)
#define     USB3_BACKDOOR                                                     (USB3_BASE+0xCE04)
#define     USB3_EXT_CONTROL                                                  (USB3_BASE+0xCE08)
#define     USB3_EFUSE_CTR                                                    (USB3_BASE+0xCE0C)

//--------------Bits Location------------------------------------------//
//--------------USBH0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     USBH0_BASE                                                        0xB0600000
#define     USBH0_OUT0BC                                                      (USBH0_BASE+0x0000)
#define     USBH0_IN0BC                                                       (USBH0_BASE+0x0001)
#define     USBH0_EP0CS                                                       (USBH0_BASE+0x0002)
#define     USBH0_OUT1BCL                                                     (USBH0_BASE+0x0008)
#define     USBH0_OUT2BCL                                                     (USBH0_BASE+0x0010)
#define     USBH0_OUT3BCL                                                     (USBH0_BASE+0x0018)
#define     USBH0_OUT4BCL                                                     (USBH0_BASE+0x0020)
#define     USBH0_OUT5BCL                                                     (USBH0_BASE+0x0028)
#define     USBH0_OUT6BCL                                                     (USBH0_BASE+0x0030)
#define     USBH0_OUT7BCL                                                     (USBH0_BASE+0x0038)
#define     USBH0_OUT8BCL                                                     (USBH0_BASE+0x0040)
#define     USBH0_OUT9BCL                                                     (USBH0_BASE+0x0048)
#define     USBH0_OUT10BCL                                                    (USBH0_BASE+0x0050)
#define     USBH0_OUT11BCL                                                    (USBH0_BASE+0x0058)
#define     USBH0_OUT12BCL                                                    (USBH0_BASE+0x0060)
#define     USBH0_OUT13BCL                                                    (USBH0_BASE+0x0068)
#define     USBH0_OUT14BCL                                                    (USBH0_BASE+0x0070)
#define     USBH0_OUT15BCL                                                    (USBH0_BASE+0x0078)
#define     USBH0_OUT1BCH                                                     (USBH0_BASE+0x0009)
#define     USBH0_OUT2BCH                                                     (USBH0_BASE+0x0011)
#define     USBH0_OUT3BCH                                                     (USBH0_BASE+0x0019)
#define     USBH0_OUT4BCH                                                     (USBH0_BASE+0x0021)
#define     USBH0_OUT5BCH                                                     (USBH0_BASE+0x0029)
#define     USBH0_OUT6BCH                                                     (USBH0_BASE+0x0031)
#define     USBH0_OUT7BCH                                                     (USBH0_BASE+0x0039)
#define     USBH0_OUT8BCH                                                     (USBH0_BASE+0x0041)
#define     USBH0_OUT9BCH                                                     (USBH0_BASE+0x0049)
#define     USBH0_OUT10BCH                                                    (USBH0_BASE+0x0051)
#define     USBH0_OUT11BCH                                                    (USBH0_BASE+0x0059)
#define     USBH0_OUT12BCH                                                    (USBH0_BASE+0x0061)
#define     USBH0_OUT13BCH                                                    (USBH0_BASE+0x0069)
#define     USBH0_OUT14BCH                                                    (USBH0_BASE+0x0071)
#define     USBH0_OUT15BCH                                                    (USBH0_BASE+0x0079)
#define     USBH0_OUT1CON                                                     (USBH0_BASE+0x000A)
#define     USBH0_OUT2CON                                                     (USBH0_BASE+0x0012)
#define     USBH0_OUT3CON                                                     (USBH0_BASE+0x001A)
#define     USBH0_OUT4CON                                                     (USBH0_BASE+0x0022)
#define     USBH0_OUT5CON                                                     (USBH0_BASE+0x002A)
#define     USBH0_OUT6CON                                                     (USBH0_BASE+0x0032)
#define     USBH0_OUT7CON                                                     (USBH0_BASE+0x003A)
#define     USBH0_OUT8CON                                                     (USBH0_BASE+0x0042)
#define     USBH0_OUT9CON                                                     (USBH0_BASE+0x004A)
#define     USBH0_OUT10CON                                                    (USBH0_BASE+0x0052)
#define     USBH0_OUT11CON                                                    (USBH0_BASE+0x005A)
#define     USBH0_OUT12CON                                                    (USBH0_BASE+0x0062)
#define     USBH0_OUT13CON                                                    (USBH0_BASE+0x006A)
#define     USBH0_OUT14CON                                                    (USBH0_BASE+0x0072)
#define     USBH0_OUT15CON                                                    (USBH0_BASE+0x007A)
#define     USBH0_OUT1CS                                                      (USBH0_BASE+0x000B)
#define     USBH0_OUT2CS                                                      (USBH0_BASE+0x0013)
#define     USBH0_OUT3CS                                                      (USBH0_BASE+0x001B)
#define     USBH0_OUT4CS                                                      (USBH0_BASE+0x0023)
#define     USBH0_OUT5CS                                                      (USBH0_BASE+0x002B)
#define     USBH0_OUT6CS                                                      (USBH0_BASE+0x0033)
#define     USBH0_OUT7CS                                                      (USBH0_BASE+0x003B)
#define     USBH0_OUT8CS                                                      (USBH0_BASE+0x0043)
#define     USBH0_OUT9CS                                                      (USBH0_BASE+0x004B)
#define     USBH0_OUT10CS                                                     (USBH0_BASE+0x0053)
#define     USBH0_OUT11CS                                                     (USBH0_BASE+0x005B)
#define     USBH0_OUT12CS                                                     (USBH0_BASE+0x0063)
#define     USBH0_OUT13CS                                                     (USBH0_BASE+0x006B)
#define     USBH0_OUT14CS                                                     (USBH0_BASE+0x0073)
#define     USBH0_OUT15CS                                                     (USBH0_BASE+0x007B)
#define     USBH0_IN1BCL                                                      (USBH0_BASE+0x000C)
#define     USBH0_IN2BCL                                                      (USBH0_BASE+0x0014)
#define     USBH0_IN3BCL                                                      (USBH0_BASE+0x001C)
#define     USBH0_IN4BCL                                                      (USBH0_BASE+0x0024)
#define     USBH0_IN5BCL                                                      (USBH0_BASE+0x002C)
#define     USBH0_IN6BCL                                                      (USBH0_BASE+0x0034)
#define     USBH0_IN7BCL                                                      (USBH0_BASE+0x003C)
#define     USBH0_IN8BCL                                                      (USBH0_BASE+0x0044)
#define     USBH0_IN9BCL                                                      (USBH0_BASE+0x004C)
#define     USBH0_IN10BCL                                                     (USBH0_BASE+0x0054)
#define     USBH0_IN11BCL                                                     (USBH0_BASE+0x005C)
#define     USBH0_IN12BCL                                                     (USBH0_BASE+0x0064)
#define     USBH0_IN13BCL                                                     (USBH0_BASE+0x006C)
#define     USBH0_IN14BCL                                                     (USBH0_BASE+0x0074)
#define     USBH0_IN15BCL                                                     (USBH0_BASE+0x007C)
#define     USBH0_IN1BCH                                                      (USBH0_BASE+0x000D)
#define     USBH0_IN2BCH                                                      (USBH0_BASE+0x0015)
#define     USBH0_IN3BCH                                                      (USBH0_BASE+0x001D)
#define     USBH0_IN4BCH                                                      (USBH0_BASE+0x0025)
#define     USBH0_IN5BCH                                                      (USBH0_BASE+0x002D)
#define     USBH0_IN6BCH                                                      (USBH0_BASE+0x0035)
#define     USBH0_IN7BCH                                                      (USBH0_BASE+0x003D)
#define     USBH0_IN8BCH                                                      (USBH0_BASE+0x0045)
#define     USBH0_IN9BCH                                                      (USBH0_BASE+0x004D)
#define     USBH0_IN10BCH                                                     (USBH0_BASE+0x0055)
#define     USBH0_IN11BCH                                                     (USBH0_BASE+0x005D)
#define     USBH0_IN12BCH                                                     (USBH0_BASE+0x0065)
#define     USBH0_IN13BCH                                                     (USBH0_BASE+0x006D)
#define     USBH0_IN14BCH                                                     (USBH0_BASE+0x0075)
#define     USBH0_IN15BCH                                                     (USBH0_BASE+0x007D)
#define     USBH0_IN1CON                                                      (USBH0_BASE+0x000E)
#define     USBH0_IN2CON                                                      (USBH0_BASE+0x0016)
#define     USBH0_IN3CON                                                      (USBH0_BASE+0x001E)
#define     USBH0_IN4CON                                                      (USBH0_BASE+0x0026)
#define     USBH0_IN5CON                                                      (USBH0_BASE+0x002E)
#define     USBH0_IN6CON                                                      (USBH0_BASE+0x0036)
#define     USBH0_IN7CON                                                      (USBH0_BASE+0x003E)
#define     USBH0_IN8CON                                                      (USBH0_BASE+0x0046)
#define     USBH0_IN9CON                                                      (USBH0_BASE+0x004E)
#define     USBH0_IN10CON                                                     (USBH0_BASE+0x0056)
#define     USBH0_IN11CON                                                     (USBH0_BASE+0x005E)
#define     USBH0_IN12CON                                                     (USBH0_BASE+0x0066)
#define     USBH0_IN13CON                                                     (USBH0_BASE+0x006E)
#define     USBH0_IN14CON                                                     (USBH0_BASE+0x0076)
#define     USBH0_IN15CON                                                     (USBH0_BASE+0x007E)
#define     USBH0_IN1CS                                                       (USBH0_BASE+0x000F)
#define     USBH0_IN2CS                                                       (USBH0_BASE+0x0017)
#define     USBH0_IN3CS                                                       (USBH0_BASE+0x001F)
#define     USBH0_IN4CS                                                       (USBH0_BASE+0x0027)
#define     USBH0_IN5CS                                                       (USBH0_BASE+0x002F)
#define     USBH0_IN6CS                                                       (USBH0_BASE+0x0037)
#define     USBH0_IN7CS                                                       (USBH0_BASE+0x003F)
#define     USBH0_IN8CS                                                       (USBH0_BASE+0x0047)
#define     USBH0_IN9CS                                                       (USBH0_BASE+0x004F)
#define     USBH0_IN10CS                                                      (USBH0_BASE+0x0057)
#define     USBH0_IN11CS                                                      (USBH0_BASE+0x005F)
#define     USBH0_IN12CS                                                      (USBH0_BASE+0x0067)
#define     USBH0_IN13CS                                                      (USBH0_BASE+0x006F)
#define     USBH0_IN14CS                                                      (USBH0_BASE+0x0077)
#define     USBH0_IN15CS                                                      (USBH0_BASE+0x007F)
#define     USBH0_HCEP0CTRL                                                   (USBH0_BASE+0x00C0)
#define     USBH0_HCOUT1CTRL                                                  (USBH0_BASE+0x00C4)
#define     USBH0_HCOUT2CTRL                                                  (USBH0_BASE+0x00C8)
#define     USBH0_HCOUT3CTRL                                                  (USBH0_BASE+0x00CC)
#define     USBH0_HCOUT4CTRL                                                  (USBH0_BASE+0x00D0)
#define     USBH0_HCOUT5CTRL                                                  (USBH0_BASE+0x00D4)
#define     USBH0_HCOUT6CTRL                                                  (USBH0_BASE+0x00D8)
#define     USBH0_HCOUT7CTRL                                                  (USBH0_BASE+0x00DC)
#define     USBH0_HCOUT8CTRL                                                  (USBH0_BASE+0x00E0)
#define     USBH0_HCOUT9CTRL                                                  (USBH0_BASE+0x00E4)
#define     USBH0_HCOUT10CTRL                                                 (USBH0_BASE+0x00E8)
#define     USBH0_HCOUT11CTRL                                                 (USBH0_BASE+0x00EC)
#define     USBH0_HCOUT12CTRL                                                 (USBH0_BASE+0x00F0)
#define     USBH0_HCOUT13CTRL                                                 (USBH0_BASE+0x00F4)
#define     USBH0_HCOUT14CTRL                                                 (USBH0_BASE+0x00F8)
#define     USBH0_HCOUT15CTRL                                                 (USBH0_BASE+0x00FC)
#define     USBH0_HCOUT0ERR                                                   (USBH0_BASE+0x00C1)
#define     USBH0_HCOUT1ERR                                                   (USBH0_BASE+0x00C5)
#define     USBH0_HCOUT2ERR                                                   (USBH0_BASE+0x00C9)
#define     USBH0_HCOUT3ERR                                                   (USBH0_BASE+0x00CD)
#define     USBH0_HCOUT4ERR                                                   (USBH0_BASE+0x00D1)
#define     USBH0_HCOUT5ERR                                                   (USBH0_BASE+0x00D5)
#define     USBH0_HCOUT6ERR                                                   (USBH0_BASE+0x00D9)
#define     USBH0_HCOUT7ERR                                                   (USBH0_BASE+0x00DD)
#define     USBH0_HCOUT8ERR                                                   (USBH0_BASE+0x00E1)
#define     USBH0_HCOUT9ERR                                                   (USBH0_BASE+0x00E5)
#define     USBH0_HCOUT10ERR                                                  (USBH0_BASE+0x00E9)
#define     USBH0_HCOUT11ERR                                                  (USBH0_BASE+0x00ED)
#define     USBH0_HCOUT12ERR                                                  (USBH0_BASE+0x00F1)
#define     USBH0_HCOUT13ERR                                                  (USBH0_BASE+0x00F5)
#define     USBH0_HCOUT14ERR                                                  (USBH0_BASE+0x00F9)
#define     USBH0_HCOUT15ERR                                                  (USBH0_BASE+0x00FD)
#define     USBH0_HCIN1CTRL                                                   (USBH0_BASE+0x00C6)
#define     USBH0_HCIN2CTRL                                                   (USBH0_BASE+0x00CA)
#define     USBH0_HCIN3CTRL                                                   (USBH0_BASE+0x00CE)
#define     USBH0_HCIN4CTRL                                                   (USBH0_BASE+0x00D2)
#define     USBH0_HCIN5CTRL                                                   (USBH0_BASE+0x00D6)
#define     USBH0_HCIN6CTRL                                                   (USBH0_BASE+0x00DA)
#define     USBH0_HCIN7CTRL                                                   (USBH0_BASE+0x00DE)
#define     USBH0_HCIN8CTRL                                                   (USBH0_BASE+0x00E2)
#define     USBH0_HCIN9CTRL                                                   (USBH0_BASE+0x00E6)
#define     USBH0_HCIN10CTRL                                                  (USBH0_BASE+0x00EA)
#define     USBH0_HCIN11CTRL                                                  (USBH0_BASE+0x00EE)
#define     USBH0_HCIN12CTRL                                                  (USBH0_BASE+0x00F2)
#define     USBH0_HCIN13CTRL                                                  (USBH0_BASE+0x00F6)
#define     USBH0_HCIN14CTRL                                                  (USBH0_BASE+0x00FA)
#define     USBH0_HCIN15CTRL                                                  (USBH0_BASE+0x00FE)
#define     USBH0_HCIN0ERR                                                    (USBH0_BASE+0x00C3)
#define     USBH0_HCIN1ERR                                                    (USBH0_BASE+0x00C7)
#define     USBH0_HCIN2ERR                                                    (USBH0_BASE+0x00CB)
#define     USBH0_HCIN3ERR                                                    (USBH0_BASE+0x00CF)
#define     USBH0_HCIN4ERR                                                    (USBH0_BASE+0x00D3)
#define     USBH0_HCIN5ERR                                                    (USBH0_BASE+0x00D7)
#define     USBH0_HCIN6ERR                                                    (USBH0_BASE+0x00DB)
#define     USBH0_HCIN7ERR                                                    (USBH0_BASE+0x00DF)
#define     USBH0_HCIN8ERR                                                    (USBH0_BASE+0x00E3)
#define     USBH0_HCIN9ERR                                                    (USBH0_BASE+0x00E7)
#define     USBH0_HCIN10ERR                                                   (USBH0_BASE+0x00EB)
#define     USBH0_HCIN11ERR                                                   (USBH0_BASE+0x00EF)
#define     USBH0_HCIN12ERR                                                   (USBH0_BASE+0x00F3)
#define     USBH0_HCIN13ERR                                                   (USBH0_BASE+0x00F7)
#define     USBH0_HCIN14ERR                                                   (USBH0_BASE+0x00FB)
#define     USBH0_HCIN15ERR                                                   (USBH0_BASE+0x00FF)
#define     USBH0_EP0INDATA_W0                                                (USBH0_BASE+0X100)
#define     USBH0_EP0INDATA_W1                                                (USBH0_BASE+0X104)
#define     USBH0_EP0INDATA_W2                                                (USBH0_BASE+0X108)
#define     USBH0_EP0INDATA_W3                                                (USBH0_BASE+0X10C)
#define     USBH0_EP0INDATA_W4                                                (USBH0_BASE+0X110)
#define     USBH0_EP0INDATA_W5                                                (USBH0_BASE+0X114)
#define     USBH0_EP0INDATA_W6                                                (USBH0_BASE+0X118)
#define     USBH0_EP0INDATA_W7                                                (USBH0_BASE+0X11C)
#define     USBH0_EP0INDATA_W8                                                (USBH0_BASE+0X120)
#define     USBH0_EP0INDATA_W9                                                (USBH0_BASE+0X124)
#define     USBH0_EP0INDATA_W10                                               (USBH0_BASE+0X128)
#define     USBH0_EP0INDATA_W11                                               (USBH0_BASE+0X12C)
#define     USBH0_EP0INDATA_W12                                               (USBH0_BASE+0X130)
#define     USBH0_EP0INDATA_W13                                               (USBH0_BASE+0X134)
#define     USBH0_EP0INDATA_W14                                               (USBH0_BASE+0X138)
#define     USBH0_EP0INDATA_W15                                               (USBH0_BASE+0X13C)
#define     USBH0_EP0OUTDATA_W0                                               (USBH0_BASE+0X140)
#define     USBH0_EP0OUTDATA_W1                                               (USBH0_BASE+0X144)
#define     USBH0_EP0OUTDATA_W2                                               (USBH0_BASE+0X148)
#define     USBH0_EP0OUTDATA_W3                                               (USBH0_BASE+0X14C)
#define     USBH0_EP0OUTDATA_W4                                               (USBH0_BASE+0X150)
#define     USBH0_EP0OUTDATA_W5                                               (USBH0_BASE+0X154)
#define     USBH0_EP0OUTDATA_W6                                               (USBH0_BASE+0X158)
#define     USBH0_EP0OUTDATA_W7                                               (USBH0_BASE+0X15C)
#define     USBH0_EP0OUTDATA_W8                                               (USBH0_BASE+0X160)
#define     USBH0_EP0OUTDATA_W9                                               (USBH0_BASE+0X164)
#define     USBH0_EP0OUTDATA_W10                                              (USBH0_BASE+0X168)
#define     USBH0_EP0OUTDATA_W11                                              (USBH0_BASE+0X16C)
#define     USBH0_EP0OUTDATA_W12                                              (USBH0_BASE+0X170)
#define     USBH0_EP0OUTDATA_W13                                              (USBH0_BASE+0X174)
#define     USBH0_EP0OUTDATA_W14                                              (USBH0_BASE+0X178)
#define     USBH0_EP0OUTDATA_W15                                              (USBH0_BASE+0X17C)
#define     USBH0_SETUPDATA_W0                                                (USBH0_BASE+0X180)
#define     USBH0_SETUPDATA_W1                                                (USBH0_BASE+0X184)
#define     USBH0_INXIRQ0                                                     (USBH0_BASE+0x0188)
#define     USBH0_INXIRQ1                                                     (USBH0_BASE+0x0189)
#define     USBH0_OUTXIRQ0                                                    (USBH0_BASE+0x018A)
#define     USBH0_OUTXIRQ1                                                    (USBH0_BASE+0x018B)
#define     USBH0_USBIRQ                                                      (USBH0_BASE+0x018C)
#define     USBH0_OUTXPNGIRQ0                                                 (USBH0_BASE+0x018E)
#define     USBH0_OUTXPNGIRQ1                                                 (USBH0_BASE+0x018F)
#define     USBH0_INXTOKIRQ0                                                  (USBH0_BASE+0x0190)
#define     USBH0_INXTOKIRQ1                                                  (USBH0_BASE+0x0191)
#define     USBH0_OUTXTOKIRQ0                                                 (USBH0_BASE+0x0192)
#define     USBH0_OUTXTOKIRQ1                                                 (USBH0_BASE+0x0193)
#define     USBH0_INXIEN0                                                     (USBH0_BASE+0x0194)
#define     USBH0_INXIEN1                                                     (USBH0_BASE+0x0195)
#define     USBH0_OUTXIEN0                                                    (USBH0_BASE+0x0196)
#define     USBH0_OUTXIEN1                                                    (USBH0_BASE+0x0197)
#define     USBH0_USBIEN                                                      (USBH0_BASE+0x0198)
#define     USBH0_OUTXPNGIEN0                                                 (USBH0_BASE+0x019A)
#define     USBH0_OUTXPNGIEN1                                                 (USBH0_BASE+0x019B)
#define     USBH0_INXTOKIEN0                                                  (USBH0_BASE+0x019C)
#define     USBH0_INXTOKIEN1                                                  (USBH0_BASE+0x019D)
#define     USBH0_OUTXTOKIEN0                                                 (USBH0_BASE+0x019E)
#define     USBH0_OUTXTOKIEN1                                                 (USBH0_BASE+0x019F)
#define     USBH0_IVECT                                                       (USBH0_BASE+0x01A0)
#define     USBH0_ENDPRST                                                     (USBH0_BASE+0x01A2)
#define     USBH0_USBCS                                                       (USBH0_BASE+0x01A3)
#define     USBH0_FRMNRL                                                      (USBH0_BASE+0x01A4)
#define     USBH0_FRMNRH                                                      (USBH0_BASE+0x01A5)
#define     USBH0_FNADDR                                                      (USBH0_BASE+0x01A6)
#define     USBH0_WAKEUPEN                                                    (USBH0_BASE+0x01A7)
#define     USBH0_HCTRAINTERVAL                                               (USBH0_BASE+0x01A8)
#define     USBH0_HCPORTCTRL                                                  (USBH0_BASE+0x01AB)
#define     USBH0_HCFRMNRL                                                    (USBH0_BASE+0x01AC)
#define     USBH0_HCFRMNRH                                                    (USBH0_BASE+0x01AD)
#define     USBH0_HCFRMREMAINL                                                (USBH0_BASE+0x01AE)
#define     USBH0_HCFRMREMAINH                                                (USBH0_BASE+0x01AF)
#define     USBH0_HCINXERRIRQ0                                                (USBH0_BASE+0x01B4)
#define     USBH0_HCINXERRIRQ1                                                (USBH0_BASE+0x01B5)
#define     USBH0_HCOUTXERRIRQ0                                               (USBH0_BASE+0x01B6)
#define     USBH0_HCOUTXERRIRQ1                                               (USBH0_BASE+0x01B7)
#define     USBH0_HCINXERRIEN0                                                (USBH0_BASE+0x01B8)
#define     USBH0_HCINXERRIEN1                                                (USBH0_BASE+0x01B9)
#define     USBH0_HCOUTXERRIEN0                                               (USBH0_BASE+0x01BA)
#define     USBH0_HCOUTXERRIEN1                                               (USBH0_BASE+0x01BB)
#define     USBH0_OTGIRQ                                                      (USBH0_BASE+0x01BC)
#define     USBH0_OTGSTATE                                                    (USBH0_BASE+0x01BD)
#define     USBH0_OTGCTRL                                                     (USBH0_BASE+0x01BE)
#define     USBH0_OTGSTATUS                                                   (USBH0_BASE+0x01BF)
#define     USBH0_OTGIEN                                                      (USBH0_BASE+0x01C0)
#define     USBH0_TAAIDLBDIS                                                  (USBH0_BASE+0x01C1)
#define     USBH0_TAWAITBCON                                                  (USBH0_BASE+0x01C2)
#define     USBH0_TBVBUSPLS                                                   (USBH0_BASE+0x01C3)
#define     USBH0_TBVBUSDISPLS                                                (USBH0_BASE+0x01C7)
#define     USBH0_OUT0MAXPCK                                                  (USBH0_BASE+0x01E0)
#define     USBH0_OUT1MAXPCKL                                                 (USBH0_BASE+0x01E2)
#define     USBH0_OUT2MAXPCKL                                                 (USBH0_BASE+0x01E4)
#define     USBH0_OUT3MAXPCKL                                                 (USBH0_BASE+0x01E6)
#define     USBH0_OUT4MAXPCKL                                                 (USBH0_BASE+0x01E8)
#define     USBH0_OUT5MAXPCKL                                                 (USBH0_BASE+0x01EA)
#define     USBH0_OUT6MAXPCKL                                                 (USBH0_BASE+0x01EC)
#define     USBH0_OUT7MAXPCKL                                                 (USBH0_BASE+0x01EE)
#define     USBH0_OUT8MAXPCKL                                                 (USBH0_BASE+0x01F0)
#define     USBH0_OUT9MAXPCKL                                                 (USBH0_BASE+0x01F2)
#define     USBH0_OUT10MAXPCKL                                                (USBH0_BASE+0x01F4)
#define     USBH0_OUT11MAXPCKL                                                (USBH0_BASE+0x01F6)
#define     USBH0_OUT12MAXPCKL                                                (USBH0_BASE+0x01F8)
#define     USBH0_OUT13MAXPCKL                                                (USBH0_BASE+0x01FA)
#define     USBH0_OUT14MAXPCKL                                                (USBH0_BASE+0x01FC)
#define     USBH0_OUT15MAXPCKL                                                (USBH0_BASE+0x01FE)
#define     USBH0_OUT1MAXPCKH                                                 (USBH0_BASE+0x01E3)
#define     USBH0_OUT2MAXPCKH                                                 (USBH0_BASE+0x01E5)
#define     USBH0_OUT3MAXPCKH                                                 (USBH0_BASE+0x01E7)
#define     USBH0_OUT4MAXPCKH                                                 (USBH0_BASE+0x01E9)
#define     USBH0_OUT5MAXPCKH                                                 (USBH0_BASE+0x01EB)
#define     USBH0_OUT6MAXPCKH                                                 (USBH0_BASE+0x01ED)
#define     USBH0_OUT7MAXPCKH                                                 (USBH0_BASE+0x01EF)
#define     USBH0_OUT8MAXPCKH                                                 (USBH0_BASE+0x01F1)
#define     USBH0_OUT9MAXPCKH                                                 (USBH0_BASE+0x01F3)
#define     USBH0_OUT10MAXPCKH                                                (USBH0_BASE+0x01F5)
#define     USBH0_OUT11MAXPCKH                                                (USBH0_BASE+0x01F7)
#define     USBH0_OUT12MAXPCKH                                                (USBH0_BASE+0x01F9)
#define     USBH0_OUT13MAXPCKH                                                (USBH0_BASE+0x01FB)
#define     USBH0_OUT14MAXPCKH                                                (USBH0_BASE+0x01FD)
#define     USBH0_OUT15MAXPCKH                                                (USBH0_BASE+0x01FF)
#define     USBH0_HCEP0BINTERVAL                                              (USBH0_BASE+0x0200)
#define     USBH0_HCIN1BINTERVAL                                              (USBH0_BASE+0x0208)
#define     USBH0_HCIN2BINTERVAL                                              (USBH0_BASE+0x0210)
#define     USBH0_HCIN3BINTERVAL                                              (USBH0_BASE+0x0218)
#define     USBH0_HCIN4BINTERVAL                                              (USBH0_BASE+0x0220)
#define     USBH0_HCIN5BINTERVAL                                              (USBH0_BASE+0x0228)
#define     USBH0_HCIN6BINTERVAL                                              (USBH0_BASE+0x0230)
#define     USBH0_HCIN7BINTERVAL                                              (USBH0_BASE+0x0238)
#define     USBH0_HCIN8BINTERVAL                                              (USBH0_BASE+0x0240)
#define     USBH0_HCIN9BINTERVAL                                              (USBH0_BASE+0x0248)
#define     USBH0_HCIN10BINTERVAL                                             (USBH0_BASE+0x0250)
#define     USBH0_HCIN11BINTERVAL                                             (USBH0_BASE+0x0258)
#define     USBH0_HCIN12BINTERVAL                                             (USBH0_BASE+0x0260)
#define     USBH0_HCIN13BINTERVAL                                             (USBH0_BASE+0x0268)
#define     USBH0_HCIN14BINTERVAL                                             (USBH0_BASE+0x0270)
#define     USBH0_HCIN15BINTERVAL                                             (USBH0_BASE+0x0278)
#define     USBH0_HCEP0ADDR                                                   (USBH0_BASE+0x201)
#define     USBH0_HCIN1ADDR                                                   (USBH0_BASE+0x0209)
#define     USBH0_HCIN2ADDR                                                   (USBH0_BASE+0x0211)
#define     USBH0_HCIN3ADDR                                                   (USBH0_BASE+0x0219)
#define     USBH0_HCIN4ADDR                                                   (USBH0_BASE+0x0221)
#define     USBH0_HCIN5ADDR                                                   (USBH0_BASE+0x0229)
#define     USBH0_HCIN6ADDR                                                   (USBH0_BASE+0x0231)
#define     USBH0_HCIN7ADDR                                                   (USBH0_BASE+0x0239)
#define     USBH0_HCIN8ADDR                                                   (USBH0_BASE+0x0241)
#define     USBH0_HCIN9ADDR                                                   (USBH0_BASE+0x0249)
#define     USBH0_HCIN10ADDR                                                  (USBH0_BASE+0x0251)
#define     USBH0_HCIN11ADDR                                                  (USBH0_BASE+0x0259)
#define     USBH0_HCIN12ADDR                                                  (USBH0_BASE+0x0261)
#define     USBH0_HCIN13ADDR                                                  (USBH0_BASE+0x0269)
#define     USBH0_HCIN14ADDR                                                  (USBH0_BASE+0x0271)
#define     USBH0_HCIN15ADDR                                                  (USBH0_BASE+0x0279)
#define     USBH0_HCEP0PORT                                                   (USBH0_BASE+0x0202)
#define     USBH0_HCIN1PORT                                                   (USBH0_BASE+0x020A)
#define     USBH0_HCIN2PORT                                                   (USBH0_BASE+0x0212)
#define     USBH0_HCIN3PORT                                                   (USBH0_BASE+0x021A)
#define     USBH0_HCIN4PORT                                                   (USBH0_BASE+0x0222)
#define     USBH0_HCIN5PORT                                                   (USBH0_BASE+0x022A)
#define     USBH0_HCIN6PORT                                                   (USBH0_BASE+0x0232)
#define     USBH0_HCIN7PORT                                                   (USBH0_BASE+0x023A)
#define     USBH0_HCIN8PORT                                                   (USBH0_BASE+0x0242)
#define     USBH0_HCIN9PORT                                                   (USBH0_BASE+0x024A)
#define     USBH0_HCIN10PORT                                                  (USBH0_BASE+0x0252)
#define     USBH0_HCIN11PORT                                                  (USBH0_BASE+0x025A)
#define     USBH0_HCIN12PORT                                                  (USBH0_BASE+0x0262)
#define     USBH0_HCIN13PORT                                                  (USBH0_BASE+0x026A)
#define     USBH0_HCIN14PORT                                                  (USBH0_BASE+0x0272)
#define     USBH0_HCIN15PORT                                                  (USBH0_BASE+0x027A)
#define     USBH0_HCEP0SPILITCS                                               (USBH0_BASE+0x0203)
#define     USBH0_HCIN1SPILITCS                                               (USBH0_BASE+0x020b)
#define     USBH0_HCIN2SPILITCS                                               (USBH0_BASE+0x0213)
#define     USBH0_HCIN3SPILITCS                                               (USBH0_BASE+0x021B)
#define     USBH0_HCIN4SPILITCS                                               (USBH0_BASE+0x0223)
#define     USBH0_HCIN5SPILITCS                                               (USBH0_BASE+0x022B)
#define     USBH0_HCIN6SPILITCS                                               (USBH0_BASE+0x0233)
#define     USBH0_HCIN7SPILITCS                                               (USBH0_BASE+0x023B)
#define     USBH0_HCIN8SPILITCS                                               (USBH0_BASE+0x0243)
#define     USBH0_HCIN9SPILITCS                                               (USBH0_BASE+0x024B)
#define     USBH0_HCIN10SPILITCS                                              (USBH0_BASE+0x0253)
#define     USBH0_HCIN11SPILITCS                                              (USBH0_BASE+0x025B)
#define     USBH0_HCIN12SPILITCS                                              (USBH0_BASE+0x0263)
#define     USBH0_HCIN13SPILITCS                                              (USBH0_BASE+0x026B)
#define     USBH0_HCIN14SPILITCS                                              (USBH0_BASE+0x0273)
#define     USBH0_HCIN15SPILITCS                                              (USBH0_BASE+0x027B)
#define     USBH0_HCOUT1BINTERVAL                                             (USBH0_BASE+0x0288)
#define     USBH0_HCOUT2BINTERVAL                                             (USBH0_BASE+0x0290)
#define     USBH0_HCOUT3BINTERVAL                                             (USBH0_BASE+0x0298)
#define     USBH0_HCOUT4BINTERVAL                                             (USBH0_BASE+0x02A0)
#define     USBH0_HCOUT5BINTERVAL                                             (USBH0_BASE+0x02A8)
#define     USBH0_HCOUT6BINTERVAL                                             (USBH0_BASE+0x02B0)
#define     USBH0_HCOUT7BINTERVAL                                             (USBH0_BASE+0x02B8)
#define     USBH0_HCOUT8BINTERVAL                                             (USBH0_BASE+0x02C0)
#define     USBH0_HCOUT9BINTERVAL                                             (USBH0_BASE+0x02C8)
#define     USBH0_HCOUT10BINTERVAL                                            (USBH0_BASE+0x02D0)
#define     USBH0_HCOUT11BINTERVAL                                            (USBH0_BASE+0x02D8)
#define     USBH0_HCOUT12BINTERVAL                                            (USBH0_BASE+0x02E0)
#define     USBH0_HCOUT13BINTERVAL                                            (USBH0_BASE+0x02E8)
#define     USBH0_HCOUT14BINTERVAL                                            (USBH0_BASE+0x02F0)
#define     USBH0_HCOUT15BINTERVAL                                            (USBH0_BASE+0x02F8)
#define     USBH0_HCOUT1ADDR                                                  (USBH0_BASE+0x0289)
#define     USBH0_HCOUT2ADDR                                                  (USBH0_BASE+0x0291)
#define     USBH0_HCOUT3ADDR                                                  (USBH0_BASE+0x0299)
#define     USBH0_HCOUT4ADDR                                                  (USBH0_BASE+0x02A1)
#define     USBH0_HCOUT5ADDR                                                  (USBH0_BASE+0x02A9)
#define     USBH0_HCOUT6ADDR                                                  (USBH0_BASE+0x02B1)
#define     USBH0_HCOUT7ADDR                                                  (USBH0_BASE+0x02B9)
#define     USBH0_HCOUT8ADDR                                                  (USBH0_BASE+0x02C1)
#define     USBH0_HCOUT9ADDR                                                  (USBH0_BASE+0x02C9)
#define     USBH0_HCOUT10ADDR                                                 (USBH0_BASE+0x02D1)
#define     USBH0_HCOUT11ADDR                                                 (USBH0_BASE+0x02D9)
#define     USBH0_HCOUT12ADDR                                                 (USBH0_BASE+0x02E1)
#define     USBH0_HCOUT13ADDR                                                 (USBH0_BASE+0x02E9)
#define     USBH0_HCOUT14ADDR                                                 (USBH0_BASE+0x02F1)
#define     USBH0_HCOUT15ADDR                                                 (USBH0_BASE+0x02F9)
#define     USBH0_HCOUT1PORT                                                  (USBH0_BASE+0x028A)
#define     USBH0_HCOUT2PORT                                                  (USBH0_BASE+0x0292)
#define     USBH0_HCOUT3PORT                                                  (USBH0_BASE+0x029A)
#define     USBH0_HCOUT4PORT                                                  (USBH0_BASE+0x02A2)
#define     USBH0_HCOUT5PORT                                                  (USBH0_BASE+0x02AA)
#define     USBH0_HCOUT6PORT                                                  (USBH0_BASE+0x02B2)
#define     USBH0_HCOUT7PORT                                                  (USBH0_BASE+0x02BA)
#define     USBH0_HCOUT8PORT                                                  (USBH0_BASE+0x02C2)
#define     USBH0_HCOUT9PORT                                                  (USBH0_BASE+0x02CA)
#define     USBH0_HCOUT10PORT                                                 (USBH0_BASE+0x02D2)
#define     USBH0_HCOUT11PORT                                                 (USBH0_BASE+0x02DA)
#define     USBH0_HCOUT12PORT                                                 (USBH0_BASE+0x02E2)
#define     USBH0_HCOUT13PORT                                                 (USBH0_BASE+0x02EA)
#define     USBH0_HCOUT14PORT                                                 (USBH0_BASE+0x02F2)
#define     USBH0_HCOUT15PORT                                                 (USBH0_BASE+0x02FA)
#define     USBH0_HCOUT1SPILITCS                                              (USBH0_BASE+0x028B)
#define     USBH0_HCOUT2SPILITCS                                              (USBH0_BASE+0x0293)
#define     USBH0_HCOUT3SPILITCS                                              (USBH0_BASE+0x029B)
#define     USBH0_HCOUT4SPILITCS                                              (USBH0_BASE+0x02A3)
#define     USBH0_HCOUT5SPILITCS                                              (USBH0_BASE+0x02AB)
#define     USBH0_HCOUT6SPILITCS                                              (USBH0_BASE+0x02B3)
#define     USBH0_HCOUT7SPILITCS                                              (USBH0_BASE+0x02BB)
#define     USBH0_HCOUT8SPILITCS                                              (USBH0_BASE+0x02C3)
#define     USBH0_HCOUT9SPILITCS                                              (USBH0_BASE+0x02CB)
#define     USBH0_HCOUT10SPILITCS                                             (USBH0_BASE+0x02D3)
#define     USBH0_HCOUT11SPILITCS                                             (USBH0_BASE+0x02DB)
#define     USBH0_HCOUT12SPILITCS                                             (USBH0_BASE+0x02E3)
#define     USBH0_HCOUT13SPILITCS                                             (USBH0_BASE+0x02EB)
#define     USBH0_HCOUT14SPILITCS                                             (USBH0_BASE+0x02F3)
#define     USBH0_HCOUT15SPILITCS                                             (USBH0_BASE+0x02FB)
#define     USBH0_OUT1STADDR                                                  (USBH0_BASE+0x0304)
#define     USBH0_OUT2STADDR                                                  (USBH0_BASE+0x0308)
#define     USBH0_OUT3STADDR                                                  (USBH0_BASE+0x030C)
#define     USBH0_OUT4STADDR                                                  (USBH0_BASE+0x0310)
#define     USBH0_OUT5STADDR                                                  (USBH0_BASE+0x0314)
#define     USBH0_OUT6STADDR                                                  (USBH0_BASE+0x0318)
#define     USBH0_OUT7STADDR                                                  (USBH0_BASE+0x031C)
#define     USBH0_OUT8STADDR                                                  (USBH0_BASE+0x0320)
#define     USBH0_OUT9STADDR                                                  (USBH0_BASE+0x0324)
#define     USBH0_OUT10STADDR                                                 (USBH0_BASE+0x0328)
#define     USBH0_OUT11STADDR                                                 (USBH0_BASE+0x032C)
#define     USBH0_OUT12STADDR                                                 (USBH0_BASE+0x0330)
#define     USBH0_OUT13STADDR                                                 (USBH0_BASE+0x0334)
#define     USBH0_OUT14STADDR                                                 (USBH0_BASE+0x0338)
#define     USBH0_OUT15STADDR                                                 (USBH0_BASE+0x033C)
#define     USBH0_IN1STADDR                                                   (USBH0_BASE+0x0344)
#define     USBH0_IN2STADDR                                                   (USBH0_BASE+0x0348)
#define     USBH0_IN3STADDR                                                   (USBH0_BASE+0x034C)
#define     USBH0_IN4STADDR                                                   (USBH0_BASE+0x0350)
#define     USBH0_IN5STADDR                                                   (USBH0_BASE+0x0354)
#define     USBH0_IN6STADDR                                                   (USBH0_BASE+0x0358)
#define     USBH0_IN7STADDR                                                   (USBH0_BASE+0x035C)
#define     USBH0_IN8STADDR                                                   (USBH0_BASE+0x0360)
#define     USBH0_IN9STADDR                                                   (USBH0_BASE+0x0364)
#define     USBH0_IN10STADDR                                                  (USBH0_BASE+0x0368)
#define     USBH0_IN11STADDR                                                  (USBH0_BASE+0x036C)
#define     USBH0_IN12STADDR                                                  (USBH0_BASE+0x0370)
#define     USBH0_IN13STADDR                                                  (USBH0_BASE+0x0374)
#define     USBH0_IN14STADDR                                                  (USBH0_BASE+0x0378)
#define     USBH0_IN15STADDR                                                  (USBH0_BASE+0x037C)
#define     USBH0_IN1MAXPCKL                                                  (USBH0_BASE+0x03E2)
#define     USBH0_IN2MAXPCKL                                                  (USBH0_BASE+0x03E4)
#define     USBH0_IN3MAXPCKL                                                  (USBH0_BASE+0x03E6)
#define     USBH0_IN4MAXPCKL                                                  (USBH0_BASE+0x03E8)
#define     USBH0_IN5MAXPCKL                                                  (USBH0_BASE+0x03EA)
#define     USBH0_IN6MAXPCKL                                                  (USBH0_BASE+0x03EC)
#define     USBH0_IN7MAXPCKL                                                  (USBH0_BASE+0x03EE)
#define     USBH0_IN8MAXPCKL                                                  (USBH0_BASE+0x3F0)
#define     USBH0_IN9MAXPCKL                                                  (USBH0_BASE+0x03F2)
#define     USBH0_IN10MAXPCKL                                                 (USBH0_BASE+0x03F4)
#define     USBH0_IN11MAXPCKL                                                 (USBH0_BASE+0x03F6)
#define     USBH0_IN12MAXPCKL                                                 (USBH0_BASE+0x03F8)
#define     USBH0_IN13MAXPCKL                                                 (USBH0_BASE+0x03FA)
#define     USBH0_IN14MAXPCKL                                                 (USBH0_BASE+0x03FC)
#define     USBH0_IN15MAXPCKL                                                 (USBH0_BASE+0x03FE)
#define     USBH0_IN1MAXPCKH                                                  (USBH0_BASE+0x03E3)
#define     USBH0_IN2MAXPCKH                                                  (USBH0_BASE+0x03E5)
#define     USBH0_IN3MAXPCKH                                                  (USBH0_BASE+0x03E7)
#define     USBH0_IN4MAXPCKH                                                  (USBH0_BASE+0x03E9)
#define     USBH0_IN5MAXPCKH                                                  (USBH0_BASE+0x03EB)
#define     USBH0_IN6MAXPCKH                                                  (USBH0_BASE+0x03ED)
#define     USBH0_IN7MAXPCKH                                                  (USBH0_BASE+0x03EF)
#define     USBH0_IN8MAXPCKH                                                  (USBH0_BASE+0x3F1)
#define     USBH0_IN9MAXPCKH                                                  (USBH0_BASE+0x03F3)
#define     USBH0_IN10MAXPCKH                                                 (USBH0_BASE+0x03F5)
#define     USBH0_IN11MAXPCKH                                                 (USBH0_BASE+0x03F7)
#define     USBH0_IN12MAXPCKH                                                 (USBH0_BASE+0x03F9)
#define     USBH0_IN13MAXPCKH                                                 (USBH0_BASE+0x03FB)
#define     USBH0_IN14MAXPCKH                                                 (USBH0_BASE+0x03FD)
#define     USBH0_IN15MAXPCKH                                                 (USBH0_BASE+0x03FF)
#define     USBH0_OUTXDMASTATUS0                                              (USBH0_BASE+0x0400)
#define     USBH0_OUTXDMASTATUS1                                              (USBH0_BASE+0x0401)
#define     USBH0_OUTDMAERROR                                                 (USBH0_BASE+0x0402)
#define     USBH0_OUTXDMAIRQ0                                                 (USBH0_BASE+0x0404)
#define     USBH0_OUTXDMAIRQ1                                                 (USBH0_BASE+0x0405)
#define     USBH0_OUTXDMAIEN0                                                 (USBH0_BASE+0x0406)
#define     USBH0_OUTXDMAIEN1                                                 (USBH0_BASE+0x0407)
#define     USBH0_OUT1DMASTADDR                                               (USBH0_BASE+0x0408)
#define     USBH0_OUT2DMASTADDR                                               (USBH0_BASE+0x0410)
#define     USBH0_OUT3DMASTADDR                                               (USBH0_BASE+0x0418)
#define     USBH0_OUT4DMASTADDR                                               (USBH0_BASE+0x0420)
#define     USBH0_OUT5DMASTADDR                                               (USBH0_BASE+0x0428)
#define     USBH0_OUT6DMASTADDR                                               (USBH0_BASE+0x0430)
#define     USBH0_OUT7DMASTADDR                                               (USBH0_BASE+0x0438)
#define     USBH0_OUT8DMASTADDR                                               (USBH0_BASE+0x0440)
#define     USBH0_OUT9DMASTADDR                                               (USBH0_BASE+0x0448)
#define     USBH0_OUT10DMASTADDR                                              (USBH0_BASE+0x0450)
#define     USBH0_OUT11DMASTADDR                                              (USBH0_BASE+0x0458)
#define     USBH0_OUT12DMASTADDR                                              (USBH0_BASE+0x0460)
#define     USBH0_OUT13DMASTADDR                                              (USBH0_BASE+0x0468)
#define     USBH0_OUT14DMASTADDR                                              (USBH0_BASE+0x0470)
#define     USBH0_OUT15DMASTADDR                                              (USBH0_BASE+0x0478)
#define     USBH0_OUT1DMACOUNTER                                              (USBH0_BASE+0x040C)
#define     USBH0_OUT2DMACOUNTER                                              (USBH0_BASE+0x0414)
#define     USBH0_OUT3DMACOUNTER                                              (USBH0_BASE+0x041C)
#define     USBH0_OUT4DMACOUNTER                                              (USBH0_BASE+0x0424)
#define     USBH0_OUT5DMACOUNTER                                              (USBH0_BASE+0x042C)
#define     USBH0_OUT6DMACOUNTER                                              (USBH0_BASE+0x0434)
#define     USBH0_OUT7DMACOUNTER                                              (USBH0_BASE+0x043C)
#define     USBH0_OUT8DMACOUNTER                                              (USBH0_BASE+0x0444)
#define     USBH0_OUT9DMACOUNTER                                              (USBH0_BASE+0x044C)
#define     USBH0_OUT10DMACOUNTER                                             (USBH0_BASE+0x0454)
#define     USBH0_OUT11DMACOUNTER                                             (USBH0_BASE+0x045C)
#define     USBH0_OUT12DMACOUNTER                                             (USBH0_BASE+0x0464)
#define     USBH0_OUT13DMACOUNTER                                             (USBH0_BASE+0x046C)
#define     USBH0_OUT14DMACOUNTER                                             (USBH0_BASE+0x0474)
#define     USBH0_OUT15DMACOUNTER                                             (USBH0_BASE+0x047C)
#define     USBH0_INXDMASTATUS0                                               (USBH0_BASE+0x0480)
#define     USBH0_INXDMASTATUS1                                               (USBH0_BASE+0x0481)
#define     USBH0_INXDMAIRQ0                                                  (USBH0_BASE+0x0484)
#define     USBH0_INXDMAIRQ1                                                  (USBH0_BASE+0x0485)
#define     USBH0_INXDMAIEN0                                                  (USBH0_BASE+0x0486)
#define     USBH0_INXDMAIEN1                                                  (USBH0_BASE+0x0487)
#define     USBH0_IN1DMASTADDR                                                (USBH0_BASE+0x0488)
#define     USBH0_IN2DMASTADDR                                                (USBH0_BASE+0x0490)
#define     USBH0_IN3DMASTADDR                                                (USBH0_BASE+0x0498)
#define     USBH0_IN4DMASTADDR                                                (USBH0_BASE+0x04A0)
#define     USBH0_IN5DMASTADDR                                                (USBH0_BASE+0x04A8)
#define     USBH0_IN6DMASTADDR                                                (USBH0_BASE+0x04B0)
#define     USBH0_IN7DMASTADDR                                                (USBH0_BASE+0x04B8)
#define     USBH0_IN8DMASTADDR                                                (USBH0_BASE+0x04C0)
#define     USBH0_IN9DMASTADDR                                                (USBH0_BASE+0x04C8)
#define     USBH0_IN10DMASTADDR                                               (USBH0_BASE+0x04D0)
#define     USBH0_IN11DMASTADDR                                               (USBH0_BASE+0x04D8)
#define     USBH0_IN12DMASTADDR                                               (USBH0_BASE+0x04E0)
#define     USBH0_IN13DMASTADDR                                               (USBH0_BASE+0x04E8)
#define     USBH0_IN14DMASTADDR                                               (USBH0_BASE+0x04F0)
#define     USBH0_IN15DMASTADDR                                               (USBH0_BASE+0x04F8)
#define     USBH0_IN1DMACOUNTER                                               (USBH0_BASE+0x048C)
#define     USBH0_IN2DMACOUNTER                                               (USBH0_BASE+0x0494)
#define     USBH0_IN3DMACOUNTER                                               (USBH0_BASE+0x049C)
#define     USBH0_IN4DMACOUNTER                                               (USBH0_BASE+0x04A4)
#define     USBH0_IN5DMACOUNTER                                               (USBH0_BASE+0x04AC)
#define     USBH0_IN6DMACOUNTER                                               (USBH0_BASE+0x04B4)
#define     USBH0_IN7DMACOUNTER                                               (USBH0_BASE+0x04BC)
#define     USBH0_IN8DMACOUNTER                                               (USBH0_BASE+0x04C4)
#define     USBH0_IN9DMACOUNTER                                               (USBH0_BASE+0x04CC)
#define     USBH0_IN10DMACOUNTER                                              (USBH0_BASE+0x04D4)
#define     USBH0_IN11DMACOUNTER                                              (USBH0_BASE+0x04DC)
#define     USBH0_IN12DMACOUNTER                                              (USBH0_BASE+0x04E4)
#define     USBH0_IN13DMACOUNTER                                              (USBH0_BASE+0x04EC)
#define     USBH0_IN14DMACOUNTER                                              (USBH0_BASE+0x04F4)
#define     USBH0_IN15DMACOUNTER                                              (USBH0_BASE+0x04FC)
#define     USBH0_USBERESET                                                   (USBH0_BASE+0x0500)
#define     USBH0_TA_BCON_COUNT                                               (USBH0_BASE+0x0501)
#define     USBH0_VBUSDBCTIMERL                                               (USBH0_BASE+0x0502)
#define     USBH0_VBUSDBCTIMERH                                               (USBH0_BASE+0x0503)
#define     USBH0_VDCTRL                                                      (USBH0_BASE+0x0504)
#define     USBH0_VDSTATUS                                                    (USBH0_BASE+0x0505)
#define     USBH0_BKDOOR                                                      (USBH0_BASE+0x0506)
#define     USBH0_DBGMODE                                                     (USBH0_BASE+0x0507)
#define     USBH0_SRPCTRL                                                     (USBH0_BASE+0x0508)
#define     USBH0_USBEIRQ                                                     (USBH0_BASE+0x050A)
#define     USBH0_USBEIEN                                                     (USBH0_BASE+0x050b)
#define     USBH0_OUTXSHORTPCKIRQ0                                            (USBH0_BASE+0x0510)
#define     USBH0_OUTXSHORTPCKIRQ1                                            (USBH0_BASE+0x0511)
#define     USBH0_OUTXSHORTPCKIEN0                                            (USBH0_BASE+0x0512)
#define     USBH0_OUTXSHORTPCKIEN1                                            (USBH0_BASE+0x0513)
#define     USBH0_OUTXZEROPCKIRQ0                                             (USBH0_BASE+0x0514)
#define     USBH0_OUTXZEROPCKIRQ1                                             (USBH0_BASE+0x0515)
#define     USBH0_OUTXZEROPCKIEN0                                             (USBH0_BASE+0x0516)
#define     USBH0_OUTXZEROPCKIEN1                                             (USBH0_BASE+0x0517)
#define     USBH0_INXTRANSOVERIRQ0                                            (USBH0_BASE+0x0518)
#define     USBH0_INXTRANSOVERIRQ1                                            (USBH0_BASE+0x0519)
#define     USBH0_INXTRANSOVERIEN0                                            (USBH0_BASE+0x051A)
#define     USBH0_INXTRANSOVERIEN1                                            (USBH0_BASE+0x051B)
#define     USBH0_INXTRANSOVERCTRL0                                           (USBH0_BASE+0x051C)
#define     USBH0_INXTRANSOVERCTRL1                                           (USBH0_BASE+0x051D)
#define     USBH0_DMAC_NACKDOOR                                               (USBH0_BASE+0X800)
#define     USBH0_DMAC_OVERFLOWIRQ                                            (USBH0_BASE+0X808)
#define     USBH0_DMAC_OVERFLOWIEN                                            (USBH0_BASE+0X80C)
#define     USBH0_DMAC_OUT1_LINKADDR                                          (USBH0_BASE+0X810)
#define     USBH0_DMAC_OUT2_LINKADDR                                          (USBH0_BASE+0X820)
#define     USBH0_DMAC_OUT3_LINKADDR                                          (USBH0_BASE+0X830)
#define     USBH0_DMAC_OUT4_LINKADDR                                          (USBH0_BASE+0X840)
#define     USBH0_DMAC_OUT5_LINKADDR                                          (USBH0_BASE+0X850)
#define     USBH0_DMAC_OUT6_LINKADDR                                          (USBH0_BASE+0X860)
#define     USBH0_DMAC_OUT7_LINKADDR                                          (USBH0_BASE+0X870)
#define     USBH0_DMAC_OUT8_LINKADDR                                          (USBH0_BASE+0X880)
#define     USBH0_DMAC_OUT9_LINKADDR                                          (USBH0_BASE+0X890)
#define     USBH0_DMAC_OUT10_LINKADDR                                         (USBH0_BASE+0X8A0)
#define     USBH0_DMAC_OUT11_LINKADDR                                         (USBH0_BASE+0X8B0)
#define     USBH0_DMAC_OUT12_LINKADDR                                         (USBH0_BASE+0X8C0)
#define     USBH0_DMAC_OUT13_LINKADDR                                         (USBH0_BASE+0X8D0)
#define     USBH0_DMAC_OUT14_LINKADDR                                         (USBH0_BASE+0X8E0)
#define     USBH0_DMAC_OUT15_LINKADDR                                         (USBH0_BASE+0X8F0)
#define     USBH0_DMAC_OUT1_CURADDR                                           (USBH0_BASE+0X814)
#define     USBH0_DMAC_OUT2_CURADDR                                           (USBH0_BASE+0X824)
#define     USBH0_DMAC_OUT3_CURADDR                                           (USBH0_BASE+0X834)
#define     USBH0_DMAC_OUT4_CURADDR                                           (USBH0_BASE+0X844)
#define     USBH0_DMAC_OUT5_CURADDR                                           (USBH0_BASE+0X854)
#define     USBH0_DMAC_OUT6_CURADDR                                           (USBH0_BASE+0X864)
#define     USBH0_DMAC_OUT7_CURADDR                                           (USBH0_BASE+0X874)
#define     USBH0_DMAC_OUT8_CURADDR                                           (USBH0_BASE+0X884)
#define     USBH0_DMAC_OUT9_CURADDR                                           (USBH0_BASE+0X894)
#define     USBH0_DMAC_OUT10_CURADDR                                          (USBH0_BASE+0X8A4)
#define     USBH0_DMAC_OUT11_CURADDR                                          (USBH0_BASE+0X8B4)
#define     USBH0_DMAC_OUT12_CURADDR                                          (USBH0_BASE+0X8C4)
#define     USBH0_DMAC_OUT13_CURADDR                                          (USBH0_BASE+0X8D4)
#define     USBH0_DMAC_OUT14_CURADDR                                          (USBH0_BASE+0X8E4)
#define     USBH0_DMAC_OUT15_CURADDR                                          (USBH0_BASE+0X8F4)
#define     USBH0_DMAC_OUT1_CTRL                                              (USBH0_BASE+0X818)
#define     USBH0_DMAC_OUT2_CTRL                                              (USBH0_BASE+0X828)
#define     USBH0_DMAC_OUT3_CTRL                                              (USBH0_BASE+0X838)
#define     USBH0_DMAC_OUT4_CTRL                                              (USBH0_BASE+0X848)
#define     USBH0_DMAC_OUT5_CTRL                                              (USBH0_BASE+0X858)
#define     USBH0_DMAC_OUT6_CTRL                                              (USBH0_BASE+0X868)
#define     USBH0_DMAC_OUT7_CTRL                                              (USBH0_BASE+0X878)
#define     USBH0_DMAC_OUT8_CTRL                                              (USBH0_BASE+0X888)
#define     USBH0_DMAC_OUT9_CTRL                                              (USBH0_BASE+0X898)
#define     USBH0_DMAC_OUT10_CTRL                                             (USBH0_BASE+0X8A8)
#define     USBH0_DMAC_OUT11_CTRL                                             (USBH0_BASE+0X8B8)
#define     USBH0_DMAC_OUT12_CTRL                                             (USBH0_BASE+0X8C8)
#define     USBH0_DMAC_OUT13_CTRL                                             (USBH0_BASE+0X8D8)
#define     USBH0_DMAC_OUT14_CTRL                                             (USBH0_BASE+0X8E8)
#define     USBH0_DMAC_OUT15_CTRL                                             (USBH0_BASE+0X8F8)
#define     USBH0_DMAC_OUT1_COMPLETE_COUNTER                                  (USBH0_BASE+0X81c)
#define     USBH0_DMAC_OUT2_COMPLETE_COUNTER                                  (USBH0_BASE+0X82c)
#define     USBH0_DMAC_OUT3_COMPLETE_COUNTER                                  (USBH0_BASE+0X83c)
#define     USBH0_DMAC_OUT4_COMPLETE_COUNTER                                  (USBH0_BASE+0X84c)
#define     USBH0_DMAC_OUT5_COMPLETE_COUNTER                                  (USBH0_BASE+0X85c)
#define     USBH0_DMAC_OUT6_COMPLETE_COUNTER                                  (USBH0_BASE+0X86c)
#define     USBH0_DMAC_OUT7_COMPLETE_COUNTER                                  (USBH0_BASE+0X87c)
#define     USBH0_DMAC_OUT8_COMPLETE_COUNTER                                  (USBH0_BASE+0X88c)
#define     USBH0_DMAC_OUT9_COMPLETE_COUNTER                                  (USBH0_BASE+0X89c)
#define     USBH0_DMAC_OUT10_COMPLETE_COUNTER                                 (USBH0_BASE+0X8Ac)
#define     USBH0_DMAC_OUT11_COMPLETE_COUNTER                                 (USBH0_BASE+0X8Bc)
#define     USBH0_DMAC_OUT12_COMPLETE_COUNTER                                 (USBH0_BASE+0X8Cc)
#define     USBH0_DMAC_OUT13_COMPLETE_COUNTER                                 (USBH0_BASE+0X8Dc)
#define     USBH0_DMAC_OUT14_COMPLETE_COUNTER                                 (USBH0_BASE+0X8Ec)
#define     USBH0_DMAC_OUT15_COMPLETE_COUNTER                                 (USBH0_BASE+0X8Fc)
#define     USBH0_DMAC_IN1_LINKADDR                                           (USBH0_BASE+0X910)
#define     USBH0_DMAC_IN2_LINKADDR                                           (USBH0_BASE+0X920)
#define     USBH0_DMAC_IN3_LINKADDR                                           (USBH0_BASE+0X930)
#define     USBH0_DMAC_IN4_LINKADDR                                           (USBH0_BASE+0X940)
#define     USBH0_DMAC_IN5_LINKADDR                                           (USBH0_BASE+0X950)
#define     USBH0_DMAC_IN6_LINKADDR                                           (USBH0_BASE+0X960)
#define     USBH0_DMAC_IN7_LINKADDR                                           (USBH0_BASE+0X970)
#define     USBH0_DMAC_IN8_LINKADDR                                           (USBH0_BASE+0X980)
#define     USBH0_DMAC_IN9_LINKADDR                                           (USBH0_BASE+0X990)
#define     USBH0_DMAC_IN10_LINKADDR                                          (USBH0_BASE+0X9A0)
#define     USBH0_DMAC_IN11_LINKADDR                                          (USBH0_BASE+0X9B0)
#define     USBH0_DMAC_IN12_LINKADDR                                          (USBH0_BASE+0X9C0)
#define     USBH0_DMAC_IN13_LINKADDR                                          (USBH0_BASE+0X9D0)
#define     USBH0_DMAC_IN14_LINKADDR                                          (USBH0_BASE+0X9E0)
#define     USBH0_DMAC_IN15_LINKADDR                                          (USBH0_BASE+0X9F0)
#define     USBH0_DMAC_IN1_CURADDR                                            (USBH0_BASE+0X914)
#define     USBH0_DMAC_IN2_CURADDR                                            (USBH0_BASE+0X924)
#define     USBH0_DMAC_IN3_CURADDR                                            (USBH0_BASE+0X934)
#define     USBH0_DMAC_IN4_CURADDR                                            (USBH0_BASE+0X944)
#define     USBH0_DMAC_IN5_CURADDR                                            (USBH0_BASE+0X954)
#define     USBH0_DMAC_IN6_CURADDR                                            (USBH0_BASE+0X964)
#define     USBH0_DMAC_IN7_CURADDR                                            (USBH0_BASE+0X974)
#define     USBH0_DMAC_IN8_CURADDR                                            (USBH0_BASE+0X984)
#define     USBH0_DMAC_IN9_CURADDR                                            (USBH0_BASE+0X994)
#define     USBH0_DMAC_IN10_CURADDR                                           (USBH0_BASE+0X9A4)
#define     USBH0_DMAC_IN11_CURADDR                                           (USBH0_BASE+0X9B4)
#define     USBH0_DMAC_IN12_CURADDR                                           (USBH0_BASE+0X9C4)
#define     USBH0_DMAC_IN13_CURADDR                                           (USBH0_BASE+0X9D4)
#define     USBH0_DMAC_IN14_CURADDR                                           (USBH0_BASE+0X9E4)
#define     USBH0_DMAC_IN15_CURADDR                                           (USBH0_BASE+0X9F4)
#define     USBH0_DMAC_IN1_CTRL                                               (USBH0_BASE+0X918)
#define     USBH0_DMAC_IN2_CTRL                                               (USBH0_BASE+0X928)
#define     USBH0_DMAC_IN3_CTRL                                               (USBH0_BASE+0X938)
#define     USBH0_DMAC_IN4_CTRL                                               (USBH0_BASE+0X948)
#define     USBH0_DMAC_IN5_CTRL                                               (USBH0_BASE+0X958)
#define     USBH0_DMAC_IN6_CTRL                                               (USBH0_BASE+0X968)
#define     USBH0_DMAC_IN7_CTRL                                               (USBH0_BASE+0X978)
#define     USBH0_DMAC_IN8_CTRL                                               (USBH0_BASE+0X988)
#define     USBH0_DMAC_IN9_CTRL                                               (USBH0_BASE+0X998)
#define     USBH0_DMAC_IN10_CTRL                                              (USBH0_BASE+0X9A8)
#define     USBH0_DMAC_IN11_CTRL                                              (USBH0_BASE+0X9B8)
#define     USBH0_DMAC_IN12_CTRL                                              (USBH0_BASE+0X9C8)
#define     USBH0_DMAC_IN13_CTRL                                              (USBH0_BASE+0X9D8)
#define     USBH0_DMAC_IN14_CTRL                                              (USBH0_BASE+0X9E8)
#define     USBH0_DMAC_IN15_CTRL                                              (USBH0_BASE+0X9F8)
#define     USBH0_DMAC_IN1_COMPLETE_COUNTER                                   (USBH0_BASE+0X91c)
#define     USBH0_DMAC_IN2_COMPLETE_COUNTER                                   (USBH0_BASE+0X92c)
#define     USBH0_DMAC_IN3_COMPLETE_COUNTER                                   (USBH0_BASE+0X93c)
#define     USBH0_DMAC_IN4_COMPLETE_COUNTER                                   (USBH0_BASE+0X94c)
#define     USBH0_DMAC_IN5_COMPLETE_COUNTER                                   (USBH0_BASE+0X95c)
#define     USBH0_DMAC_IN6_COMPLETE_COUNTER                                   (USBH0_BASE+0X96c)
#define     USBH0_DMAC_IN7_COMPLETE_COUNTER                                   (USBH0_BASE+0X97c)
#define     USBH0_DMAC_IN8_COMPLETE_COUNTER                                   (USBH0_BASE+0X98c)
#define     USBH0_DMAC_IN9_COMPLETE_COUNTER                                   (USBH0_BASE+0X99c)
#define     USBH0_DMAC_IN10_COMPLETE_COUNTER                                  (USBH0_BASE+0X9Ac)
#define     USBH0_DMAC_IN11_COMPLETE_COUNTER                                  (USBH0_BASE+0X9Bc)
#define     USBH0_DMAC_IN12_COMPLETE_COUNTER                                  (USBH0_BASE+0X9Cc)
#define     USBH0_DMAC_IN13_COMPLETE_COUNTER                                  (USBH0_BASE+0X9Dc)
#define     USBH0_DMAC_IN14_COMPLETE_COUNTER                                  (USBH0_BASE+0X9Ec)
#define     USBH0_DMAC_IN15_COMPLETE_COUNTER                                  (USBH0_BASE+0X9Fc)

//--------------Bits Location------------------------------------------//
//--------------USBH1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     USBH1_BASE                                                        0xB0700000
#define     USBH1_OUT0BC                                                      (USBH1_BASE+0x0000)
#define     USBH1_IN0BC                                                       (USBH1_BASE+0x0001)
#define     USBH1_EP0CS                                                       (USBH1_BASE+0x0002)
#define     USBH1_OUT1BCL                                                     (USBH1_BASE+0x0008)
#define     USBH1_OUT2BCL                                                     (USBH1_BASE+0x0010)
#define     USBH1_OUT3BCL                                                     (USBH1_BASE+0x0018)
#define     USBH1_OUT4BCL                                                     (USBH1_BASE+0x0020)
#define     USBH1_OUT5BCL                                                     (USBH1_BASE+0x0028)
#define     USBH1_OUT6BCL                                                     (USBH1_BASE+0x0030)
#define     USBH1_OUT7BCL                                                     (USBH1_BASE+0x0038)
#define     USBH1_OUT8BCL                                                     (USBH1_BASE+0x0040)
#define     USBH1_OUT9BCL                                                     (USBH1_BASE+0x0048)
#define     USBH1_OUT10BCL                                                    (USBH1_BASE+0x0050)
#define     USBH1_OUT11BCL                                                    (USBH1_BASE+0x0058)
#define     USBH1_OUT12BCL                                                    (USBH1_BASE+0x0060)
#define     USBH1_OUT13BCL                                                    (USBH1_BASE+0x0068)
#define     USBH1_OUT14BCL                                                    (USBH1_BASE+0x0070)
#define     USBH1_OUT15BCL                                                    (USBH1_BASE+0x0078)
#define     USBH1_OUT1BCH                                                     (USBH1_BASE+0x0009)
#define     USBH1_OUT2BCH                                                     (USBH1_BASE+0x0011)
#define     USBH1_OUT3BCH                                                     (USBH1_BASE+0x0019)
#define     USBH1_OUT4BCH                                                     (USBH1_BASE+0x0021)
#define     USBH1_OUT5BCH                                                     (USBH1_BASE+0x0029)
#define     USBH1_OUT6BCH                                                     (USBH1_BASE+0x0031)
#define     USBH1_OUT7BCH                                                     (USBH1_BASE+0x0039)
#define     USBH1_OUT8BCH                                                     (USBH1_BASE+0x0041)
#define     USBH1_OUT9BCH                                                     (USBH1_BASE+0x0049)
#define     USBH1_OUT10BCH                                                    (USBH1_BASE+0x0051)
#define     USBH1_OUT11BCH                                                    (USBH1_BASE+0x0059)
#define     USBH1_OUT12BCH                                                    (USBH1_BASE+0x0061)
#define     USBH1_OUT13BCH                                                    (USBH1_BASE+0x0069)
#define     USBH1_OUT14BCH                                                    (USBH1_BASE+0x0071)
#define     USBH1_OUT15BCH                                                    (USBH1_BASE+0x0079)
#define     USBH1_OUT1CON                                                     (USBH1_BASE+0x000A)
#define     USBH1_OUT2CON                                                     (USBH1_BASE+0x0012)
#define     USBH1_OUT3CON                                                     (USBH1_BASE+0x001A)
#define     USBH1_OUT4CON                                                     (USBH1_BASE+0x0022)
#define     USBH1_OUT5CON                                                     (USBH1_BASE+0x002A)
#define     USBH1_OUT6CON                                                     (USBH1_BASE+0x0032)
#define     USBH1_OUT7CON                                                     (USBH1_BASE+0x003A)
#define     USBH1_OUT8CON                                                     (USBH1_BASE+0x0042)
#define     USBH1_OUT9CON                                                     (USBH1_BASE+0x004A)
#define     USBH1_OUT10CON                                                    (USBH1_BASE+0x0052)
#define     USBH1_OUT11CON                                                    (USBH1_BASE+0x005A)
#define     USBH1_OUT12CON                                                    (USBH1_BASE+0x0062)
#define     USBH1_OUT13CON                                                    (USBH1_BASE+0x006A)
#define     USBH1_OUT14CON                                                    (USBH1_BASE+0x0072)
#define     USBH1_OUT15CON                                                    (USBH1_BASE+0x007A)
#define     USBH1_OUT1CS                                                      (USBH1_BASE+0x000B)
#define     USBH1_OUT2CS                                                      (USBH1_BASE+0x0013)
#define     USBH1_OUT3CS                                                      (USBH1_BASE+0x001B)
#define     USBH1_OUT4CS                                                      (USBH1_BASE+0x0023)
#define     USBH1_OUT5CS                                                      (USBH1_BASE+0x002B)
#define     USBH1_OUT6CS                                                      (USBH1_BASE+0x0033)
#define     USBH1_OUT7CS                                                      (USBH1_BASE+0x003B)
#define     USBH1_OUT8CS                                                      (USBH1_BASE+0x0043)
#define     USBH1_OUT9CS                                                      (USBH1_BASE+0x004B)
#define     USBH1_OUT10CS                                                     (USBH1_BASE+0x0053)
#define     USBH1_OUT11CS                                                     (USBH1_BASE+0x005B)
#define     USBH1_OUT12CS                                                     (USBH1_BASE+0x0063)
#define     USBH1_OUT13CS                                                     (USBH1_BASE+0x006B)
#define     USBH1_OUT14CS                                                     (USBH1_BASE+0x0073)
#define     USBH1_OUT15CS                                                     (USBH1_BASE+0x007B)
#define     USBH1_IN1BCL                                                      (USBH1_BASE+0x000C)
#define     USBH1_IN2BCL                                                      (USBH1_BASE+0x0014)
#define     USBH1_IN3BCL                                                      (USBH1_BASE+0x001C)
#define     USBH1_IN4BCL                                                      (USBH1_BASE+0x0024)
#define     USBH1_IN5BCL                                                      (USBH1_BASE+0x002C)
#define     USBH1_IN6BCL                                                      (USBH1_BASE+0x0034)
#define     USBH1_IN7BCL                                                      (USBH1_BASE+0x003C)
#define     USBH1_IN8BCL                                                      (USBH1_BASE+0x0044)
#define     USBH1_IN9BCL                                                      (USBH1_BASE+0x004C)
#define     USBH1_IN10BCL                                                     (USBH1_BASE+0x0054)
#define     USBH1_IN11BCL                                                     (USBH1_BASE+0x005C)
#define     USBH1_IN12BCL                                                     (USBH1_BASE+0x0064)
#define     USBH1_IN13BCL                                                     (USBH1_BASE+0x006C)
#define     USBH1_IN14BCL                                                     (USBH1_BASE+0x0074)
#define     USBH1_IN15BCL                                                     (USBH1_BASE+0x007C)
#define     USBH1_IN1BCH                                                      (USBH1_BASE+0x000D)
#define     USBH1_IN2BCH                                                      (USBH1_BASE+0x0015)
#define     USBH1_IN3BCH                                                      (USBH1_BASE+0x001D)
#define     USBH1_IN4BCH                                                      (USBH1_BASE+0x0025)
#define     USBH1_IN5BCH                                                      (USBH1_BASE+0x002D)
#define     USBH1_IN6BCH                                                      (USBH1_BASE+0x0035)
#define     USBH1_IN7BCH                                                      (USBH1_BASE+0x003D)
#define     USBH1_IN8BCH                                                      (USBH1_BASE+0x0045)
#define     USBH1_IN9BCH                                                      (USBH1_BASE+0x004D)
#define     USBH1_IN10BCH                                                     (USBH1_BASE+0x0055)
#define     USBH1_IN11BCH                                                     (USBH1_BASE+0x005D)
#define     USBH1_IN12BCH                                                     (USBH1_BASE+0x0065)
#define     USBH1_IN13BCH                                                     (USBH1_BASE+0x006D)
#define     USBH1_IN14BCH                                                     (USBH1_BASE+0x0075)
#define     USBH1_IN15BCH                                                     (USBH1_BASE+0x007D)
#define     USBH1_IN1CON                                                      (USBH1_BASE+0x000E)
#define     USBH1_IN2CON                                                      (USBH1_BASE+0x0016)
#define     USBH1_IN3CON                                                      (USBH1_BASE+0x001E)
#define     USBH1_IN4CON                                                      (USBH1_BASE+0x0026)
#define     USBH1_IN5CON                                                      (USBH1_BASE+0x002E)
#define     USBH1_IN6CON                                                      (USBH1_BASE+0x0036)
#define     USBH1_IN7CON                                                      (USBH1_BASE+0x003E)
#define     USBH1_IN8CON                                                      (USBH1_BASE+0x0046)
#define     USBH1_IN9CON                                                      (USBH1_BASE+0x004E)
#define     USBH1_IN10CON                                                     (USBH1_BASE+0x0056)
#define     USBH1_IN11CON                                                     (USBH1_BASE+0x005E)
#define     USBH1_IN12CON                                                     (USBH1_BASE+0x0066)
#define     USBH1_IN13CON                                                     (USBH1_BASE+0x006E)
#define     USBH1_IN14CON                                                     (USBH1_BASE+0x0076)
#define     USBH1_IN15CON                                                     (USBH1_BASE+0x007E)
#define     USBH1_IN1CS                                                       (USBH1_BASE+0x000F)
#define     USBH1_IN2CS                                                       (USBH1_BASE+0x0017)
#define     USBH1_IN3CS                                                       (USBH1_BASE+0x001F)
#define     USBH1_IN4CS                                                       (USBH1_BASE+0x0027)
#define     USBH1_IN5CS                                                       (USBH1_BASE+0x002F)
#define     USBH1_IN6CS                                                       (USBH1_BASE+0x0037)
#define     USBH1_IN7CS                                                       (USBH1_BASE+0x003F)
#define     USBH1_IN8CS                                                       (USBH1_BASE+0x0047)
#define     USBH1_IN9CS                                                       (USBH1_BASE+0x004F)
#define     USBH1_IN10CS                                                      (USBH1_BASE+0x0057)
#define     USBH1_IN11CS                                                      (USBH1_BASE+0x005F)
#define     USBH1_IN12CS                                                      (USBH1_BASE+0x0067)
#define     USBH1_IN13CS                                                      (USBH1_BASE+0x006F)
#define     USBH1_IN14CS                                                      (USBH1_BASE+0x0077)
#define     USBH1_IN15CS                                                      (USBH1_BASE+0x007F)
#define     USBH1_HCEP0CTRL                                                   (USBH1_BASE+0x00C0)
#define     USBH1_HCOUT1CTRL                                                  (USBH1_BASE+0x00C4)
#define     USBH1_HCOUT2CTRL                                                  (USBH1_BASE+0x00C8)
#define     USBH1_HCOUT3CTRL                                                  (USBH1_BASE+0x00CC)
#define     USBH1_HCOUT4CTRL                                                  (USBH1_BASE+0x00D0)
#define     USBH1_HCOUT5CTRL                                                  (USBH1_BASE+0x00D4)
#define     USBH1_HCOUT6CTRL                                                  (USBH1_BASE+0x00D8)
#define     USBH1_HCOUT7CTRL                                                  (USBH1_BASE+0x00DC)
#define     USBH1_HCOUT8CTRL                                                  (USBH1_BASE+0x00E0)
#define     USBH1_HCOUT9CTRL                                                  (USBH1_BASE+0x00E4)
#define     USBH1_HCOUT10CTRL                                                 (USBH1_BASE+0x00E8)
#define     USBH1_HCOUT11CTRL                                                 (USBH1_BASE+0x00EC)
#define     USBH1_HCOUT12CTRL                                                 (USBH1_BASE+0x00F0)
#define     USBH1_HCOUT13CTRL                                                 (USBH1_BASE+0x00F4)
#define     USBH1_HCOUT14CTRL                                                 (USBH1_BASE+0x00F8)
#define     USBH1_HCOUT15CTRL                                                 (USBH1_BASE+0x00FC)
#define     USBH1_HCOUT0ERR                                                   (USBH1_BASE+0x00C1)
#define     USBH1_HCOUT1ERR                                                   (USBH1_BASE+0x00C5)
#define     USBH1_HCOUT2ERR                                                   (USBH1_BASE+0x00C9)
#define     USBH1_HCOUT3ERR                                                   (USBH1_BASE+0x00CD)
#define     USBH1_HCOUT4ERR                                                   (USBH1_BASE+0x00D1)
#define     USBH1_HCOUT5ERR                                                   (USBH1_BASE+0x00D5)
#define     USBH1_HCOUT6ERR                                                   (USBH1_BASE+0x00D9)
#define     USBH1_HCOUT7ERR                                                   (USBH1_BASE+0x00DD)
#define     USBH1_HCOUT8ERR                                                   (USBH1_BASE+0x00E1)
#define     USBH1_HCOUT9ERR                                                   (USBH1_BASE+0x00E5)
#define     USBH1_HCOUT10ERR                                                  (USBH1_BASE+0x00E9)
#define     USBH1_HCOUT11ERR                                                  (USBH1_BASE+0x00ED)
#define     USBH1_HCOUT12ERR                                                  (USBH1_BASE+0x00F1)
#define     USBH1_HCOUT13ERR                                                  (USBH1_BASE+0x00F5)
#define     USBH1_HCOUT14ERR                                                  (USBH1_BASE+0x00F9)
#define     USBH1_HCOUT15ERR                                                  (USBH1_BASE+0x00FD)
#define     USBH1_HCIN1CTRL                                                   (USBH1_BASE+0x00C6)
#define     USBH1_HCIN2CTRL                                                   (USBH1_BASE+0x00CA)
#define     USBH1_HCIN3CTRL                                                   (USBH1_BASE+0x00CE)
#define     USBH1_HCIN4CTRL                                                   (USBH1_BASE+0x00D2)
#define     USBH1_HCIN5CTRL                                                   (USBH1_BASE+0x00D6)
#define     USBH1_HCIN6CTRL                                                   (USBH1_BASE+0x00DA)
#define     USBH1_HCIN7CTRL                                                   (USBH1_BASE+0x00DE)
#define     USBH1_HCIN8CTRL                                                   (USBH1_BASE+0x00E2)
#define     USBH1_HCIN9CTRL                                                   (USBH1_BASE+0x00E6)
#define     USBH1_HCIN10CTRL                                                  (USBH1_BASE+0x00EA)
#define     USBH1_HCIN11CTRL                                                  (USBH1_BASE+0x00EE)
#define     USBH1_HCIN12CTRL                                                  (USBH1_BASE+0x00F2)
#define     USBH1_HCIN13CTRL                                                  (USBH1_BASE+0x00F6)
#define     USBH1_HCIN14CTRL                                                  (USBH1_BASE+0x00FA)
#define     USBH1_HCIN15CTRL                                                  (USBH1_BASE+0x00FE)
#define     USBH1_HCIN0ERR                                                    (USBH1_BASE+0x00C3)
#define     USBH1_HCIN1ERR                                                    (USBH1_BASE+0x00C7)
#define     USBH1_HCIN2ERR                                                    (USBH1_BASE+0x00CB)
#define     USBH1_HCIN3ERR                                                    (USBH1_BASE+0x00CF)
#define     USBH1_HCIN4ERR                                                    (USBH1_BASE+0x00D3)
#define     USBH1_HCIN5ERR                                                    (USBH1_BASE+0x00D7)
#define     USBH1_HCIN6ERR                                                    (USBH1_BASE+0x00DB)
#define     USBH1_HCIN7ERR                                                    (USBH1_BASE+0x00DF)
#define     USBH1_HCIN8ERR                                                    (USBH1_BASE+0x00E3)
#define     USBH1_HCIN9ERR                                                    (USBH1_BASE+0x00E7)
#define     USBH1_HCIN10ERR                                                   (USBH1_BASE+0x00EB)
#define     USBH1_HCIN11ERR                                                   (USBH1_BASE+0x00EF)
#define     USBH1_HCIN12ERR                                                   (USBH1_BASE+0x00F3)
#define     USBH1_HCIN13ERR                                                   (USBH1_BASE+0x00F7)
#define     USBH1_HCIN14ERR                                                   (USBH1_BASE+0x00FB)
#define     USBH1_HCIN15ERR                                                   (USBH1_BASE+0x00FF)
#define     USBH1_EP0INDATA_W0                                                (USBH1_BASE+0X100)
#define     USBH1_EP0INDATA_W1                                                (USBH1_BASE+0X104)
#define     USBH1_EP0INDATA_W2                                                (USBH1_BASE+0X108)
#define     USBH1_EP0INDATA_W3                                                (USBH1_BASE+0X10C)
#define     USBH1_EP0INDATA_W4                                                (USBH1_BASE+0X110)
#define     USBH1_EP0INDATA_W5                                                (USBH1_BASE+0X114)
#define     USBH1_EP0INDATA_W6                                                (USBH1_BASE+0X118)
#define     USBH1_EP0INDATA_W7                                                (USBH1_BASE+0X11C)
#define     USBH1_EP0INDATA_W8                                                (USBH1_BASE+0X120)
#define     USBH1_EP0INDATA_W9                                                (USBH1_BASE+0X124)
#define     USBH1_EP0INDATA_W10                                               (USBH1_BASE+0X128)
#define     USBH1_EP0INDATA_W11                                               (USBH1_BASE+0X12C)
#define     USBH1_EP0INDATA_W12                                               (USBH1_BASE+0X130)
#define     USBH1_EP0INDATA_W13                                               (USBH1_BASE+0X134)
#define     USBH1_EP0INDATA_W14                                               (USBH1_BASE+0X138)
#define     USBH1_EP0INDATA_W15                                               (USBH1_BASE+0X13C)
#define     USBH1_EP0OUTDATA_W0                                               (USBH1_BASE+0X140)
#define     USBH1_EP0OUTDATA_W1                                               (USBH1_BASE+0X144)
#define     USBH1_EP0OUTDATA_W2                                               (USBH1_BASE+0X148)
#define     USBH1_EP0OUTDATA_W3                                               (USBH1_BASE+0X14C)
#define     USBH1_EP0OUTDATA_W4                                               (USBH1_BASE+0X150)
#define     USBH1_EP0OUTDATA_W5                                               (USBH1_BASE+0X154)
#define     USBH1_EP0OUTDATA_W6                                               (USBH1_BASE+0X158)
#define     USBH1_EP0OUTDATA_W7                                               (USBH1_BASE+0X15C)
#define     USBH1_EP0OUTDATA_W8                                               (USBH1_BASE+0X160)
#define     USBH1_EP0OUTDATA_W9                                               (USBH1_BASE+0X164)
#define     USBH1_EP0OUTDATA_W10                                              (USBH1_BASE+0X168)
#define     USBH1_EP0OUTDATA_W11                                              (USBH1_BASE+0X16C)
#define     USBH1_EP0OUTDATA_W12                                              (USBH1_BASE+0X170)
#define     USBH1_EP0OUTDATA_W13                                              (USBH1_BASE+0X174)
#define     USBH1_EP0OUTDATA_W14                                              (USBH1_BASE+0X178)
#define     USBH1_EP0OUTDATA_W15                                              (USBH1_BASE+0X17C)
#define     USBH1_SETUPDATA_W0                                                (USBH1_BASE+0X180)
#define     USBH1_SETUPDATA_W1                                                (USBH1_BASE+0X184)
#define     USBH1_INXIRQ0                                                     (USBH1_BASE+0x0188)
#define     USBH1_INXIRQ1                                                     (USBH1_BASE+0x0189)
#define     USBH1_OUTXIRQ0                                                    (USBH1_BASE+0x018A)
#define     USBH1_OUTXIRQ1                                                    (USBH1_BASE+0x018B)
#define     USBH1_USBIRQ                                                      (USBH1_BASE+0x018C)
#define     USBH1_OUTXPNGIRQ0                                                 (USBH1_BASE+0x018E)
#define     USBH1_OUTXPNGIRQ1                                                 (USBH1_BASE+0x018F)
#define     USBH1_INXTOKIRQ0                                                  (USBH1_BASE+0x0190)
#define     USBH1_INXTOKIRQ1                                                  (USBH1_BASE+0x0191)
#define     USBH1_OUTXTOKIRQ0                                                 (USBH1_BASE+0x0192)
#define     USBH1_OUTXTOKIRQ1                                                 (USBH1_BASE+0x0193)
#define     USBH1_INXIEN0                                                     (USBH1_BASE+0x0194)
#define     USBH1_INXIEN1                                                     (USBH1_BASE+0x0195)
#define     USBH1_OUTXIEN0                                                    (USBH1_BASE+0x0196)
#define     USBH1_OUTXIEN1                                                    (USBH1_BASE+0x0197)
#define     USBH1_USBIEN                                                      (USBH1_BASE+0x0198)
#define     USBH1_OUTXPNGIEN0                                                 (USBH1_BASE+0x019A)
#define     USBH1_OUTXPNGIEN1                                                 (USBH1_BASE+0x019B)
#define     USBH1_INXTOKIEN0                                                  (USBH1_BASE+0x019C)
#define     USBH1_INXTOKIEN1                                                  (USBH1_BASE+0x019D)
#define     USBH1_OUTXTOKIEN0                                                 (USBH1_BASE+0x019E)
#define     USBH1_OUTXTOKIEN1                                                 (USBH1_BASE+0x019F)
#define     USBH1_IVECT                                                       (USBH1_BASE+0x01A0)
#define     USBH1_ENDPRST                                                     (USBH1_BASE+0x01A2)
#define     USBH1_USBCS                                                       (USBH1_BASE+0x01A3)
#define     USBH1_FRMNRL                                                      (USBH1_BASE+0x01A4)
#define     USBH1_FRMNRH                                                      (USBH1_BASE+0x01A5)
#define     USBH1_FNADDR                                                      (USBH1_BASE+0x01A6)
#define     USBH1_WAKEUPEN                                                    (USBH1_BASE+0x01A7)
#define     USBH1_HCTRAINTERVAL                                               (USBH1_BASE+0x01A8)
#define     USBH1_HCPORTCTRL                                                  (USBH1_BASE+0x01AB)
#define     USBH1_HCFRMNRL                                                    (USBH1_BASE+0x01AC)
#define     USBH1_HCFRMNRH                                                    (USBH1_BASE+0x01AD)
#define     USBH1_HCFRMREMAINL                                                (USBH1_BASE+0x01AE)
#define     USBH1_HCFRMREMAINH                                                (USBH1_BASE+0x01AF)
#define     USBH1_HCINXERRIRQ0                                                (USBH1_BASE+0x01B4)
#define     USBH1_HCINXERRIRQ1                                                (USBH1_BASE+0x01B5)
#define     USBH1_HCOUTXERRIRQ0                                               (USBH1_BASE+0x01B6)
#define     USBH1_HCOUTXERRIRQ1                                               (USBH1_BASE+0x01B7)
#define     USBH1_HCINXERRIEN0                                                (USBH1_BASE+0x01B8)
#define     USBH1_HCINXERRIEN1                                                (USBH1_BASE+0x01B9)
#define     USBH1_HCOUTXERRIEN0                                               (USBH1_BASE+0x01BA)
#define     USBH1_HCOUTXERRIEN1                                               (USBH1_BASE+0x01BB)
#define     USBH1_OTGIRQ                                                      (USBH1_BASE+0x01BC)
#define     USBH1_OTGSTATE                                                    (USBH1_BASE+0x01BD)
#define     USBH1_OTGCTRL                                                     (USBH1_BASE+0x01BE)
#define     USBH1_OTGSTATUS                                                   (USBH1_BASE+0x01BF)
#define     USBH1_OTGIEN                                                      (USBH1_BASE+0x01C0)
#define     USBH1_TAAIDLBDIS                                                  (USBH1_BASE+0x01C1)
#define     USBH1_TAWAITBCON                                                  (USBH1_BASE+0x01C2)
#define     USBH1_TBVBUSPLS                                                   (USBH1_BASE+0x01C3)
#define     USBH1_TBVBUSDISPLS                                                (USBH1_BASE+0x01C7)
#define     USBH1_OUT0MAXPCK                                                  (USBH1_BASE+0x01E0)
#define     USBH1_OUT1MAXPCKL                                                 (USBH1_BASE+0x01E2)
#define     USBH1_OUT2MAXPCKL                                                 (USBH1_BASE+0x01E4)
#define     USBH1_OUT3MAXPCKL                                                 (USBH1_BASE+0x01E6)
#define     USBH1_OUT4MAXPCKL                                                 (USBH1_BASE+0x01E8)
#define     USBH1_OUT5MAXPCKL                                                 (USBH1_BASE+0x01EA)
#define     USBH1_OUT6MAXPCKL                                                 (USBH1_BASE+0x01EC)
#define     USBH1_OUT7MAXPCKL                                                 (USBH1_BASE+0x01EE)
#define     USBH1_OUT8MAXPCKL                                                 (USBH1_BASE+0x01F0)
#define     USBH1_OUT9MAXPCKL                                                 (USBH1_BASE+0x01F2)
#define     USBH1_OUT10MAXPCKL                                                (USBH1_BASE+0x01F4)
#define     USBH1_OUT11MAXPCKL                                                (USBH1_BASE+0x01F6)
#define     USBH1_OUT12MAXPCKL                                                (USBH1_BASE+0x01F8)
#define     USBH1_OUT13MAXPCKL                                                (USBH1_BASE+0x01FA)
#define     USBH1_OUT14MAXPCKL                                                (USBH1_BASE+0x01FC)
#define     USBH1_OUT15MAXPCKL                                                (USBH1_BASE+0x01FE)
#define     USBH1_OUT1MAXPCKH                                                 (USBH1_BASE+0x01E3)
#define     USBH1_OUT2MAXPCKH                                                 (USBH1_BASE+0x01E5)
#define     USBH1_OUT3MAXPCKH                                                 (USBH1_BASE+0x01E7)
#define     USBH1_OUT4MAXPCKH                                                 (USBH1_BASE+0x01E9)
#define     USBH1_OUT5MAXPCKH                                                 (USBH1_BASE+0x01EB)
#define     USBH1_OUT6MAXPCKH                                                 (USBH1_BASE+0x01ED)
#define     USBH1_OUT7MAXPCKH                                                 (USBH1_BASE+0x01EF)
#define     USBH1_OUT8MAXPCKH                                                 (USBH1_BASE+0x01F1)
#define     USBH1_OUT9MAXPCKH                                                 (USBH1_BASE+0x01F3)
#define     USBH1_OUT10MAXPCKH                                                (USBH1_BASE+0x01F5)
#define     USBH1_OUT11MAXPCKH                                                (USBH1_BASE+0x01F7)
#define     USBH1_OUT12MAXPCKH                                                (USBH1_BASE+0x01F9)
#define     USBH1_OUT13MAXPCKH                                                (USBH1_BASE+0x01FB)
#define     USBH1_OUT14MAXPCKH                                                (USBH1_BASE+0x01FD)
#define     USBH1_OUT15MAXPCKH                                                (USBH1_BASE+0x01FF)
#define     USBH1_HCEP0BINTERVAL                                              (USBH1_BASE+0x0200)
#define     USBH1_HCIN1BINTERVAL                                              (USBH1_BASE+0x0208)
#define     USBH1_HCIN2BINTERVAL                                              (USBH1_BASE+0x0210)
#define     USBH1_HCIN3BINTERVAL                                              (USBH1_BASE+0x0218)
#define     USBH1_HCIN4BINTERVAL                                              (USBH1_BASE+0x0220)
#define     USBH1_HCIN5BINTERVAL                                              (USBH1_BASE+0x0228)
#define     USBH1_HCIN6BINTERVAL                                              (USBH1_BASE+0x0230)
#define     USBH1_HCIN7BINTERVAL                                              (USBH1_BASE+0x0238)
#define     USBH1_HCIN8BINTERVAL                                              (USBH1_BASE+0x0240)
#define     USBH1_HCIN9BINTERVAL                                              (USBH1_BASE+0x0248)
#define     USBH1_HCIN10BINTERVAL                                             (USBH1_BASE+0x0250)
#define     USBH1_HCIN11BINTERVAL                                             (USBH1_BASE+0x0258)
#define     USBH1_HCIN12BINTERVAL                                             (USBH1_BASE+0x0260)
#define     USBH1_HCIN13BINTERVAL                                             (USBH1_BASE+0x0268)
#define     USBH1_HCIN14BINTERVAL                                             (USBH1_BASE+0x0270)
#define     USBH1_HCIN15BINTERVAL                                             (USBH1_BASE+0x0278)
#define     USBH1_HCEP0ADDR                                                   (USBH1_BASE+0x201)
#define     USBH1_HCIN1ADDR                                                   (USBH1_BASE+0x0209)
#define     USBH1_HCIN2ADDR                                                   (USBH1_BASE+0x0211)
#define     USBH1_HCIN3ADDR                                                   (USBH1_BASE+0x0219)
#define     USBH1_HCIN4ADDR                                                   (USBH1_BASE+0x0221)
#define     USBH1_HCIN5ADDR                                                   (USBH1_BASE+0x0229)
#define     USBH1_HCIN6ADDR                                                   (USBH1_BASE+0x0231)
#define     USBH1_HCIN7ADDR                                                   (USBH1_BASE+0x0239)
#define     USBH1_HCIN8ADDR                                                   (USBH1_BASE+0x0241)
#define     USBH1_HCIN9ADDR                                                   (USBH1_BASE+0x0249)
#define     USBH1_HCIN10ADDR                                                  (USBH1_BASE+0x0251)
#define     USBH1_HCIN11ADDR                                                  (USBH1_BASE+0x0259)
#define     USBH1_HCIN12ADDR                                                  (USBH1_BASE+0x0261)
#define     USBH1_HCIN13ADDR                                                  (USBH1_BASE+0x0269)
#define     USBH1_HCIN14ADDR                                                  (USBH1_BASE+0x0271)
#define     USBH1_HCIN15ADDR                                                  (USBH1_BASE+0x0279)
#define     USBH1_HCEP0PORT                                                   (USBH1_BASE+0x0202)
#define     USBH1_HCIN1PORT                                                   (USBH1_BASE+0x020A)
#define     USBH1_HCIN2PORT                                                   (USBH1_BASE+0x0212)
#define     USBH1_HCIN3PORT                                                   (USBH1_BASE+0x021A)
#define     USBH1_HCIN4PORT                                                   (USBH1_BASE+0x0222)
#define     USBH1_HCIN5PORT                                                   (USBH1_BASE+0x022A)
#define     USBH1_HCIN6PORT                                                   (USBH1_BASE+0x0232)
#define     USBH1_HCIN7PORT                                                   (USBH1_BASE+0x023A)
#define     USBH1_HCIN8PORT                                                   (USBH1_BASE+0x0242)
#define     USBH1_HCIN9PORT                                                   (USBH1_BASE+0x024A)
#define     USBH1_HCIN10PORT                                                  (USBH1_BASE+0x0252)
#define     USBH1_HCIN11PORT                                                  (USBH1_BASE+0x025A)
#define     USBH1_HCIN12PORT                                                  (USBH1_BASE+0x0262)
#define     USBH1_HCIN13PORT                                                  (USBH1_BASE+0x026A)
#define     USBH1_HCIN14PORT                                                  (USBH1_BASE+0x0272)
#define     USBH1_HCIN15PORT                                                  (USBH1_BASE+0x027A)
#define     USBH1_HCEP0SPILITCS                                               (USBH1_BASE+0x0203)
#define     USBH1_HCIN1SPILITCS                                               (USBH1_BASE+0x020b)
#define     USBH1_HCIN2SPILITCS                                               (USBH1_BASE+0x0213)
#define     USBH1_HCIN3SPILITCS                                               (USBH1_BASE+0x021B)
#define     USBH1_HCIN4SPILITCS                                               (USBH1_BASE+0x0223)
#define     USBH1_HCIN5SPILITCS                                               (USBH1_BASE+0x022B)
#define     USBH1_HCIN6SPILITCS                                               (USBH1_BASE+0x0233)
#define     USBH1_HCIN7SPILITCS                                               (USBH1_BASE+0x023B)
#define     USBH1_HCIN8SPILITCS                                               (USBH1_BASE+0x0243)
#define     USBH1_HCIN9SPILITCS                                               (USBH1_BASE+0x024B)
#define     USBH1_HCIN10SPILITCS                                              (USBH1_BASE+0x0253)
#define     USBH1_HCIN11SPILITCS                                              (USBH1_BASE+0x025B)
#define     USBH1_HCIN12SPILITCS                                              (USBH1_BASE+0x0263)
#define     USBH1_HCIN13SPILITCS                                              (USBH1_BASE+0x026B)
#define     USBH1_HCIN14SPILITCS                                              (USBH1_BASE+0x0273)
#define     USBH1_HCIN15SPILITCS                                              (USBH1_BASE+0x027B)
#define     USBH1_HCOUT1BINTERVAL                                             (USBH1_BASE+0x0288)
#define     USBH1_HCOUT2BINTERVAL                                             (USBH1_BASE+0x0290)
#define     USBH1_HCOUT3BINTERVAL                                             (USBH1_BASE+0x0298)
#define     USBH1_HCOUT4BINTERVAL                                             (USBH1_BASE+0x02A0)
#define     USBH1_HCOUT5BINTERVAL                                             (USBH1_BASE+0x02A8)
#define     USBH1_HCOUT6BINTERVAL                                             (USBH1_BASE+0x02B0)
#define     USBH1_HCOUT7BINTERVAL                                             (USBH1_BASE+0x02B8)
#define     USBH1_HCOUT8BINTERVAL                                             (USBH1_BASE+0x02C0)
#define     USBH1_HCOUT9BINTERVAL                                             (USBH1_BASE+0x02C8)
#define     USBH1_HCOUT10BINTERVAL                                            (USBH1_BASE+0x02D0)
#define     USBH1_HCOUT11BINTERVAL                                            (USBH1_BASE+0x02D8)
#define     USBH1_HCOUT12BINTERVAL                                            (USBH1_BASE+0x02E0)
#define     USBH1_HCOUT13BINTERVAL                                            (USBH1_BASE+0x02E8)
#define     USBH1_HCOUT14BINTERVAL                                            (USBH1_BASE+0x02F0)
#define     USBH1_HCOUT15BINTERVAL                                            (USBH1_BASE+0x02F8)
#define     USBH1_HCOUT1ADDR                                                  (USBH1_BASE+0x0289)
#define     USBH1_HCOUT2ADDR                                                  (USBH1_BASE+0x0291)
#define     USBH1_HCOUT3ADDR                                                  (USBH1_BASE+0x0299)
#define     USBH1_HCOUT4ADDR                                                  (USBH1_BASE+0x02A1)
#define     USBH1_HCOUT5ADDR                                                  (USBH1_BASE+0x02A9)
#define     USBH1_HCOUT6ADDR                                                  (USBH1_BASE+0x02B1)
#define     USBH1_HCOUT7ADDR                                                  (USBH1_BASE+0x02B9)
#define     USBH1_HCOUT8ADDR                                                  (USBH1_BASE+0x02C1)
#define     USBH1_HCOUT9ADDR                                                  (USBH1_BASE+0x02C9)
#define     USBH1_HCOUT10ADDR                                                 (USBH1_BASE+0x02D1)
#define     USBH1_HCOUT11ADDR                                                 (USBH1_BASE+0x02D9)
#define     USBH1_HCOUT12ADDR                                                 (USBH1_BASE+0x02E1)
#define     USBH1_HCOUT13ADDR                                                 (USBH1_BASE+0x02E9)
#define     USBH1_HCOUT14ADDR                                                 (USBH1_BASE+0x02F1)
#define     USBH1_HCOUT15ADDR                                                 (USBH1_BASE+0x02F9)
#define     USBH1_HCOUT1PORT                                                  (USBH1_BASE+0x028A)
#define     USBH1_HCOUT2PORT                                                  (USBH1_BASE+0x0292)
#define     USBH1_HCOUT3PORT                                                  (USBH1_BASE+0x029A)
#define     USBH1_HCOUT4PORT                                                  (USBH1_BASE+0x02A2)
#define     USBH1_HCOUT5PORT                                                  (USBH1_BASE+0x02AA)
#define     USBH1_HCOUT6PORT                                                  (USBH1_BASE+0x02B2)
#define     USBH1_HCOUT7PORT                                                  (USBH1_BASE+0x02BA)
#define     USBH1_HCOUT8PORT                                                  (USBH1_BASE+0x02C2)
#define     USBH1_HCOUT9PORT                                                  (USBH1_BASE+0x02CA)
#define     USBH1_HCOUT10PORT                                                 (USBH1_BASE+0x02D2)
#define     USBH1_HCOUT11PORT                                                 (USBH1_BASE+0x02DA)
#define     USBH1_HCOUT12PORT                                                 (USBH1_BASE+0x02E2)
#define     USBH1_HCOUT13PORT                                                 (USBH1_BASE+0x02EA)
#define     USBH1_HCOUT14PORT                                                 (USBH1_BASE+0x02F2)
#define     USBH1_HCOUT15PORT                                                 (USBH1_BASE+0x02FA)
#define     USBH1_HCOUT1SPILITCS                                              (USBH1_BASE+0x028B)
#define     USBH1_HCOUT2SPILITCS                                              (USBH1_BASE+0x0293)
#define     USBH1_HCOUT3SPILITCS                                              (USBH1_BASE+0x029B)
#define     USBH1_HCOUT4SPILITCS                                              (USBH1_BASE+0x02A3)
#define     USBH1_HCOUT5SPILITCS                                              (USBH1_BASE+0x02AB)
#define     USBH1_HCOUT6SPILITCS                                              (USBH1_BASE+0x02B3)
#define     USBH1_HCOUT7SPILITCS                                              (USBH1_BASE+0x02BB)
#define     USBH1_HCOUT8SPILITCS                                              (USBH1_BASE+0x02C3)
#define     USBH1_HCOUT9SPILITCS                                              (USBH1_BASE+0x02CB)
#define     USBH1_HCOUT10SPILITCS                                             (USBH1_BASE+0x02D3)
#define     USBH1_HCOUT11SPILITCS                                             (USBH1_BASE+0x02DB)
#define     USBH1_HCOUT12SPILITCS                                             (USBH1_BASE+0x02E3)
#define     USBH1_HCOUT13SPILITCS                                             (USBH1_BASE+0x02EB)
#define     USBH1_HCOUT14SPILITCS                                             (USBH1_BASE+0x02F3)
#define     USBH1_HCOUT15SPILITCS                                             (USBH1_BASE+0x02FB)
#define     USBH1_OUT1STADDR                                                  (USBH1_BASE+0x0304)
#define     USBH1_OUT2STADDR                                                  (USBH1_BASE+0x0308)
#define     USBH1_OUT3STADDR                                                  (USBH1_BASE+0x030C)
#define     USBH1_OUT4STADDR                                                  (USBH1_BASE+0x0310)
#define     USBH1_OUT5STADDR                                                  (USBH1_BASE+0x0314)
#define     USBH1_OUT6STADDR                                                  (USBH1_BASE+0x0318)
#define     USBH1_OUT7STADDR                                                  (USBH1_BASE+0x031C)
#define     USBH1_OUT8STADDR                                                  (USBH1_BASE+0x0320)
#define     USBH1_OUT9STADDR                                                  (USBH1_BASE+0x0324)
#define     USBH1_OUT10STADDR                                                 (USBH1_BASE+0x0328)
#define     USBH1_OUT11STADDR                                                 (USBH1_BASE+0x032C)
#define     USBH1_OUT12STADDR                                                 (USBH1_BASE+0x0330)
#define     USBH1_OUT13STADDR                                                 (USBH1_BASE+0x0334)
#define     USBH1_OUT14STADDR                                                 (USBH1_BASE+0x0338)
#define     USBH1_OUT15STADDR                                                 (USBH1_BASE+0x033C)
#define     USBH1_IN1STADDR                                                   (USBH1_BASE+0x0344)
#define     USBH1_IN2STADDR                                                   (USBH1_BASE+0x0348)
#define     USBH1_IN3STADDR                                                   (USBH1_BASE+0x034C)
#define     USBH1_IN4STADDR                                                   (USBH1_BASE+0x0350)
#define     USBH1_IN5STADDR                                                   (USBH1_BASE+0x0354)
#define     USBH1_IN6STADDR                                                   (USBH1_BASE+0x0358)
#define     USBH1_IN7STADDR                                                   (USBH1_BASE+0x035C)
#define     USBH1_IN8STADDR                                                   (USBH1_BASE+0x0360)
#define     USBH1_IN9STADDR                                                   (USBH1_BASE+0x0364)
#define     USBH1_IN10STADDR                                                  (USBH1_BASE+0x0368)
#define     USBH1_IN11STADDR                                                  (USBH1_BASE+0x036C)
#define     USBH1_IN12STADDR                                                  (USBH1_BASE+0x0370)
#define     USBH1_IN13STADDR                                                  (USBH1_BASE+0x0374)
#define     USBH1_IN14STADDR                                                  (USBH1_BASE+0x0378)
#define     USBH1_IN15STADDR                                                  (USBH1_BASE+0x037C)
#define     USBH1_IN1MAXPCKL                                                  (USBH1_BASE+0x03E2)
#define     USBH1_IN2MAXPCKL                                                  (USBH1_BASE+0x03E4)
#define     USBH1_IN3MAXPCKL                                                  (USBH1_BASE+0x03E6)
#define     USBH1_IN4MAXPCKL                                                  (USBH1_BASE+0x03E8)
#define     USBH1_IN5MAXPCKL                                                  (USBH1_BASE+0x03EA)
#define     USBH1_IN6MAXPCKL                                                  (USBH1_BASE+0x03EC)
#define     USBH1_IN7MAXPCKL                                                  (USBH1_BASE+0x03EE)
#define     USBH1_IN8MAXPCKL                                                  (USBH1_BASE+0x3F0)
#define     USBH1_IN9MAXPCKL                                                  (USBH1_BASE+0x03F2)
#define     USBH1_IN10MAXPCKL                                                 (USBH1_BASE+0x03F4)
#define     USBH1_IN11MAXPCKL                                                 (USBH1_BASE+0x03F6)
#define     USBH1_IN12MAXPCKL                                                 (USBH1_BASE+0x03F8)
#define     USBH1_IN13MAXPCKL                                                 (USBH1_BASE+0x03FA)
#define     USBH1_IN14MAXPCKL                                                 (USBH1_BASE+0x03FC)
#define     USBH1_IN15MAXPCKL                                                 (USBH1_BASE+0x03FE)
#define     USBH1_IN1MAXPCKH                                                  (USBH1_BASE+0x03E3)
#define     USBH1_IN2MAXPCKH                                                  (USBH1_BASE+0x03E5)
#define     USBH1_IN3MAXPCKH                                                  (USBH1_BASE+0x03E7)
#define     USBH1_IN4MAXPCKH                                                  (USBH1_BASE+0x03E9)
#define     USBH1_IN5MAXPCKH                                                  (USBH1_BASE+0x03EB)
#define     USBH1_IN6MAXPCKH                                                  (USBH1_BASE+0x03ED)
#define     USBH1_IN7MAXPCKH                                                  (USBH1_BASE+0x03EF)
#define     USBH1_IN8MAXPCKH                                                  (USBH1_BASE+0x3F1)
#define     USBH1_IN9MAXPCKH                                                  (USBH1_BASE+0x03F3)
#define     USBH1_IN10MAXPCKH                                                 (USBH1_BASE+0x03F5)
#define     USBH1_IN11MAXPCKH                                                 (USBH1_BASE+0x03F7)
#define     USBH1_IN12MAXPCKH                                                 (USBH1_BASE+0x03F9)
#define     USBH1_IN13MAXPCKH                                                 (USBH1_BASE+0x03FB)
#define     USBH1_IN14MAXPCKH                                                 (USBH1_BASE+0x03FD)
#define     USBH1_IN15MAXPCKH                                                 (USBH1_BASE+0x03FF)
#define     USBH1_OUTXDMASTATUS0                                              (USBH1_BASE+0x0400)
#define     USBH1_OUTXDMASTATUS1                                              (USBH1_BASE+0x0401)
#define     USBH1_OUTDMAERROR                                                 (USBH1_BASE+0x0402)
#define     USBH1_OUTXDMAIRQ0                                                 (USBH1_BASE+0x0404)
#define     USBH1_OUTXDMAIRQ1                                                 (USBH1_BASE+0x0405)
#define     USBH1_OUTXDMAIEN0                                                 (USBH1_BASE+0x0406)
#define     USBH1_OUTXDMAIEN1                                                 (USBH1_BASE+0x0407)
#define     USBH1_OUT1DMASTADDR                                               (USBH1_BASE+0x0408)
#define     USBH1_OUT2DMASTADDR                                               (USBH1_BASE+0x0410)
#define     USBH1_OUT3DMASTADDR                                               (USBH1_BASE+0x0418)
#define     USBH1_OUT4DMASTADDR                                               (USBH1_BASE+0x0420)
#define     USBH1_OUT5DMASTADDR                                               (USBH1_BASE+0x0428)
#define     USBH1_OUT6DMASTADDR                                               (USBH1_BASE+0x0430)
#define     USBH1_OUT7DMASTADDR                                               (USBH1_BASE+0x0438)
#define     USBH1_OUT8DMASTADDR                                               (USBH1_BASE+0x0440)
#define     USBH1_OUT9DMASTADDR                                               (USBH1_BASE+0x0448)
#define     USBH1_OUT10DMASTADDR                                              (USBH1_BASE+0x0450)
#define     USBH1_OUT11DMASTADDR                                              (USBH1_BASE+0x0458)
#define     USBH1_OUT12DMASTADDR                                              (USBH1_BASE+0x0460)
#define     USBH1_OUT13DMASTADDR                                              (USBH1_BASE+0x0468)
#define     USBH1_OUT14DMASTADDR                                              (USBH1_BASE+0x0470)
#define     USBH1_OUT15DMASTADDR                                              (USBH1_BASE+0x0478)
#define     USBH1_OUT1DMACOUNTER                                              (USBH1_BASE+0x040C)
#define     USBH1_OUT2DMACOUNTER                                              (USBH1_BASE+0x0414)
#define     USBH1_OUT3DMACOUNTER                                              (USBH1_BASE+0x041C)
#define     USBH1_OUT4DMACOUNTER                                              (USBH1_BASE+0x0424)
#define     USBH1_OUT5DMACOUNTER                                              (USBH1_BASE+0x042C)
#define     USBH1_OUT6DMACOUNTER                                              (USBH1_BASE+0x0434)
#define     USBH1_OUT7DMACOUNTER                                              (USBH1_BASE+0x043C)
#define     USBH1_OUT8DMACOUNTER                                              (USBH1_BASE+0x0444)
#define     USBH1_OUT9DMACOUNTER                                              (USBH1_BASE+0x044C)
#define     USBH1_OUT10DMACOUNTER                                             (USBH1_BASE+0x0454)
#define     USBH1_OUT11DMACOUNTER                                             (USBH1_BASE+0x045C)
#define     USBH1_OUT12DMACOUNTER                                             (USBH1_BASE+0x0464)
#define     USBH1_OUT13DMACOUNTER                                             (USBH1_BASE+0x046C)
#define     USBH1_OUT14DMACOUNTER                                             (USBH1_BASE+0x0474)
#define     USBH1_OUT15DMACOUNTER                                             (USBH1_BASE+0x047C)
#define     USBH1_INXDMASTATUS0                                               (USBH1_BASE+0x0480)
#define     USBH1_INXDMASTATUS1                                               (USBH1_BASE+0x0481)
#define     USBH1_INXDMAIRQ0                                                  (USBH1_BASE+0x0484)
#define     USBH1_INXDMAIRQ1                                                  (USBH1_BASE+0x0485)
#define     USBH1_INXDMAIEN0                                                  (USBH1_BASE+0x0486)
#define     USBH1_INXDMAIEN1                                                  (USBH1_BASE+0x0487)
#define     USBH1_IN1DMASTADDR                                                (USBH1_BASE+0x0488)
#define     USBH1_IN2DMASTADDR                                                (USBH1_BASE+0x0490)
#define     USBH1_IN3DMASTADDR                                                (USBH1_BASE+0x0498)
#define     USBH1_IN4DMASTADDR                                                (USBH1_BASE+0x04A0)
#define     USBH1_IN5DMASTADDR                                                (USBH1_BASE+0x04A8)
#define     USBH1_IN6DMASTADDR                                                (USBH1_BASE+0x04B0)
#define     USBH1_IN7DMASTADDR                                                (USBH1_BASE+0x04B8)
#define     USBH1_IN8DMASTADDR                                                (USBH1_BASE+0x04C0)
#define     USBH1_IN9DMASTADDR                                                (USBH1_BASE+0x04C8)
#define     USBH1_IN10DMASTADDR                                               (USBH1_BASE+0x04D0)
#define     USBH1_IN11DMASTADDR                                               (USBH1_BASE+0x04D8)
#define     USBH1_IN12DMASTADDR                                               (USBH1_BASE+0x04E0)
#define     USBH1_IN13DMASTADDR                                               (USBH1_BASE+0x04E8)
#define     USBH1_IN14DMASTADDR                                               (USBH1_BASE+0x04F0)
#define     USBH1_IN15DMASTADDR                                               (USBH1_BASE+0x04F8)
#define     USBH1_IN1DMACOUNTER                                               (USBH1_BASE+0x048C)
#define     USBH1_IN2DMACOUNTER                                               (USBH1_BASE+0x0494)
#define     USBH1_IN3DMACOUNTER                                               (USBH1_BASE+0x049C)
#define     USBH1_IN4DMACOUNTER                                               (USBH1_BASE+0x04A4)
#define     USBH1_IN5DMACOUNTER                                               (USBH1_BASE+0x04AC)
#define     USBH1_IN6DMACOUNTER                                               (USBH1_BASE+0x04B4)
#define     USBH1_IN7DMACOUNTER                                               (USBH1_BASE+0x04BC)
#define     USBH1_IN8DMACOUNTER                                               (USBH1_BASE+0x04C4)
#define     USBH1_IN9DMACOUNTER                                               (USBH1_BASE+0x04CC)
#define     USBH1_IN10DMACOUNTER                                              (USBH1_BASE+0x04D4)
#define     USBH1_IN11DMACOUNTER                                              (USBH1_BASE+0x04DC)
#define     USBH1_IN12DMACOUNTER                                              (USBH1_BASE+0x04E4)
#define     USBH1_IN13DMACOUNTER                                              (USBH1_BASE+0x04EC)
#define     USBH1_IN14DMACOUNTER                                              (USBH1_BASE+0x04F4)
#define     USBH1_IN15DMACOUNTER                                              (USBH1_BASE+0x04FC)
#define     USBH1_USBERESET                                                   (USBH1_BASE+0x0500)
#define     USBH1_TA_BCON_COUNT                                               (USBH1_BASE+0x0501)
#define     USBH1_VBUSDBCTIMERL                                               (USBH1_BASE+0x0502)
#define     USBH1_VBUSDBCTIMERH                                               (USBH1_BASE+0x0503)
#define     USBH1_VDCTRL                                                      (USBH1_BASE+0x0504)
#define     USBH1_VDSTATUS                                                    (USBH1_BASE+0x0505)
#define     USBH1_BKDOOR                                                      (USBH1_BASE+0x0506)
#define     USBH1_DBGMODE                                                     (USBH1_BASE+0x0507)
#define     USBH1_SRPCTRL                                                     (USBH1_BASE+0x0508)
#define     USBH1_USBEIRQ                                                     (USBH1_BASE+0x050A)
#define     USBH1_USBEIEN                                                     (USBH1_BASE+0x050b)
#define     USBH1_OUTXSHORTPCKIRQ0                                            (USBH1_BASE+0x0510)
#define     USBH1_OUTXSHORTPCKIRQ1                                            (USBH1_BASE+0x0511)
#define     USBH1_OUTXSHORTPCKIEN0                                            (USBH1_BASE+0x0512)
#define     USBH1_OUTXSHORTPCKIEN1                                            (USBH1_BASE+0x0513)
#define     USBH1_OUTXZEROPCKIRQ0                                             (USBH1_BASE+0x0514)
#define     USBH1_OUTXZEROPCKIRQ1                                             (USBH1_BASE+0x0515)
#define     USBH1_OUTXZEROPCKIEN0                                             (USBH1_BASE+0x0516)
#define     USBH1_OUTXZEROPCKIEN1                                             (USBH1_BASE+0x0517)
#define     USBH1_INXTRANSOVERIRQ0                                            (USBH1_BASE+0x0518)
#define     USBH1_INXTRANSOVERIRQ1                                            (USBH1_BASE+0x0519)
#define     USBH1_INXTRANSOVERIEN0                                            (USBH1_BASE+0x051A)
#define     USBH1_INXTRANSOVERIEN1                                            (USBH1_BASE+0x051B)
#define     USBH1_INXTRANSOVERCTRL0                                           (USBH1_BASE+0x051C)
#define     USBH1_INXTRANSOVERCTRL1                                           (USBH1_BASE+0x051D)
#define     USBH1_DMAC_NACKDOOR                                               (USBH1_BASE+0X800)
#define     USBH1_DMAC_OVERFLOWIRQ                                            (USBH1_BASE+0X808)
#define     USBH1_DMAC_OVERFLOWIEN                                            (USBH1_BASE+0X80C)
#define     USBH1_DMAC_OUT1_LINKADDR                                          (USBH1_BASE+0X810)
#define     USBH1_DMAC_OUT2_LINKADDR                                          (USBH1_BASE+0X820)
#define     USBH1_DMAC_OUT3_LINKADDR                                          (USBH1_BASE+0X830)
#define     USBH1_DMAC_OUT4_LINKADDR                                          (USBH1_BASE+0X840)
#define     USBH1_DMAC_OUT5_LINKADDR                                          (USBH1_BASE+0X850)
#define     USBH1_DMAC_OUT6_LINKADDR                                          (USBH1_BASE+0X860)
#define     USBH1_DMAC_OUT7_LINKADDR                                          (USBH1_BASE+0X870)
#define     USBH1_DMAC_OUT8_LINKADDR                                          (USBH1_BASE+0X880)
#define     USBH1_DMAC_OUT9_LINKADDR                                          (USBH1_BASE+0X890)
#define     USBH1_DMAC_OUT10_LINKADDR                                         (USBH1_BASE+0X8A0)
#define     USBH1_DMAC_OUT11_LINKADDR                                         (USBH1_BASE+0X8B0)
#define     USBH1_DMAC_OUT12_LINKADDR                                         (USBH1_BASE+0X8C0)
#define     USBH1_DMAC_OUT13_LINKADDR                                         (USBH1_BASE+0X8D0)
#define     USBH1_DMAC_OUT14_LINKADDR                                         (USBH1_BASE+0X8E0)
#define     USBH1_DMAC_OUT15_LINKADDR                                         (USBH1_BASE+0X8F0)
#define     USBH1_DMAC_OUT1_CURADDR                                           (USBH1_BASE+0X814)
#define     USBH1_DMAC_OUT2_CURADDR                                           (USBH1_BASE+0X824)
#define     USBH1_DMAC_OUT3_CURADDR                                           (USBH1_BASE+0X834)
#define     USBH1_DMAC_OUT4_CURADDR                                           (USBH1_BASE+0X844)
#define     USBH1_DMAC_OUT5_CURADDR                                           (USBH1_BASE+0X854)
#define     USBH1_DMAC_OUT6_CURADDR                                           (USBH1_BASE+0X864)
#define     USBH1_DMAC_OUT7_CURADDR                                           (USBH1_BASE+0X874)
#define     USBH1_DMAC_OUT8_CURADDR                                           (USBH1_BASE+0X884)
#define     USBH1_DMAC_OUT9_CURADDR                                           (USBH1_BASE+0X894)
#define     USBH1_DMAC_OUT10_CURADDR                                          (USBH1_BASE+0X8A4)
#define     USBH1_DMAC_OUT11_CURADDR                                          (USBH1_BASE+0X8B4)
#define     USBH1_DMAC_OUT12_CURADDR                                          (USBH1_BASE+0X8C4)
#define     USBH1_DMAC_OUT13_CURADDR                                          (USBH1_BASE+0X8D4)
#define     USBH1_DMAC_OUT14_CURADDR                                          (USBH1_BASE+0X8E4)
#define     USBH1_DMAC_OUT15_CURADDR                                          (USBH1_BASE+0X8F4)
#define     USBH1_DMAC_OUT1_CTRL                                              (USBH1_BASE+0X818)
#define     USBH1_DMAC_OUT2_CTRL                                              (USBH1_BASE+0X828)
#define     USBH1_DMAC_OUT3_CTRL                                              (USBH1_BASE+0X838)
#define     USBH1_DMAC_OUT4_CTRL                                              (USBH1_BASE+0X848)
#define     USBH1_DMAC_OUT5_CTRL                                              (USBH1_BASE+0X858)
#define     USBH1_DMAC_OUT6_CTRL                                              (USBH1_BASE+0X868)
#define     USBH1_DMAC_OUT7_CTRL                                              (USBH1_BASE+0X878)
#define     USBH1_DMAC_OUT8_CTRL                                              (USBH1_BASE+0X888)
#define     USBH1_DMAC_OUT9_CTRL                                              (USBH1_BASE+0X898)
#define     USBH1_DMAC_OUT10_CTRL                                             (USBH1_BASE+0X8A8)
#define     USBH1_DMAC_OUT11_CTRL                                             (USBH1_BASE+0X8B8)
#define     USBH1_DMAC_OUT12_CTRL                                             (USBH1_BASE+0X8C8)
#define     USBH1_DMAC_OUT13_CTRL                                             (USBH1_BASE+0X8D8)
#define     USBH1_DMAC_OUT14_CTRL                                             (USBH1_BASE+0X8E8)
#define     USBH1_DMAC_OUT15_CTRL                                             (USBH1_BASE+0X8F8)
#define     USBH1_DMAC_OUT1_COMPLETE_COUNTER                                  (USBH1_BASE+0X81c)
#define     USBH1_DMAC_OUT2_COMPLETE_COUNTER                                  (USBH1_BASE+0X82c)
#define     USBH1_DMAC_OUT3_COMPLETE_COUNTER                                  (USBH1_BASE+0X83c)
#define     USBH1_DMAC_OUT4_COMPLETE_COUNTER                                  (USBH1_BASE+0X84c)
#define     USBH1_DMAC_OUT5_COMPLETE_COUNTER                                  (USBH1_BASE+0X85c)
#define     USBH1_DMAC_OUT6_COMPLETE_COUNTER                                  (USBH1_BASE+0X86c)
#define     USBH1_DMAC_OUT7_COMPLETE_COUNTER                                  (USBH1_BASE+0X87c)
#define     USBH1_DMAC_OUT8_COMPLETE_COUNTER                                  (USBH1_BASE+0X88c)
#define     USBH1_DMAC_OUT9_COMPLETE_COUNTER                                  (USBH1_BASE+0X89c)
#define     USBH1_DMAC_OUT10_COMPLETE_COUNTER                                 (USBH1_BASE+0X8Ac)
#define     USBH1_DMAC_OUT11_COMPLETE_COUNTER                                 (USBH1_BASE+0X8Bc)
#define     USBH1_DMAC_OUT12_COMPLETE_COUNTER                                 (USBH1_BASE+0X8Cc)
#define     USBH1_DMAC_OUT13_COMPLETE_COUNTER                                 (USBH1_BASE+0X8Dc)
#define     USBH1_DMAC_OUT14_COMPLETE_COUNTER                                 (USBH1_BASE+0X8Ec)
#define     USBH1_DMAC_OUT15_COMPLETE_COUNTER                                 (USBH1_BASE+0X8Fc)
#define     USBH1_DMAC_IN1_LINKADDR                                           (USBH1_BASE+0X910)
#define     USBH1_DMAC_IN2_LINKADDR                                           (USBH1_BASE+0X920)
#define     USBH1_DMAC_IN3_LINKADDR                                           (USBH1_BASE+0X930)
#define     USBH1_DMAC_IN4_LINKADDR                                           (USBH1_BASE+0X940)
#define     USBH1_DMAC_IN5_LINKADDR                                           (USBH1_BASE+0X950)
#define     USBH1_DMAC_IN6_LINKADDR                                           (USBH1_BASE+0X960)
#define     USBH1_DMAC_IN7_LINKADDR                                           (USBH1_BASE+0X970)
#define     USBH1_DMAC_IN8_LINKADDR                                           (USBH1_BASE+0X980)
#define     USBH1_DMAC_IN9_LINKADDR                                           (USBH1_BASE+0X990)
#define     USBH1_DMAC_IN10_LINKADDR                                          (USBH1_BASE+0X9A0)
#define     USBH1_DMAC_IN11_LINKADDR                                          (USBH1_BASE+0X9B0)
#define     USBH1_DMAC_IN12_LINKADDR                                          (USBH1_BASE+0X9C0)
#define     USBH1_DMAC_IN13_LINKADDR                                          (USBH1_BASE+0X9D0)
#define     USBH1_DMAC_IN14_LINKADDR                                          (USBH1_BASE+0X9E0)
#define     USBH1_DMAC_IN15_LINKADDR                                          (USBH1_BASE+0X9F0)
#define     USBH1_DMAC_IN1_CURADDR                                            (USBH1_BASE+0X914)
#define     USBH1_DMAC_IN2_CURADDR                                            (USBH1_BASE+0X924)
#define     USBH1_DMAC_IN3_CURADDR                                            (USBH1_BASE+0X934)
#define     USBH1_DMAC_IN4_CURADDR                                            (USBH1_BASE+0X944)
#define     USBH1_DMAC_IN5_CURADDR                                            (USBH1_BASE+0X954)
#define     USBH1_DMAC_IN6_CURADDR                                            (USBH1_BASE+0X964)
#define     USBH1_DMAC_IN7_CURADDR                                            (USBH1_BASE+0X974)
#define     USBH1_DMAC_IN8_CURADDR                                            (USBH1_BASE+0X984)
#define     USBH1_DMAC_IN9_CURADDR                                            (USBH1_BASE+0X994)
#define     USBH1_DMAC_IN10_CURADDR                                           (USBH1_BASE+0X9A4)
#define     USBH1_DMAC_IN11_CURADDR                                           (USBH1_BASE+0X9B4)
#define     USBH1_DMAC_IN12_CURADDR                                           (USBH1_BASE+0X9C4)
#define     USBH1_DMAC_IN13_CURADDR                                           (USBH1_BASE+0X9D4)
#define     USBH1_DMAC_IN14_CURADDR                                           (USBH1_BASE+0X9E4)
#define     USBH1_DMAC_IN15_CURADDR                                           (USBH1_BASE+0X9F4)
#define     USBH1_DMAC_IN1_CTRL                                               (USBH1_BASE+0X918)
#define     USBH1_DMAC_IN2_CTRL                                               (USBH1_BASE+0X928)
#define     USBH1_DMAC_IN3_CTRL                                               (USBH1_BASE+0X938)
#define     USBH1_DMAC_IN4_CTRL                                               (USBH1_BASE+0X948)
#define     USBH1_DMAC_IN5_CTRL                                               (USBH1_BASE+0X958)
#define     USBH1_DMAC_IN6_CTRL                                               (USBH1_BASE+0X968)
#define     USBH1_DMAC_IN7_CTRL                                               (USBH1_BASE+0X978)
#define     USBH1_DMAC_IN8_CTRL                                               (USBH1_BASE+0X988)
#define     USBH1_DMAC_IN9_CTRL                                               (USBH1_BASE+0X998)
#define     USBH1_DMAC_IN10_CTRL                                              (USBH1_BASE+0X9A8)
#define     USBH1_DMAC_IN11_CTRL                                              (USBH1_BASE+0X9B8)
#define     USBH1_DMAC_IN12_CTRL                                              (USBH1_BASE+0X9C8)
#define     USBH1_DMAC_IN13_CTRL                                              (USBH1_BASE+0X9D8)
#define     USBH1_DMAC_IN14_CTRL                                              (USBH1_BASE+0X9E8)
#define     USBH1_DMAC_IN15_CTRL                                              (USBH1_BASE+0X9F8)
#define     USBH1_DMAC_IN1_COMPLETE_COUNTER                                   (USBH1_BASE+0X91c)
#define     USBH1_DMAC_IN2_COMPLETE_COUNTER                                   (USBH1_BASE+0X92c)
#define     USBH1_DMAC_IN3_COMPLETE_COUNTER                                   (USBH1_BASE+0X93c)
#define     USBH1_DMAC_IN4_COMPLETE_COUNTER                                   (USBH1_BASE+0X94c)
#define     USBH1_DMAC_IN5_COMPLETE_COUNTER                                   (USBH1_BASE+0X95c)
#define     USBH1_DMAC_IN6_COMPLETE_COUNTER                                   (USBH1_BASE+0X96c)
#define     USBH1_DMAC_IN7_COMPLETE_COUNTER                                   (USBH1_BASE+0X97c)
#define     USBH1_DMAC_IN8_COMPLETE_COUNTER                                   (USBH1_BASE+0X98c)
#define     USBH1_DMAC_IN9_COMPLETE_COUNTER                                   (USBH1_BASE+0X99c)
#define     USBH1_DMAC_IN10_COMPLETE_COUNTER                                  (USBH1_BASE+0X9Ac)
#define     USBH1_DMAC_IN11_COMPLETE_COUNTER                                  (USBH1_BASE+0X9Bc)
#define     USBH1_DMAC_IN12_COMPLETE_COUNTER                                  (USBH1_BASE+0X9Cc)
#define     USBH1_DMAC_IN13_COMPLETE_COUNTER                                  (USBH1_BASE+0X9Dc)
#define     USBH1_DMAC_IN14_COMPLETE_COUNTER                                  (USBH1_BASE+0X9Ec)
#define     USBH1_DMAC_IN15_COMPLETE_COUNTER                                  (USBH1_BASE+0X9Fc)

//--------------Bits Location------------------------------------------//
//--------------Ethernet-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     ETHERNET_BASE                                                     0xB0310000
#define     MAC_CSR0                                                          (ETHERNET_BASE+0x0000)
#define     MAC_CSR1                                                          (ETHERNET_BASE+0x0008)
#define     MAC_CSR2                                                          (ETHERNET_BASE+0x0010)
#define     MAC_CSR3                                                          (ETHERNET_BASE+0x0018)
#define     MAC_CSR4                                                          (ETHERNET_BASE+0x0020)
#define     MAC_CSR5                                                          (ETHERNET_BASE+0x0028)
#define     MAC_CSR6                                                          (ETHERNET_BASE+0x0030)
#define     MAC_CSR7                                                          (ETHERNET_BASE+0x0038)
#define     MAC_CSR8                                                          (ETHERNET_BASE+0x0040)
#define     MAC_CSR9                                                          (ETHERNET_BASE+0x0048)
#define     MAC_CSR10                                                         (ETHERNET_BASE+0x0050)
#define     MAC_CSR11                                                         (ETHERNET_BASE+0x0058)
#define     MAC_CSR16                                                         (ETHERNET_BASE+0x0080)
#define     MAC_CSR17                                                         (ETHERNET_BASE+0x0088)
#define     MAC_CSR18                                                         (ETHERNET_BASE+0x0090)
#define     MAC_CSR19                                                         (ETHERNET_BASE+0x0098)
#define     MAC_CSR20                                                         (ETHERNET_BASE+0x00A0)
#define     SC0                                                               (ETHERNET_BASE+0X200)
#define     SC1                                                               (ETHERNET_BASE+0X204)
#define     SC2                                                               (ETHERNET_BASE+0X208)
#define     SC3                                                               (ETHERNET_BASE+0X20C)
#define     SC4                                                               (ETHERNET_BASE+0X210)
#define     SC5                                                               (ETHERNET_BASE+0X214)
#define     SC6                                                               (ETHERNET_BASE+0X218)
#define     SC7                                                               (ETHERNET_BASE+0X21C)
#define     SC8                                                               (ETHERNET_BASE+0X220)
#define     SC9                                                               (ETHERNET_BASE+0X224)
#define     SC10                                                              (ETHERNET_BASE+0X228)
#define     SC11                                                              (ETHERNET_BASE+0X22C)
#define     SC12                                                              (ETHERNET_BASE+0X230)
#define     SC13                                                              (ETHERNET_BASE+0X234)
#define     SC14                                                              (ETHERNET_BASE+0X238)
#define     SC15                                                              (ETHERNET_BASE+0X23C)
#define     SC16                                                              (ETHERNET_BASE+0X240)
#define     SC17                                                              (ETHERNET_BASE+0X244)
#define     SC18                                                              (ETHERNET_BASE+0X248)
#define     SC19                                                              (ETHERNET_BASE+0X24C)
#define     SC20                                                              (ETHERNET_BASE+0X250)
#define     SC21                                                              (ETHERNET_BASE+0X254)
#define     SC22                                                              (ETHERNET_BASE+0X258)
#define     SC23                                                              (ETHERNET_BASE+0X25C)
#define     SC24                                                              (ETHERNET_BASE+0X260)
#define     SC25                                                              (ETHERNET_BASE+0X264)
#define     SC26                                                              (ETHERNET_BASE+0X268)
#define     SC27                                                              (ETHERNET_BASE+0X26C)
#define     SC28                                                              (ETHERNET_BASE+0X270)
#define     SC29                                                              (ETHERNET_BASE+0X274)
#define     SC30                                                              (ETHERNET_BASE+0X278)
#define     SC31                                                              (ETHERNET_BASE+0X27C)
#define     SC32                                                              (ETHERNET_BASE+0X280)
#define     SC33                                                              (ETHERNET_BASE+0X284)
#define     SC34                                                              (ETHERNET_BASE+0X288)
#define     SC35                                                              (ETHERNET_BASE+0X28C)
#define     SC36                                                              (ETHERNET_BASE+0X290)
#define     SC37                                                              (ETHERNET_BASE+0X294)
#define     SC38                                                              (ETHERNET_BASE+0X298)
#define     SC39                                                              (ETHERNET_BASE+0X29C)
#define     SC40                                                              (ETHERNET_BASE+0X2A0)
#define     SC41                                                              (ETHERNET_BASE+0X2A4)
#define     SC42                                                              (ETHERNET_BASE+0X2A8)
#define     SC43                                                              (ETHERNET_BASE+0X2AC)
#define     SC44                                                              (ETHERNET_BASE+0X2B0)
#define     SC45                                                              (ETHERNET_BASE+0X2B4)
#define     SC46                                                              (ETHERNET_BASE+0X2B8)
#define     SC47                                                              (ETHERNET_BASE+0X2BC)
#define     SC48                                                              (ETHERNET_BASE+0X2C0)
#define     SC49                                                              (ETHERNET_BASE+0X2C4)
#define     SC50                                                              (ETHERNET_BASE+0X2C8)
#define     SC51                                                              (ETHERNET_BASE+0X2CC)
#define     SC52                                                              (ETHERNET_BASE+0X2D0)
#define     SC53                                                              (ETHERNET_BASE+0X2D4)
#define     SC54                                                              (ETHERNET_BASE+0X2D8)
#define     SC55                                                              (ETHERNET_BASE+0X2DC)
#define     SC56                                                              (ETHERNET_BASE+0X2E0)
#define     SC57                                                              (ETHERNET_BASE+0X2E4)
#define     SC58                                                              (ETHERNET_BASE+0X2E8)
#define     SC59                                                              (ETHERNET_BASE+0X2EC)
#define     SC60                                                              (ETHERNET_BASE+0X2F0)
#define     SC61                                                              (ETHERNET_BASE+0X2F4)
#define     SC62                                                              (ETHERNET_BASE+0X2F8)
#define     SC63                                                              (ETHERNET_BASE+0X2FC)
#define     SC64                                                              (ETHERNET_BASE+0X300)
#define     SC65                                                              (ETHERNET_BASE+0X304)
#define     SC66                                                              (ETHERNET_BASE+0X308)
#define     SC67                                                              (ETHERNET_BASE+0X30C)
#define     SC68                                                              (ETHERNET_BASE+0X310)
#define     SC69                                                              (ETHERNET_BASE+0X314)
#define     SC70                                                              (ETHERNET_BASE+0X318)
#define     SC71                                                              (ETHERNET_BASE+0X31C)
#define     SC72                                                              (ETHERNET_BASE+0X320)
#define     SC73                                                              (ETHERNET_BASE+0X324)
#define     SC74                                                              (ETHERNET_BASE+0X328)
#define     SC75                                                              (ETHERNET_BASE+0X32C)
#define     SC76                                                              (ETHERNET_BASE+0X330)
#define     SC77                                                              (ETHERNET_BASE+0X334)
#define     SC78                                                              (ETHERNET_BASE+0X338)
#define     SC79                                                              (ETHERNET_BASE+0X33C)
#define     SC80                                                              (ETHERNET_BASE+0X340)
#define     SC81                                                              (ETHERNET_BASE+0X344)
#define     SC82                                                              (ETHERNET_BASE+0X348)
#define     SC83                                                              (ETHERNET_BASE+0X34C)
#define     SC84                                                              (ETHERNET_BASE+0X350)
#define     SC85                                                              (ETHERNET_BASE+0X354)
#define     SC86                                                              (ETHERNET_BASE+0X358)
#define     SC87                                                              (ETHERNET_BASE+0X35C)
#define     SC88                                                              (ETHERNET_BASE+0X360)
#define     SC89                                                              (ETHERNET_BASE+0X364)
#define     SC90                                                              (ETHERNET_BASE+0X368)
#define     SC91                                                              (ETHERNET_BASE+0X36C)
#define     SC92                                                              (ETHERNET_BASE+0X370)
#define     SC93                                                              (ETHERNET_BASE+0X374)
#define     SC94                                                              (ETHERNET_BASE+0X378)
#define     SC95                                                              (ETHERNET_BASE+0X37C)
#define     SC96                                                              (ETHERNET_BASE+0X380)
#define     SC97                                                              (ETHERNET_BASE+0X384)
#define     SC98                                                              (ETHERNET_BASE+0X388)
#define     SC99                                                              (ETHERNET_BASE+0X38C)
#define     SC100                                                             (ETHERNET_BASE+0X390)
#define     SC101                                                             (ETHERNET_BASE+0X394)
#define     SC102                                                             (ETHERNET_BASE+0X398)
#define     SC103                                                             (ETHERNET_BASE+0X39C)
#define     SC104                                                             (ETHERNET_BASE+0X3A0)
#define     SC105                                                             (ETHERNET_BASE+0X3A4)
#define     SC106                                                             (ETHERNET_BASE+0X3A8)
#define     SC107                                                             (ETHERNET_BASE+0X3AC)
#define     SC108                                                             (ETHERNET_BASE+0X3B0)
#define     SC109                                                             (ETHERNET_BASE+0X3B4)
#define     SC110                                                             (ETHERNET_BASE+0X3B8)
#define     SC111                                                             (ETHERNET_BASE+0X3BC)
#define     SC112                                                             (ETHERNET_BASE+0X3C0)
#define     SC113                                                             (ETHERNET_BASE+0X3C4)
#define     SC114                                                             (ETHERNET_BASE+0X3C8)
#define     SC115                                                             (ETHERNET_BASE+0X3CC)
#define     SC116                                                             (ETHERNET_BASE+0X3D0)
#define     SC117                                                             (ETHERNET_BASE+0X3D4)
#define     SC118                                                             (ETHERNET_BASE+0X3D8)
#define     SC119                                                             (ETHERNET_BASE+0X3DC)
#define     SC120                                                             (ETHERNET_BASE+0X3E0)
#define     SC121                                                             (ETHERNET_BASE+0X3E4)
#define     SC122                                                             (ETHERNET_BASE+0X3E8)
#define     SC123                                                             (ETHERNET_BASE+0X3EC)
#define     SC124                                                             (ETHERNET_BASE+0X3F0)
#define     SC125                                                             (ETHERNET_BASE+0X3F4)
#define     SC126                                                             (ETHERNET_BASE+0X3F8)
#define     MAC_CTRL                                                          (ETHERNET_BASE+0x00B0)

//--------------Bits Location------------------------------------------//
//--------------SPI0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPI0_BASE                                                         0xB0200000
#define     SPI0_CTL                                                          (SPI0_BASE+0x0000)
#define     SPI0_CLKDIV                                                       (SPI0_BASE+0x0004)
#define     SPI0_STAT                                                         (SPI0_BASE+0x0008)
#define     SPI0_RXDAT                                                        (SPI0_BASE+0x000c)
#define     SPI0_TXDAT                                                        (SPI0_BASE+0x0010)
#define     SPI0_TCNT                                                         (SPI0_BASE+0x0014)
#define     SPI0_SEED                                                         (SPI0_BASE+0x0018)
#define     SPI0_TXCR                                                         (SPI0_BASE+0x001c)
#define     SPI0_RXCR                                                         (SPI0_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------SPI1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPI1_BASE                                                         0xB0204000
#define     SPI1_CTL                                                          (SPI1_BASE+0x0000)
#define     SPI1_CLKDIV                                                       (SPI1_BASE+0x0004)
#define     SPI1_STAT                                                         (SPI1_BASE+0x0008)
#define     SPI1_RXDAT                                                        (SPI1_BASE+0x000c)
#define     SPI1_TXDAT                                                        (SPI1_BASE+0x0010)
#define     SPI1_TCNT                                                         (SPI1_BASE+0x0014)
#define     SPI1_SEED                                                         (SPI1_BASE+0x0018)
#define     SPI1_TXCR                                                         (SPI1_BASE+0x001c)
#define     SPI1_RXCR                                                         (SPI1_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------SPI2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPI2_BASE                                                         0xB0208000
#define     SPI2_CTL                                                          (SPI2_BASE+0x0000)
#define     SPI2_CLKDIV                                                       (SPI2_BASE+0x0004)
#define     SPI2_STAT                                                         (SPI2_BASE+0x0008)
#define     SPI2_RXDAT                                                        (SPI2_BASE+0x000c)
#define     SPI2_TXDAT                                                        (SPI2_BASE+0x0010)
#define     SPI2_TCNT                                                         (SPI2_BASE+0x0014)
#define     SPI2_SEED                                                         (SPI2_BASE+0x0018)
#define     SPI2_TXCR                                                         (SPI2_BASE+0x001c)
#define     SPI2_RXCR                                                         (SPI2_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------SPI3-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPI3_BASE                                                         0xB020C000
#define     SPI3_CTL                                                          (SPI3_BASE+0x0000)
#define     SPI3_CLKDIV                                                       (SPI3_BASE+0x0004)
#define     SPI3_STAT                                                         (SPI3_BASE+0x0008)
#define     SPI3_RXDAT                                                        (SPI3_BASE+0x000c)
#define     SPI3_TXDAT                                                        (SPI3_BASE+0x0010)
#define     SPI3_TCNT                                                         (SPI3_BASE+0x0014)
#define     SPI3_SEED                                                         (SPI3_BASE+0x0018)
#define     SPI3_TXCR                                                         (SPI3_BASE+0x001c)
#define     SPI3_RXCR                                                         (SPI3_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------UART0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART0_BASE                                                        0xB0120000
#define     UART0_CTL                                                         (UART0_BASE+0x0000)
#define     UART0_RXDAT                                                       (UART0_BASE+0x0004)
#define     UART0_TXDAT                                                       (UART0_BASE+0x0008)
#define     UART0_STAT                                                        (UART0_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART1_BASE                                                        0xB0122000
#define     UART1_CTL                                                         (UART1_BASE+0x0000)
#define     UART1_RXDAT                                                       (UART1_BASE+0x0004)
#define     UART1_TXDAT                                                       (UART1_BASE+0x0008)
#define     UART1_STAT                                                        (UART1_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART2_BASE                                                        0xB0124000
#define     UART2_CTL                                                         (UART2_BASE+0x0000)
#define     UART2_RXDAT                                                       (UART2_BASE+0x0004)
#define     UART2_TXDAT                                                       (UART2_BASE+0x0008)
#define     UART2_STAT                                                        (UART2_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART3-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART3_BASE                                                        0xB0126000
#define     UART3_CTL                                                         (UART3_BASE+0x0000)
#define     UART3_RXDAT                                                       (UART3_BASE+0x0004)
#define     UART3_TXDAT                                                       (UART3_BASE+0x0008)
#define     UART3_STAT                                                        (UART3_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART4-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART4_BASE                                                        0xB0128000
#define     UART4_CTL                                                         (UART4_BASE+0x0000)
#define     UART4_RXDAT                                                       (UART4_BASE+0x0004)
#define     UART4_TXDAT                                                       (UART4_BASE+0x0008)
#define     UART4_STAT                                                        (UART4_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART5-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART5_BASE                                                        0xB012a000
#define     UART5_CTL                                                         (UART5_BASE+0x0000)
#define     UART5_RXDAT                                                       (UART5_BASE+0x0004)
#define     UART5_TXDAT                                                       (UART5_BASE+0x0008)
#define     UART5_STAT                                                        (UART5_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART6-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART6_BASE                                                        0xB012c000
#define     UART6_CTL                                                         (UART6_BASE+0x0000)
#define     UART6_RXDAT                                                       (UART6_BASE+0x0004)
#define     UART6_TXDAT                                                       (UART6_BASE+0x0008)
#define     UART6_STAT                                                        (UART6_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------IRC-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     IRC_BASE                                                          0xB0120050
#define     IR_CTL                                                            (IRC_BASE+0x00)
#define     IR_STAT                                                           (IRC_BASE+0x04)
#define     IR_CC                                                             (IRC_BASE+0x08)
#define     IR_KDC                                                            (IRC_BASE+0x0C)
#define     IR_TCOUNTER                                                       (IRC_BASE+0x10)
#define     IR_RCC                                                            (IRC_BASE+0x14)

//--------------Bits Location------------------------------------------//
//--------------I2C0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     I2C0_BASE                                                         0xB0170000
#define     I2C0_CTL                                                          (I2C0_BASE+0x0000)
#define     I2C0_CLKDIV                                                       (I2C0_BASE+0x0004)
#define     I2C0_STAT                                                         (I2C0_BASE+0x0008)
#define     I2C0_ADDR                                                         (I2C0_BASE+0x000C)
#define     I2C0_TXDAT                                                        (I2C0_BASE+0x0010)
#define     I2C0_RXDAT                                                        (I2C0_BASE+0x0014)
#define     I2C0_CMD                                                          (I2C0_BASE+0x0018)
#define     I2C0_FIFOCTL                                                      (I2C0_BASE+0x001C)
#define     I2C0_FIFOSTAT                                                     (I2C0_BASE+0x0020)
#define     I2C0_DATCNT                                                       (I2C0_BASE+0x0024)
#define     I2C0_RCNT                                                         (I2C0_BASE+0x0028)

//--------------Bits Location------------------------------------------//
//--------------I2C1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     I2C1_BASE                                                         0xB0174000
#define     I2C1_CTL                                                          (I2C1_BASE+0x0000)
#define     I2C1_CLKDIV                                                       (I2C1_BASE+0x0004)
#define     I2C1_STAT                                                         (I2C1_BASE+0x0008)
#define     I2C1_ADDR                                                         (I2C1_BASE+0x000C)
#define     I2C1_TXDAT                                                        (I2C1_BASE+0x0010)
#define     I2C1_RXDAT                                                        (I2C1_BASE+0x0014)
#define     I2C1_CMD                                                          (I2C1_BASE+0x0018)
#define     I2C1_FIFOCTL                                                      (I2C1_BASE+0x001C)
#define     I2C1_FIFOSTAT                                                     (I2C1_BASE+0x0020)
#define     I2C1_DATCNT                                                       (I2C1_BASE+0x0024)
#define     I2C1_RCNT                                                         (I2C1_BASE+0x0028)

//--------------Bits Location------------------------------------------//
//--------------I2C2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     I2C2_BASE                                                         0xB0178000
#define     I2C2_CTL                                                          (I2C2_BASE+0x0000)
#define     I2C2_CLKDIV                                                       (I2C2_BASE+0x0004)
#define     I2C2_STAT                                                         (I2C2_BASE+0x0008)
#define     I2C2_ADDR                                                         (I2C2_BASE+0x000C)
#define     I2C2_TXDAT                                                        (I2C2_BASE+0x0010)
#define     I2C2_RXDAT                                                        (I2C2_BASE+0x0014)
#define     I2C2_CMD                                                          (I2C2_BASE+0x0018)
#define     I2C2_FIFOCTL                                                      (I2C2_BASE+0x001C)
#define     I2C2_FIFOSTAT                                                     (I2C2_BASE+0x0020)
#define     I2C2_DATCNT                                                       (I2C2_BASE+0x0024)
#define     I2C2_RCNT                                                         (I2C2_BASE+0x0028)

//--------------Bits Location------------------------------------------//
//--------------I2C3-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     I2C3_BASE                                                         0xB017C000
#define     I2C3_CTL                                                          (I2C3_BASE+0x0000)
#define     I2C3_CLKDIV                                                       (I2C3_BASE+0x0004)
#define     I2C3_STAT                                                         (I2C3_BASE+0x0008)
#define     I2C3_ADDR                                                         (I2C3_BASE+0x000C)
#define     I2C3_TXDAT                                                        (I2C3_BASE+0x0010)
#define     I2C3_RXDAT                                                        (I2C3_BASE+0x0014)
#define     I2C3_CMD                                                          (I2C3_BASE+0x0018)
#define     I2C3_FIFOCTL                                                      (I2C3_BASE+0x001C)
#define     I2C3_FIFOSTAT                                                     (I2C3_BASE+0x0020)
#define     I2C3_DATCNT                                                       (I2C3_BASE+0x0024)
#define     I2C3_RCNT                                                         (I2C3_BASE+0x0028)

//--------------Bits Location------------------------------------------//
//--------------LCD-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     LCD_BASE                                                          0xB02A0000
#define     LCD0_CTL                                                          (LCD_BASE+0x0000)
#define     LCD0_SIZE                                                         (LCD_BASE+0x0004)
#define     LCD0_STATUS                                                       (LCD_BASE+0x0008)
#define     LCD0_TIM0                                                         (LCD_BASE+0x000C)
#define     LCD0_TIM1                                                         (LCD_BASE+0x0010)
#define     LCD0_TIM2                                                         (LCD_BASE+0x0014)
#define     LCD0_COLOR                                                        (LCD_BASE+0x0018)
#define     LCD0_TEST_P0                                                      (LCD_BASE+0x0024)
#define     LCD0_TEST_P1                                                      (LCD_BASE+0x0028)
#define     LCD0_IMG_XPOS                                                     (LCD_BASE+0x002c)
#define     LCD0_IMG_YPOS                                                     (LCD_BASE+0x0030)

//--------------Bits Location------------------------------------------//
//--------------LVDS-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     LVDS_BASE                                                         0xB02A0200
#define     LVDS_CTL                                                          (LVDS_BASE+0x0000)
#define     LVDS_ALG_CTL0                                                     (LVDS_BASE+0x0004)
#define     LVDS_DEBUG                                                        (LVDS_BASE+0x0008)

//--------------Bits Location------------------------------------------//
//--------------CSI-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     CSI_BASE                                                          0xB02D0000
#define     CSI_CTRL                                                          (CSI_BASE+0x00)
#define     SHORT_PACKET                                                      (CSI_BASE+0x04)
#define     ERROR_PENDING                                                     (CSI_BASE+0x08)
#define     STATUS_PENDING                                                    (CSI_BASE+0x0c)
#define     LANE_STATUS                                                       (CSI_BASE+0x10)
#define     CSI_PHY_T0                                                        (CSI_BASE+0x14)
#define     CSI_PHY_T1                                                        (CSI_BASE+0x18)
#define     CSI_PHY_T2                                                        (CSI_BASE+0x1c)
#define     CSI_ANALOG_PHY                                                    (CSI_BASE+0x20)
#define     CONTEXT0_CFG                                                      (CSI_BASE+0x100)
#define     CONTEXT0_STATUS                                                   (CSI_BASE+ 0x104)
#define     CONTEXT1_CFG                                                      (CSI_BASE+0x120)
#define     CONTEXT1_STATUS                                                   (CSI_BASE+ 0x124)
#define     TEST_CONTROL                                                      (CSI_BASE+0X130)
#define     TEST_DATA                                                         (CSI_BASE+0X134)

//--------------Bits Location------------------------------------------//
//--------------DSI-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DSI_BASE                                                          0xB0220000
#define     DSI_CTRL                                                          (DSI_BASE+0x00)
#define     DSI_SIZE                                                          (DSI_BASE+0x04)
#define     DSI_COLOR                                                         (DSI_BASE+0x08)
#define     DSI_VIDEO_CFG                                                     (DSI_BASE+0x0C)
#define     DSI_RGBHT0                                                        (DSI_BASE+0x10)
#define     DSI_RGBHT1                                                        (DSI_BASE+0x14)
#define     DSI_RGBVT0                                                        (DSI_BASE+0x18)
#define     DSI_RGBVT1                                                        (DSI_BASE+0x1C)
#define     DSI_TIMEOUT                                                       (DSI_BASE+0x20)
#define     DSI_TR_STA                                                        (DSI_BASE+0x24)
#define     DSI_INT_EN                                                        (DSI_BASE+0x28)
#define     DSI_ERROR_REPORT                                                  (DSI_BASE+0x2C)
#define     DSI_FIFO_ODAT                                                     (DSI_BASE+0x30)
#define     DSI_FIFO_IDAT                                                     (DSI_BASE+0x34)
#define     DSI_IPACK                                                         (DSI_BASE+0x38)
#define     DSI_PACK_CFG                                                      (DSI_BASE+0x40)
#define     DSI_PACK_HEADER                                                   (DSI_BASE+0x44)
#define     DSI_TX_TRIGGER                                                    (DSI_BASE+0x48)
#define     DSI_RX_TRIGGER                                                    (DSI_BASE+0x4C)
#define     DSI_LANE_CTRL                                                     (DSI_BASE+0x50)
#define     DSI_LANE_STA                                                      (DSI_BASE+0x54)
#define     DSI_PHY_T0                                                        (DSI_BASE+0x60)
#define     DSI_PHY_T1                                                        (DSI_BASE+0x64)
#define     DSI_PHY_T2                                                        (DSI_BASE+0x68)
#define     DSI_APHY_DEBUG0                                                   (DSI_BASE+0x70)
#define     DSI_APHY_DEBUG1                                                   (DSI_BASE+0x74)
#define     DSI_SELF_TEST                                                     (DSI_BASE+0x78)
#define     DSI_PHY_CTRL                                                      (DSI_BASE+0x80)
#define     DSI_FT_TEST                                                       (DSI_BASE+0x88)

//--------------Bits Location------------------------------------------//
//--------------HDMI-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     HDMI_BASE                                                         0xB02C0000
#define     HDMI_VICTL                                                        (HDMI_BASE+0x0000)
#define     HDMI_VIVSYNC                                                      (HDMI_BASE+0x0004)
#define     HDMI_VIVHSYNC                                                     (HDMI_BASE+0x0008)
#define     HDMI_VIALSEOF                                                     (HDMI_BASE+0x000C)
#define     HDMI_VIALSEEF                                                     (HDMI_BASE+0x0010)
#define     HDMI_VIADLSE                                                      (HDMI_BASE+0x0014)
#define     HDMI_AIFRAMEC                                                     (HDMI_BASE+0x0020)
#define     HDMI_AICHSTABYTE0TO3                                              (HDMI_BASE+0x0024)
#define     HDMI_AICHSTABYTE4TO7                                              (HDMI_BASE+0x0028)
#define     HDMI_AICHSTABYTE8TO11                                             (HDMI_BASE+0x002C)
#define     HDMI_AICHSTABYTE12TO15                                            (HDMI_BASE+0x0030)
#define     HDMI_AICHSTABYTE16TO19                                            (HDMI_BASE+0x0034)
#define     HDMI_AICHSTABYTE20TO23                                            (HDMI_BASE+0x0038)
#define     HDMI_AICHSTASCN                                                   (HDMI_BASE+0x003C)
#define     HDMI_VR                                                           (HDMI_BASE+0x0050)
#define     HDMI_CR                                                           (HDMI_BASE+0x0054)
#define     HDMI_SCHCR                                                        (HDMI_BASE+0x0058)
#define     HDMI_ICR                                                          (HDMI_BASE+0x005C)
#define     HDMI_SCR                                                          (HDMI_BASE+0x0060)
#define     HDMI_LPCR                                                         (HDMI_BASE+0x0064)
#define     HDCP_CR                                                           (HDMI_BASE+0x0068)
#define     HDCP_SR                                                           (HDMI_BASE+0x006C)
#define     HDCP_ANLR                                                         (HDMI_BASE+0x0070)
#define     HDCP_ANMR                                                         (HDMI_BASE+0x0074)
#define     HDCP_ANILR                                                        (HDMI_BASE+0x0078)
#define     HDCP_ANIMR                                                        (HDMI_BASE+0x007C)
#define     HDCP_DPKLR                                                        (HDMI_BASE+0x0080)
#define     HDCP_DPKMR                                                        (HDMI_BASE+0x0084)
#define     HDCP_LIR                                                          (HDMI_BASE+0x0088)
#define     HDCP_SHACR                                                        (HDMI_BASE+0x008C)
#define     HDCP_SHADR                                                        (HDMI_BASE+0x0090)
#define     HDCP_ICR                                                          (HDMI_BASE+0x0094)
#define     HDCP_KMMR                                                         (HDMI_BASE+0x0098)
#define     HDCP_KMLR                                                         (HDMI_BASE+0x009C)
#define     HDCP_MILR                                                         (HDMI_BASE+0x00A0)
#define     HDCP_MIMR                                                         (HDMI_BASE+0x00A4)
#define     HDCP_KOWR                                                         (HDMI_BASE+0x00A8)
#define     HDCP_OWR                                                          (HDMI_BASE+0x00AC)
#define     TMDS_STR0                                                         (HDMI_BASE+0x00B8)
#define     TMDS_STR1                                                         (HDMI_BASE+0x00BC)
#define     TMDS_EODR0                                                        (HDMI_BASE+0x00C0)
#define     TMDS_EODR1                                                        (HDMI_BASE+0x00C4)
#define     HDMI_ASPCR                                                        (HDMI_BASE+0x00D0)
#define     HDMI_ACACR                                                        (HDMI_BASE+0x00D4)
#define     HDMI_ACRPCR                                                       (HDMI_BASE+0x00D8)
#define     HDMI_ACRPCTSR                                                     (HDMI_BASE+0x00DC)
#define     HDMI_ACRPPR                                                       (HDMI_BASE+0x00E0)
#define     HDMI_GCPCR                                                        (HDMI_BASE+0x00E4)
#define     HDMI_RPCR                                                         (HDMI_BASE+0x00E8)
#define     HDMI_RPRBDR                                                       (HDMI_BASE+0x00EC)
#define     HDMI_OPCR                                                         (HDMI_BASE+0x00F0)
#define     HDMI_DIPCCR                                                       (HDMI_BASE+0x00F4)
#define     HDMI_ORP6PH                                                       (HDMI_BASE+0x00F8)
#define     HDMI_ORSP6W0                                                      (HDMI_BASE+0x00FC)
#define     HDMI_ORSP6W1                                                      (HDMI_BASE+0x0100)
#define     HDMI_ORSP6W2                                                      (HDMI_BASE+0x0104)
#define     HDMI_ORSP6W3                                                      (HDMI_BASE+0x0108)
#define     HDMI_ORSP6W4                                                      (HDMI_BASE+0x010C)
#define     HDMI_ORSP6W5                                                      (HDMI_BASE+0x0110)
#define     HDMI_ORSP6W6                                                      (HDMI_BASE+0x0114)
#define     HDMI_ORSP6W7                                                      (HDMI_BASE+0x0118)
#define     HDMI_CECCR                                                        (HDMI_BASE+0x011C)
#define     HDMI_CECRTCR                                                      (HDMI_BASE+0x0120)
#define     HDMI_CECRXCR                                                      (HDMI_BASE+0x0124)
#define     HDMI_CECTXCR                                                      (HDMI_BASE+0x0128)
#define     HDMI_CECTXDR                                                      (HDMI_BASE+0x012C)
#define     HDMI_CECRXDR                                                      (HDMI_BASE+0x0130)
#define     HDMI_CECRXTCR                                                     (HDMI_BASE+0x0134)
#define     HDMI_CECTXTCR0                                                    (HDMI_BASE+0x0138)
#define     HDMI_CECTXTCR1                                                    (HDMI_BASE+0x013C)
#define     HDMI_CRCCR                                                        (HDMI_BASE+0x0140)
#define     HDMI_CRCDOR                                                       (HDMI_BASE+0x0144)
#define     HDMI_TX_1                                                         (HDMI_BASE+0x0154)
#define     HDMI_TX_2                                                         (HDMI_BASE+0x0158)
#define     CEC_DDC_HPD                                                       (HDMI_BASE+0x015C)

//--------------Bits Location------------------------------------------//
//--------------TVOUT-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     TVOUT_BASE                                                        0xB02B0000
#define     TVOUT_EN                                                          (TVOUT_BASE+0x0000)
#define     TVOUT_OCR                                                         (TVOUT_BASE+0x0004)
#define     TVOUT_STA                                                         (TVOUT_BASE+0x0008)
#define     TVOUT_CCR                                                         (TVOUT_BASE+0x000C)
#define     TVOUT_BCR                                                         (TVOUT_BASE+0x0010)
#define     TVOUT_CSCR                                                        (TVOUT_BASE+0x0014)
#define     TVOUT_PRL                                                         (TVOUT_BASE+0x0018)
#define     TVOUT_VFALD                                                       (TVOUT_BASE+0x001C)
#define     CVBS_MSR                                                          (TVOUT_BASE+0x0020)
#define     CVBS_AL_SEPO                                                      (TVOUT_BASE+0x0024)
#define     CVBS_AL_SEPE                                                      (TVOUT_BASE+0x0028)
#define     CVBS_AD_SEP                                                       (TVOUT_BASE+0x002C)
#define     CVBS_HUECR                                                        (TVOUT_BASE+0x0030)
#define     CVBS_SCPCR                                                        (TVOUT_BASE+0x0034)
#define     CVBS_SCFCR                                                        (TVOUT_BASE+0x0038)
#define     CVBS_CBACR                                                        (TVOUT_BASE+0x003C)
#define     CVBS_SACR                                                         (TVOUT_BASE+0x0040)
#define     BT_MSR0                                                           (TVOUT_BASE+0x0100)
#define     BT_MSR1                                                           (TVOUT_BASE+0x0104)
#define     BT_AL_SEPO                                                        (TVOUT_BASE+0x0108)
#define     BT_AL_SEPE                                                        (TVOUT_BASE+0x010C)
#define     BT_AP_SEP                                                         (TVOUT_BASE+0x0110)
#define     TVOUT_DCR                                                         (TVOUT_BASE+0x0070)
#define     TVOUT_DDCR                                                        (TVOUT_BASE+0x0074)
#define     TVOUT_DCORCTL                                                     (TVOUT_BASE+0x0078)
#define     TVOUT_DRCR                                                        (TVOUT_BASE+0x007C)

//--------------Bits Location------------------------------------------//
//--------------I2S_SPDIF-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     I2S_SPDIF_BASE                                                    0xB0100000
#define     I2S_CTL                                                           (I2S_SPDIF_BASE+0x0000)
#define     I2S_FIFOCTL                                                       (I2S_SPDIF_BASE+0x0004)
#define     I2STX_DAT                                                         (I2S_SPDIF_BASE+0x0008)
#define     I2SRX_DAT                                                         (I2S_SPDIF_BASE+0x000c)
#define     SPDIF_HDMI_CTL                                                    (I2S_SPDIF_BASE+0x0010)
#define     SPDIF_DAT                                                         (I2S_SPDIF_BASE+0x0014)
#define     SPDIF_CLSTAT                                                      (I2S_SPDIF_BASE+0x0018)
#define     SPDIF_CHSTAT                                                      (I2S_SPDIF_BASE+0x001c)
#define     HDMI_DAT                                                          (I2S_SPDIF_BASE+0x0020)
#define     I2STX_DAT_DBG                                                     (I2S_SPDIF_BASE+0x0024)
#define     I2SRX_DAT_DBG                                                     (I2S_SPDIF_BASE+0x0028)
#define     I2STX_SPDIF_HDMI_CTL                                              (I2S_SPDIF_BASE+0x002c)
#define     I2STX_SPDIF_HDMI_DAT                                              (I2S_SPDIF_BASE+0x0030)

//--------------Bits Location------------------------------------------//
//--------------PCM0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     PCM0_BASE                                                         0xB0110000
#define     PCM0_CTL                                                          (PCM0_BASE+0x0000)
#define     PCM0_STAT                                                         (PCM0_BASE+0x0004)
#define     PCM0_RXDAT                                                        (PCM0_BASE+0x0008)
#define     PCM0_TXDAT                                                        (PCM0_BASE+0x000C)

//--------------Bits Location------------------------------------------//
//--------------PCM1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     PCM1_BASE                                                         0xB0118000
#define     PCM1_CTL                                                          (PCM1_BASE+0x0000)
#define     PCM1_STAT                                                         (PCM1_BASE+0x0004)
#define     PCM1_RXDAT                                                        (PCM1_BASE+0x0008)
#define     PCM1_TXDAT                                                        (PCM1_BASE+0x000C)

//--------------Bits Location------------------------------------------//
//--------------KEY-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     KEY_BASE                                                          0xB01A0000
#define     KEY_CTL                                                           (KEY_BASE+0x0000)
#define     KEY_DAT0                                                          (KEY_BASE+0x0004)
#define     KEY_DAT1                                                          (KEY_BASE+0x0008)
#define     KEY_DAT2                                                          (KEY_BASE+0x000C)
#define     KEY_DAT3                                                          (KEY_BASE+0x0010)
#define     KEY_DAT4                                                          (KEY_BASE+0x0014)
#define     KEY_DAT5                                                          (KEY_BASE+0x0018)
#define     KEY_DAT6                                                          (KEY_BASE+0x001C)
#define     KEY_DAT7                                                          (KEY_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------GPIO_MFP_PWM-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     GPIO_MFP_PWM_BASE                                                 0xB01B0000
#define     GPIO_AOUTEN                                                       (GPIO_MFP_PWM_BASE+0x0000)
#define     GPIO_AINEN                                                        (GPIO_MFP_PWM_BASE+0x0004)
#define     GPIO_ADAT                                                         (GPIO_MFP_PWM_BASE+0x0008)
#define     GPIO_BOUTEN                                                       (GPIO_MFP_PWM_BASE+0x000C)
#define     GPIO_BINEN                                                        (GPIO_MFP_PWM_BASE+0x0010)
#define     GPIO_BDAT                                                         (GPIO_MFP_PWM_BASE+0x0014)
#define     GPIO_COUTEN                                                       (GPIO_MFP_PWM_BASE+0x0018)
#define     GPIO_CINEN                                                        (GPIO_MFP_PWM_BASE+0x001C)
#define     GPIO_CDAT                                                         (GPIO_MFP_PWM_BASE+0x0020)
#define     GPIO_DOUTEN                                                       (GPIO_MFP_PWM_BASE+0x0024)
#define     GPIO_DINEN                                                        (GPIO_MFP_PWM_BASE+0x0028)
#define     GPIO_DDAT                                                         (GPIO_MFP_PWM_BASE+0x002C)
#define     GPIO_EOUTEN                                                       (GPIO_MFP_PWM_BASE+0x0030)
#define     GPIO_EINEN                                                        (GPIO_MFP_PWM_BASE+0x0034)
#define     GPIO_EDAT                                                         (GPIO_MFP_PWM_BASE+0x0038)
#define     MFP_CTL0                                                          (GPIO_MFP_PWM_BASE+0x0040)
#define     MFP_CTL1                                                          (GPIO_MFP_PWM_BASE+0x0044)
#define     MFP_CTL2                                                          (GPIO_MFP_PWM_BASE+0x0048)
#define     MFP_CTL3                                                          (GPIO_MFP_PWM_BASE+0x004C)
#define     PWM_CTL0                                                          (GPIO_MFP_PWM_BASE+0X50)
#define     PWM_CTL1                                                          (GPIO_MFP_PWM_BASE+0X54)
#define     PWM_CTL2                                                          (GPIO_MFP_PWM_BASE+0X58)
#define     PWM_CTL3                                                          (GPIO_MFP_PWM_BASE+0X5C)
#define     PAD_PULLCTL0                                                      (GPIO_MFP_PWM_BASE+0x0060)
#define     PAD_PULLCTL1                                                      (GPIO_MFP_PWM_BASE+0x0064)
#define     PAD_PULLCTL2                                                      (GPIO_MFP_PWM_BASE+0x0068)
#define     PAD_ST0                                                           (GPIO_MFP_PWM_BASE+0x006C)
#define     PAD_ST1                                                           (GPIO_MFP_PWM_BASE+0x0070)
#define     PAD_CTL                                                           (GPIO_MFP_PWM_BASE+0x0074)
#define     PWM_CTL4                                                          (GPIO_MFP_PWM_BASE+0x0078)
#define     PWM_CTL5                                                          (GPIO_MFP_PWM_BASE+0x007C)
#define     PAD_DRV0                                                          (GPIO_MFP_PWM_BASE+0x0080)
#define     PAD_DRV1                                                          (GPIO_MFP_PWM_BASE+0x0084)
#define     PAD_DRV2                                                          (GPIO_MFP_PWM_BASE+0x0088)
#define     DEBUG_SEL                                                         (GPIO_MFP_PWM_BASE+0x0090)
#define     DEBUG_OEN0                                                        (GPIO_MFP_PWM_BASE+0x0094)
#define     DEBUG_OEN1                                                        (GPIO_MFP_PWM_BASE+0x0098)
#define     DEBUG_IEN0                                                        (GPIO_MFP_PWM_BASE+0x009C)
#define     DEBUG_IEN1                                                        (GPIO_MFP_PWM_BASE+0x00A0)
#define     MEM_MARGIN_CTRL                                                   (GPIO_MFP_PWM_BASE+0x00B0)
#define     NOC_QOS_CTL                                                       (GPIO_MFP_PWM_BASE+0x00B4)
#define     BIST_START0                                                       (GPIO_MFP_PWM_BASE+0x00C0)
#define     BIST_START1                                                       (GPIO_MFP_PWM_BASE+0x00C4)
#define     BIST_DONE0                                                        (GPIO_MFP_PWM_BASE+0x00C8)
#define     BIST_DONE1                                                        (GPIO_MFP_PWM_BASE+0x00CC)
#define     BIST_FAIL0                                                        (GPIO_MFP_PWM_BASE+0x00D0)
#define     BIST_FAIL1                                                        (GPIO_MFP_PWM_BASE+0x00D4)
#define     ID                                                                (GPIO_MFP_PWM_BASE+0x00E0)
#define     THS_CTL                                                           (GPIO_MFP_PWM_BASE+0x00F0)
#define     SS_CTL                                                            (GPIO_MFP_PWM_BASE+0x00F4)
#define     SS_DATA                                                           (GPIO_MFP_PWM_BASE+0x00F8)
#define     INTC_EXTCTL                                                       (GPIO_MFP_PWM_BASE+0x0200)
#define     INTC_GPIOCTL                                                      (GPIO_MFP_PWM_BASE+0x0204)
#define     INTC_GPIOA_PD                                                     (GPIO_MFP_PWM_BASE+0x0208)
#define     INTC_GPIOA_MSK                                                    (GPIO_MFP_PWM_BASE+0x020c)
#define     INTC_GPIOB_PD                                                     (GPIO_MFP_PWM_BASE+0x0210)
#define     INTC_GPIOB_MSK                                                    (GPIO_MFP_PWM_BASE+0x0214)
#define     INTC_GPIOC_PD                                                     (GPIO_MFP_PWM_BASE+0x0218)
#define     INTC_GPIOC_MSK                                                    (GPIO_MFP_PWM_BASE+0x021c)
#define     INTC_GPIOD_PD                                                     (GPIO_MFP_PWM_BASE+0x0220)
#define     INTC_GPIOD_MSK                                                    (GPIO_MFP_PWM_BASE+0x0224)
#define     INTC_GPIOE_PD                                                     (GPIO_MFP_PWM_BASE+0x0228)
#define     INTC_GPIOE_MSK                                                    (GPIO_MFP_PWM_BASE+0x022c)
#define     INTC_GPIOA_TYPE0                                                  (GPIO_MFP_PWM_BASE+0x0230)
#define     INTC_GPIOA_TYPE1                                                  (GPIO_MFP_PWM_BASE+0x0234)
#define     INTC_GPIOB_TYPE0                                                  (GPIO_MFP_PWM_BASE+0x0238)
#define     INTC_GPIOB_TYPE1                                                  (GPIO_MFP_PWM_BASE+0x023c)
#define     INTC_GPIOC_TYPE0                                                  (GPIO_MFP_PWM_BASE+0x0240)
#define     INTC_GPIOC_TYPE1                                                  (GPIO_MFP_PWM_BASE+0x0244)
#define     INTC_GPIOD_TYPE0                                                  (GPIO_MFP_PWM_BASE+0x0248)
#define     INTC_GPIOD_TYPE1                                                  (GPIO_MFP_PWM_BASE+0x024C)
#define     INTC_GPIOE_TYPE                                                   (GPIO_MFP_PWM_BASE+0x0250)

//--------------Bits Location------------------------------------------//
//---------------------------------------------------------------------//
#endif
