{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 17 16:30:09 2011 " "Info: Processing started: Sun Jul 17 16:30:09 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4_PartB -c Lab4_PartB --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4_PartB -c Lab4_PartB --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50 " "Info: Assuming node \"clock_50\" is an undefined clock" {  } { { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 57 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "OneHzMod " "Info: Detected ripple clock \"OneHzMod\" as buffer" {  } { { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OneHzMod" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50 register Counter3\[0\] register Counter3\[3\] 214.55 MHz 4.661 ns Internal " "Info: Clock \"clock_50\" has Internal fmax of 214.55 MHz between source register \"Counter3\[0\]\" and destination register \"Counter3\[3\]\" (period= 4.661 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.447 ns + Longest register register " "Info: + Longest register to register delay is 4.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter3\[0\] 1 REG LCFF_X28_Y6_N11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y6_N11; Fanout = 12; REG Node = 'Counter3\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter3[0] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.158 ns) + CELL(0.150 ns) 2.308 ns Add3~0 2 COMB LCCOMB_X1_Y17_N30 1 " "Info: 2: + IC(2.158 ns) + CELL(0.150 ns) = 2.308 ns; Loc. = LCCOMB_X1_Y17_N30; Fanout = 1; COMB Node = 'Add3~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { Counter3[0] Add3~0 } "NODE_NAME" } } { "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/software/altera/90/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.150 ns) 4.363 ns Counter3~13 3 COMB LCCOMB_X28_Y6_N8 1 " "Info: 3: + IC(1.905 ns) + CELL(0.150 ns) = 4.363 ns; Loc. = LCCOMB_X28_Y6_N8; Fanout = 1; COMB Node = 'Counter3~13'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { Add3~0 Counter3~13 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.447 ns Counter3\[3\] 4 REG LCFF_X28_Y6_N9 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.447 ns; Loc. = LCFF_X28_Y6_N9; Fanout = 9; REG Node = 'Counter3\[3\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter3~13 Counter3[3] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 8.64 % ) " "Info: Total cell delay = 0.384 ns ( 8.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.063 ns ( 91.36 % ) " "Info: Total interconnect delay = 4.063 ns ( 91.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { Counter3[0] Add3~0 Counter3~13 Counter3[3] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { Counter3[0] {} Add3~0 {} Counter3~13 {} Counter3[3] {} } { 0.000ns 2.158ns 1.905ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 6.388 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50\" to destination register is 6.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.787 ns) 3.543 ns OneHzMod 2 REG LCFF_X28_Y4_N3 2 " "Info: 2: + IC(1.757 ns) + CELL(0.787 ns) = 3.543 ns; Loc. = LCFF_X28_Y4_N3; Fanout = 2; REG Node = 'OneHzMod'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { clock_50 OneHzMod } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.000 ns) 4.827 ns OneHzMod~clkctrl 3 COMB CLKCTRL_G12 16 " "Info: 3: + IC(1.284 ns) + CELL(0.000 ns) = 4.827 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { OneHzMod OneHzMod~clkctrl } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.388 ns Counter3\[3\] 4 REG LCFF_X28_Y6_N9 9 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.388 ns; Loc. = LCFF_X28_Y6_N9; Fanout = 9; REG Node = 'Counter3\[3\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { OneHzMod~clkctrl Counter3[3] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.37 % ) " "Info: Total cell delay = 2.323 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.065 ns ( 63.63 % ) " "Info: Total interconnect delay = 4.065 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[3] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[3] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 6.388 ns - Longest register " "Info: - Longest clock path from clock \"clock_50\" to source register is 6.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.787 ns) 3.543 ns OneHzMod 2 REG LCFF_X28_Y4_N3 2 " "Info: 2: + IC(1.757 ns) + CELL(0.787 ns) = 3.543 ns; Loc. = LCFF_X28_Y4_N3; Fanout = 2; REG Node = 'OneHzMod'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { clock_50 OneHzMod } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.000 ns) 4.827 ns OneHzMod~clkctrl 3 COMB CLKCTRL_G12 16 " "Info: 3: + IC(1.284 ns) + CELL(0.000 ns) = 4.827 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { OneHzMod OneHzMod~clkctrl } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.388 ns Counter3\[0\] 4 REG LCFF_X28_Y6_N11 12 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.388 ns; Loc. = LCFF_X28_Y6_N11; Fanout = 12; REG Node = 'Counter3\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { OneHzMod~clkctrl Counter3[0] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.37 % ) " "Info: Total cell delay = 2.323 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.065 ns ( 63.63 % ) " "Info: Total interconnect delay = 4.065 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[0] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[3] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[3] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[0] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { Counter3[0] Add3~0 Counter3~13 Counter3[3] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { Counter3[0] {} Add3~0 {} Counter3~13 {} Counter3[3] {} } { 0.000ns 2.158ns 1.905ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[3] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[3] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[0] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.Red1_Green2 sw\[16\] clock_50 2.949 ns register " "Info: tsu for register \"state.Red1_Green2\" (data pin = \"sw\[16\]\", clock pin = \"clock_50\") is 2.949 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.374 ns + Longest pin register " "Info: + Longest pin to register delay is 9.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sw\[16\] 1 PIN PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; PIN Node = 'sw\[16\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[16] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.620 ns) + CELL(0.388 ns) 6.860 ns Selector4~4 2 COMB LCCOMB_X27_Y8_N18 2 " "Info: 2: + IC(5.620 ns) + CELL(0.388 ns) = 6.860 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 2; COMB Node = 'Selector4~4'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.008 ns" { sw[16] Selector4~4 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.275 ns) 8.102 ns Selector4~5 3 COMB LCCOMB_X28_Y4_N14 1 " "Info: 3: + IC(0.967 ns) + CELL(0.275 ns) = 8.102 ns; Loc. = LCCOMB_X28_Y4_N14; Fanout = 1; COMB Node = 'Selector4~5'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { Selector4~4 Selector4~5 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.438 ns) 9.290 ns Selector4~6 4 COMB LCCOMB_X29_Y6_N22 1 " "Info: 4: + IC(0.750 ns) + CELL(0.438 ns) = 9.290 ns; Loc. = LCCOMB_X29_Y6_N22; Fanout = 1; COMB Node = 'Selector4~6'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { Selector4~5 Selector4~6 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.374 ns state.Red1_Green2 5 REG LCFF_X29_Y6_N23 9 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.374 ns; Loc. = LCFF_X29_Y6_N23; Fanout = 9; REG Node = 'state.Red1_Green2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~6 state.Red1_Green2 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 21.73 % ) " "Info: Total cell delay = 2.037 ns ( 21.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.337 ns ( 78.27 % ) " "Info: Total interconnect delay = 7.337 ns ( 78.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { sw[16] Selector4~4 Selector4~5 Selector4~6 state.Red1_Green2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { sw[16] {} sw[16]~combout {} Selector4~4 {} Selector4~5 {} Selector4~6 {} state.Red1_Green2 {} } { 0.000ns 0.000ns 5.620ns 0.967ns 0.750ns 0.000ns } { 0.000ns 0.852ns 0.388ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 92 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 6.389 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50\" to destination register is 6.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.787 ns) 3.543 ns OneHzMod 2 REG LCFF_X28_Y4_N3 2 " "Info: 2: + IC(1.757 ns) + CELL(0.787 ns) = 3.543 ns; Loc. = LCFF_X28_Y4_N3; Fanout = 2; REG Node = 'OneHzMod'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { clock_50 OneHzMod } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.000 ns) 4.827 ns OneHzMod~clkctrl 3 COMB CLKCTRL_G12 16 " "Info: 3: + IC(1.284 ns) + CELL(0.000 ns) = 4.827 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { OneHzMod OneHzMod~clkctrl } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 6.389 ns state.Red1_Green2 4 REG LCFF_X29_Y6_N23 9 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 6.389 ns; Loc. = LCFF_X29_Y6_N23; Fanout = 9; REG Node = 'state.Red1_Green2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { OneHzMod~clkctrl state.Red1_Green2 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.36 % ) " "Info: Total cell delay = 2.323 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.066 ns ( 63.64 % ) " "Info: Total interconnect delay = 4.066 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { clock_50 OneHzMod OneHzMod~clkctrl state.Red1_Green2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} state.Red1_Green2 {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { sw[16] Selector4~4 Selector4~5 Selector4~6 state.Red1_Green2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { sw[16] {} sw[16]~combout {} Selector4~4 {} Selector4~5 {} Selector4~6 {} state.Red1_Green2 {} } { 0.000ns 0.000ns 5.620ns 0.967ns 0.750ns 0.000ns } { 0.000ns 0.852ns 0.388ns 0.275ns 0.438ns 0.084ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { clock_50 OneHzMod OneHzMod~clkctrl state.Red1_Green2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} state.Red1_Green2 {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50 hex6\[3\] Counter3\[3\] 13.971 ns register " "Info: tco from clock \"clock_50\" to destination pin \"hex6\[3\]\" through register \"Counter3\[3\]\" is 13.971 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 6.388 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to source register is 6.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.787 ns) 3.543 ns OneHzMod 2 REG LCFF_X28_Y4_N3 2 " "Info: 2: + IC(1.757 ns) + CELL(0.787 ns) = 3.543 ns; Loc. = LCFF_X28_Y4_N3; Fanout = 2; REG Node = 'OneHzMod'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { clock_50 OneHzMod } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.000 ns) 4.827 ns OneHzMod~clkctrl 3 COMB CLKCTRL_G12 16 " "Info: 3: + IC(1.284 ns) + CELL(0.000 ns) = 4.827 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { OneHzMod OneHzMod~clkctrl } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.388 ns Counter3\[3\] 4 REG LCFF_X28_Y6_N9 9 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.388 ns; Loc. = LCFF_X28_Y6_N9; Fanout = 9; REG Node = 'Counter3\[3\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { OneHzMod~clkctrl Counter3[3] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.37 % ) " "Info: Total cell delay = 2.323 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.065 ns ( 63.63 % ) " "Info: Total interconnect delay = 4.065 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[3] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[3] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.333 ns + Longest register pin " "Info: + Longest register to pin delay is 7.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter3\[3\] 1 REG LCFF_X28_Y6_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y6_N9; Fanout = 9; REG Node = 'Counter3\[3\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter3[3] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.251 ns) + CELL(0.436 ns) 3.687 ns SevenSegment:ShowCount2\|Mux3~0 2 COMB LCCOMB_X1_Y17_N22 1 " "Info: 2: + IC(3.251 ns) + CELL(0.436 ns) = 3.687 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = 'SevenSegment:ShowCount2\|Mux3~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { Counter3[3] SevenSegment:ShowCount2|Mux3~0 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(2.642 ns) 7.333 ns hex6\[3\] 3 PIN PIN_M2 0 " "Info: 3: + IC(1.004 ns) + CELL(2.642 ns) = 7.333 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'hex6\[3\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { SevenSegment:ShowCount2|Mux3~0 hex6[3] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 41.97 % ) " "Info: Total cell delay = 3.078 ns ( 41.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.255 ns ( 58.03 % ) " "Info: Total interconnect delay = 4.255 ns ( 58.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { Counter3[3] SevenSegment:ShowCount2|Mux3~0 hex6[3] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.333 ns" { Counter3[3] {} SevenSegment:ShowCount2|Mux3~0 {} hex6[3] {} } { 0.000ns 3.251ns 1.004ns } { 0.000ns 0.436ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[3] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[3] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { Counter3[3] SevenSegment:ShowCount2|Mux3~0 hex6[3] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.333 ns" { Counter3[3] {} SevenSegment:ShowCount2|Mux3~0 {} hex6[3] {} } { 0.000ns 3.251ns 1.004ns } { 0.000ns 0.436ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clock_50 ledr\[0\] 7.897 ns Longest " "Info: Longest tpd from source pin \"clock_50\" to destination pin \"ledr\[0\]\" is 7.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.275 ns) 3.055 ns Selector1~0 2 COMB LCCOMB_X28_Y4_N18 1 " "Info: 2: + IC(1.781 ns) + CELL(0.275 ns) = 3.055 ns; Loc. = LCCOMB_X28_Y4_N18; Fanout = 1; COMB Node = 'Selector1~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { clock_50 Selector1~0 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(2.818 ns) 7.897 ns ledr\[0\] 3 PIN PIN_AE23 0 " "Info: 3: + IC(2.024 ns) + CELL(2.818 ns) = 7.897 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'ledr\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.842 ns" { Selector1~0 ledr[0] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.092 ns ( 51.82 % ) " "Info: Total cell delay = 4.092 ns ( 51.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.805 ns ( 48.18 % ) " "Info: Total interconnect delay = 3.805 ns ( 48.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.897 ns" { clock_50 Selector1~0 ledr[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.897 ns" { clock_50 {} clock_50~combout {} Selector1~0 {} ledr[0] {} } { 0.000ns 0.000ns 1.781ns 2.024ns } { 0.000ns 0.999ns 0.275ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter3\[0\] sw\[11\] clock_50 2.798 ns register " "Info: th for register \"Counter3\[0\]\" (data pin = \"sw\[11\]\", clock pin = \"clock_50\") is 2.798 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 6.388 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to destination register is 6.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.787 ns) 3.543 ns OneHzMod 2 REG LCFF_X28_Y4_N3 2 " "Info: 2: + IC(1.757 ns) + CELL(0.787 ns) = 3.543 ns; Loc. = LCFF_X28_Y4_N3; Fanout = 2; REG Node = 'OneHzMod'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { clock_50 OneHzMod } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.000 ns) 4.827 ns OneHzMod~clkctrl 3 COMB CLKCTRL_G12 16 " "Info: 3: + IC(1.284 ns) + CELL(0.000 ns) = 4.827 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { OneHzMod OneHzMod~clkctrl } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.388 ns Counter3\[0\] 4 REG LCFF_X28_Y6_N11 12 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.388 ns; Loc. = LCFF_X28_Y6_N11; Fanout = 12; REG Node = 'Counter3\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { OneHzMod~clkctrl Counter3[0] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.37 % ) " "Info: Total cell delay = 2.323 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.065 ns ( 63.63 % ) " "Info: Total interconnect delay = 4.065 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[0] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.856 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw\[11\] 1 PIN PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'sw\[11\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[11] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.420 ns) 3.358 ns Counter3\[0\]~10 2 COMB LCCOMB_X28_Y6_N6 4 " "Info: 2: + IC(1.939 ns) + CELL(0.420 ns) = 3.358 ns; Loc. = LCCOMB_X28_Y6_N6; Fanout = 4; COMB Node = 'Counter3\[0\]~10'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { sw[11] Counter3[0]~10 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.772 ns Counter3~11 3 COMB LCCOMB_X28_Y6_N10 1 " "Info: 3: + IC(0.264 ns) + CELL(0.150 ns) = 3.772 ns; Loc. = LCCOMB_X28_Y6_N10; Fanout = 1; COMB Node = 'Counter3~11'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Counter3[0]~10 Counter3~11 } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.856 ns Counter3\[0\] 4 REG LCFF_X28_Y6_N11 12 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.856 ns; Loc. = LCFF_X28_Y6_N11; Fanout = 12; REG Node = 'Counter3\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter3~11 Counter3[0] } "NODE_NAME" } } { "Lab4_PartB.vhd" "" { Text "N:/ece 124/Lab4_PartB/Lab4_PartB/Lab4_PartB.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.653 ns ( 42.87 % ) " "Info: Total cell delay = 1.653 ns ( 42.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 57.13 % ) " "Info: Total interconnect delay = 2.203 ns ( 57.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { sw[11] Counter3[0]~10 Counter3~11 Counter3[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { sw[11] {} sw[11]~combout {} Counter3[0]~10 {} Counter3~11 {} Counter3[0] {} } { 0.000ns 0.000ns 1.939ns 0.264ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { clock_50 OneHzMod OneHzMod~clkctrl Counter3[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { clock_50 {} clock_50~combout {} OneHzMod {} OneHzMod~clkctrl {} Counter3[0] {} } { 0.000ns 0.000ns 1.757ns 1.284ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { sw[11] Counter3[0]~10 Counter3~11 Counter3[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { sw[11] {} sw[11]~combout {} Counter3[0]~10 {} Counter3~11 {} Counter3[0] {} } { 0.000ns 0.000ns 1.939ns 0.264ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 17 16:30:14 2011 " "Info: Processing ended: Sun Jul 17 16:30:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
