INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimhk/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_10
INFO: [VRFC 10-2458] undeclared symbol clk_div_100, assumed default net type wire [C:/Users/kimhk/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:24]
INFO: [VRFC 10-2458] undeclared symbol clk_div_100_nedge, assumed default net type wire [C:/Users/kimhk/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:25]
INFO: [VRFC 10-311] analyzing module edge_detector_n
