/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  reg [10:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [19:0] celloutsig_1_14z;
  reg [5:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_4z[4] | celloutsig_1_3z[3]);
  assign celloutsig_1_11z = ~celloutsig_1_4z[4];
  assign celloutsig_0_5z = ~celloutsig_0_0z;
  assign celloutsig_0_16z = ~celloutsig_0_11z;
  assign celloutsig_0_11z = ~((celloutsig_0_6z[3] | celloutsig_0_4z[0]) & celloutsig_0_10z[5]);
  assign celloutsig_0_18z = _00_ | ~(celloutsig_0_6z[1]);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_13z = in_data[37] | celloutsig_0_5z;
  reg [11:0] _10_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 12'h000;
    else _10_ <= { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_4z };
  assign { _00_, _01_[10:0] } = _10_;
  assign celloutsig_0_12z = { celloutsig_0_4z[7:3], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z } > { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_18z } > { celloutsig_0_4z[8:5], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_1_12z = ! celloutsig_1_10z[3:0];
  assign celloutsig_0_0z = in_data[45:42] || in_data[74:71];
  assign celloutsig_0_3z = { in_data[48:47], celloutsig_0_0z, celloutsig_0_1z } || { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[143:132] || { celloutsig_1_4z[5:2], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z[2:0], celloutsig_0_8z } % { 1'h1, celloutsig_0_4z[7:4], celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_0z[2:0], celloutsig_1_2z } * in_data[115:110];
  assign celloutsig_0_4z = { in_data[41:34], celloutsig_0_1z, celloutsig_0_1z } * { in_data[42:39], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_0z[3:2], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z } * in_data[170:151];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_2z } != { in_data[163:162], celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[177:167] != { celloutsig_1_3z[3:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_10z[1:0], celloutsig_1_5z, celloutsig_1_12z } != { in_data[179:177], celloutsig_1_5z };
  assign celloutsig_0_20z = { _01_[8], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_5z } != { celloutsig_0_4z[8:2], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_9z = - celloutsig_1_4z[2:0];
  assign celloutsig_0_6z = - { celloutsig_0_4z[3:0], celloutsig_0_5z };
  assign celloutsig_1_0z = - in_data[127:121];
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_6z } !== { celloutsig_1_3z, celloutsig_1_17z };
  assign celloutsig_0_9z = in_data[74:69] !== celloutsig_0_7z[9:4];
  assign celloutsig_0_17z = { in_data[50], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z } !== celloutsig_0_4z;
  assign celloutsig_1_3z = celloutsig_1_0z[6:2] << in_data[116:112];
  assign celloutsig_1_10z = { celloutsig_1_3z[3:0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z } << { celloutsig_1_0z[2], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_2z = in_data[183:181] << { celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_10z[6:5], celloutsig_1_11z } >> { celloutsig_1_16z[2:1], celloutsig_1_12z };
  assign celloutsig_0_8z = celloutsig_0_4z[7:5] >>> { in_data[34:33], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_4z[7:1], celloutsig_0_17z } >>> { celloutsig_0_4z[8:4], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_27z = { in_data[85], celloutsig_0_25z } - { celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_28z = { _01_[4:1], celloutsig_0_5z } - { in_data[67:65], celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_19z = ~((celloutsig_0_17z & celloutsig_0_3z) | celloutsig_0_18z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[1] & in_data[164]) | celloutsig_1_0z[1]);
  always_latch
    if (clkin_data[96]) celloutsig_1_16z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_14z[15:11], celloutsig_1_8z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_7z = { in_data[26], celloutsig_0_4z };
  assign _01_[11] = _00_;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
