Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/shebalin/lom/fpga/dev/prj/system/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/shebalin/lom/fpga/dev/prj/system/pcores/" "/home/shebalin/lom/fpga/IPRepository/MyProcessorIPLib/pcores/" "/home/shebalin/lom/IPRepository/MyProcessorIPLib/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6slx150tfgg900-3
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" Line 3987: <iobuf> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <Soft_TEMAC>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDS>.
    Set property "BOX_TYPE = user_black_box" for instance <DIP_Switches>.
    Set property "BOX_TYPE = user_black_box" for instance <MCB_DDR3>.
    Set property "BOX_TYPE = user_black_box" for instance <Generic_SPI>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_intc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_iic_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_eth_ifc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <FADC_SPI>.
WARNING:Xst:647 - Input <ETH_MDINT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <INTERRUPT_ACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <SLEEP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <DBG_WAKEUP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_IC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M_AXI_DC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4296: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <MPLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_dcrDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SMRdErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SMWrErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SMBusy> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SrdDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SrdWdAddr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_Sssize> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_dcrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SaddrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SrdBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SrdComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SrdDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_Srearbitrate> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_Swait> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SwrBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SwrComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <PLB_SwrDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 4940: Output port <Bus_Error_Det> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl1_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl2_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl3_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_SSize> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_MBusy> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <S_AXI_CTRL_BRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <S_AXI_CTRL_RDATA> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <S_AXI_CTRL_RRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl1_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl1_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl1_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl1_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl2_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl2_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl2_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl2_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl3_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl3_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl3_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Sl3_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <Interrupt> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_addrAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_wrComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_rdComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <S_AXI_CTRL_AWREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <S_AXI_CTRL_WREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <S_AXI_CTRL_BVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <S_AXI_CTRL_ARREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5099: Output port <S_AXI_CTRL_RVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl1_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl2_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl3_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_SSize> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_MBusy> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <S_AXI_CTRL_BRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <S_AXI_CTRL_RDATA> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <S_AXI_CTRL_RRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl1_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl1_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl1_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl1_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl2_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl2_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl2_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl2_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl3_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl3_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl3_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Sl3_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <Interrupt> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_addrAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_wrComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_rdComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <S_AXI_CTRL_AWREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <S_AXI_CTRL_WREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <S_AXI_CTRL_BVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <S_AXI_CTRL_ARREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5218: Output port <S_AXI_CTRL_RVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1Llink_REM> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1Llink_Data> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <MII_TXD_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <MII_TXD_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <GMII_TXD_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <RGMII_TXD_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <RGMII_TXD_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <HostAddr> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac02AvbRxData> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac02AvbTxData> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac12AvbRxData> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac12AvbTxData> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientRxStats_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientRxStats_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <TemacIntc1_Irpt> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1Llink_DST_RDY_n> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1Llink_SOP_n> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1Llink_EOP_n> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1Llink_SOF_n> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1Llink_EOF_n> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1Llink_SRC_RDY_n> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <MII_TX_EN_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <MII_TX_ER_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <MII_TX_EN_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <MII_TX_ER_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <GMII_TX_EN_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <GMII_TX_ER_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <GMII_TX_CLK_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <TXP_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <TXN_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <TXP_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <TXN_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <RGMII_TX_CTL_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <RGMII_TXC_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <RGMII_TX_CTL_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <RGMII_TXC_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <MDC_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <HostMiimSel> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <HostReq> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <HostEmac1Sel> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac0AvbTxClk> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac0AvbTxClkEn> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac0AvbRxClk> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac0AvbRxClkEn> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac02AvbTxAck> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac02AvbRxDataValid> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac02AvbRxFrameGood> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac02AvbRxFrameBad> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac02AvbTxDataValid> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac02AvbTxUnderrun> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1AvbTxClk> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1AvbTxClkEn> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1AvbRxClk> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac1AvbRxClkEn> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac12AvbTxAck> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac12AvbRxDataValid> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac12AvbRxFrameGood> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Mac12AvbRxFrameBad> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac12AvbTxDataValid> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <Temac12AvbTxUnderrun> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <TxClientClk_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientTxStat_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientTxStatsVld_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientTxStatsByteVld_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <RxClientClk_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientRxStatsVld_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientRxStatsByteVld_0> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <TxClientClk_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientTxStat_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientTxStatsVld_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientTxStatsByteVld_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <RxClientClk_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientRxStatsVld_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <ClientRxStatsByteVld_1> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <MDIO_1_O> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5355: Output port <MDIO_1_T> of the instance <Soft_TEMAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5568: Output port <GPIO_IO_T> of the instance <LEDS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5568: Output port <GPIO2_IO_O> of the instance <LEDS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5568: Output port <GPIO2_IO_T> of the instance <LEDS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5568: Output port <IP2INTC_Irpt> of the instance <LEDS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5621: Output port <GPIO_IO_O> of the instance <DIP_Switches> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5621: Output port <GPIO_IO_T> of the instance <DIP_Switches> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5621: Output port <GPIO2_IO_O> of the instance <DIP_Switches> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5621: Output port <GPIO2_IO_T> of the instance <DIP_Switches> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5621: Output port <IP2INTC_Irpt> of the instance <DIP_Switches> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_TX_D> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_TX_Rem> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM0_RdFIFO_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM0_RdFIFO_RdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM0_RdFIFO_Latency> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC0_MCMIReadData> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC0_Rd_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_wr_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_rd_data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_rd_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL1_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL1_B_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM1_RdFIFO_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM1_RdFIFO_RdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM1_RdFIFO_Latency> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC1_MCMIReadData> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC1_Rd_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_wr_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_rd_data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_rd_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL2_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL2_B_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_TX_D> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_TX_Rem> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM2_RdFIFO_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM2_RdFIFO_RdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM2_RdFIFO_Latency> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC2_MCMIReadData> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC2_Rd_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_wr_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_rd_data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_rd_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL3_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL3_B_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_TX_D> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_TX_Rem> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM3_RdFIFO_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM3_RdFIFO_RdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM3_RdFIFO_Latency> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC3_MCMIReadData> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC3_Rd_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_wr_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_rd_data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_rd_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL4_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL4_B_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_TX_D> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_TX_Rem> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM4_RdFIFO_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM4_RdFIFO_RdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM4_RdFIFO_Latency> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC4_MCMIReadData> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC4_Rd_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_wr_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_rd_data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_rd_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL5_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL5_B_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_TX_D> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_TX_Rem> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM5_RdFIFO_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM5_RdFIFO_RdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM5_RdFIFO_Latency> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC5_MCMIReadData> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC5_Rd_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_wr_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_rd_data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_rd_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL6_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL6_B_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_TX_D> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_TX_Rem> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM6_RdFIFO_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM6_RdFIFO_RdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM6_RdFIFO_Latency> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC6_MCMIReadData> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC6_Rd_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_wr_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_rd_data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_rd_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL7_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL7_B_S_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_TX_D> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_TX_Rem> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM7_RdFIFO_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM7_RdFIFO_RdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM7_RdFIFO_Latency> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC7_MCMIReadData> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC7_Rd_Data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_wr_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_rd_data> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_rd_count> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_SSize> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_rdDBus> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_rdWdAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_MBusy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_MRdErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_MWrErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_MIRQ> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDRAM_Clk> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDRAM_CE> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDRAM_CS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDRAM_BankAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDRAM_Addr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDRAM_DM> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_Clk> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_Clk_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_CE> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_CS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_BankAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_Addr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_DM> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_Clk> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_Clk_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_CE> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_CS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_ODT> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_BankAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_Addr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_DM> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_Clk> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_Clk_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_CE> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_CS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_ODT> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_BankAddr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_Addr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_DM> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB0_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_Rx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_Tx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_RstOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_TX_SOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_TX_EOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_TX_SOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_TX_EOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_TX_Src_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA0_RX_Dst_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL0_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM0_AddrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM0_WrFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM0_WrFIFO_AlmostFull> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM0_RdFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM0_InitDone> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC0_MCMIReadDataValid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC0_MCMIReadDataErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC0_MCMIAddrReadyToAccept> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC0_Cmd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC0_Cmd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC0_Cmd_Idle> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC0_Wd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC0_Wd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC0_Rd_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC0_Rd_Almost_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_cmd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_cmd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_wr_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_wr_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_wr_underrun> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_wr_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_rd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_rd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_rd_overflow> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB0_rd_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL1_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL1_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL1_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL1_B_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL1_B_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL1_B_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB1_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM1_AddrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM1_WrFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM1_WrFIFO_AlmostFull> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM1_RdFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM1_InitDone> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC1_MCMIReadDataValid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC1_MCMIReadDataErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC1_MCMIAddrReadyToAccept> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC1_Cmd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC1_Cmd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC1_Cmd_Idle> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC1_Wd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC1_Wd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC1_Rd_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC1_Rd_Almost_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_cmd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_cmd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_wr_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_wr_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_wr_underrun> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_wr_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_rd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_rd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_rd_overflow> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB1_rd_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL2_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL2_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL2_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL2_B_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL2_B_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL2_B_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB2_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_Rx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_Tx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_RstOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_TX_SOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_TX_EOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_TX_SOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_TX_EOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_TX_Src_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA2_RX_Dst_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL2_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM2_AddrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM2_WrFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM2_WrFIFO_AlmostFull> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM2_RdFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM2_InitDone> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC2_MCMIReadDataValid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC2_MCMIReadDataErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC2_MCMIAddrReadyToAccept> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC2_Cmd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC2_Cmd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC2_Cmd_Idle> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC2_Wd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC2_Wd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC2_Rd_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC2_Rd_Almost_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_cmd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_cmd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_wr_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_wr_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_wr_underrun> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_wr_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_rd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_rd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_rd_overflow> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB2_rd_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL3_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL3_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL3_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL3_B_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL3_B_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL3_B_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB3_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_Rx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_Tx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_RstOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_TX_SOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_TX_EOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_TX_SOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_TX_EOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_TX_Src_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA3_RX_Dst_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL3_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM3_AddrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM3_WrFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM3_WrFIFO_AlmostFull> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM3_RdFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM3_InitDone> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC3_MCMIReadDataValid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC3_MCMIReadDataErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC3_MCMIAddrReadyToAccept> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC3_Cmd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC3_Cmd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC3_Cmd_Idle> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC3_Wd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC3_Wd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC3_Rd_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC3_Rd_Almost_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_cmd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_cmd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_wr_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_wr_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_wr_underrun> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_wr_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_rd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_rd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_rd_overflow> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB3_rd_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL4_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL4_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL4_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL4_B_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL4_B_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL4_B_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB4_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_Rx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_Tx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_RstOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_TX_SOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_TX_EOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_TX_SOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_TX_EOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_TX_Src_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA4_RX_Dst_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL4_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM4_AddrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM4_WrFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM4_WrFIFO_AlmostFull> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM4_RdFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM4_InitDone> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC4_MCMIReadDataValid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC4_MCMIReadDataErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC4_MCMIAddrReadyToAccept> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC4_Cmd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC4_Cmd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC4_Cmd_Idle> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC4_Wd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC4_Wd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC4_Rd_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC4_Rd_Almost_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_cmd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_cmd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_wr_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_wr_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_wr_underrun> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_wr_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_rd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_rd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_rd_overflow> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB4_rd_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL5_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL5_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL5_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL5_B_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL5_B_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL5_B_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB5_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_Rx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_Tx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_RstOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_TX_SOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_TX_EOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_TX_SOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_TX_EOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_TX_Src_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA5_RX_Dst_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL5_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM5_AddrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM5_WrFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM5_WrFIFO_AlmostFull> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM5_RdFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM5_InitDone> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC5_MCMIReadDataValid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC5_MCMIReadDataErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC5_MCMIAddrReadyToAccept> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC5_Cmd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC5_Cmd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC5_Cmd_Idle> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC5_Wd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC5_Wd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC5_Rd_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC5_Rd_Almost_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_cmd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_cmd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_wr_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_wr_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_wr_underrun> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_wr_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_rd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_rd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_rd_overflow> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB5_rd_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL6_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL6_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL6_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL6_B_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL6_B_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL6_B_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB6_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_Rx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_Tx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_RstOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_TX_SOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_TX_EOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_TX_SOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_TX_EOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_TX_Src_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA6_RX_Dst_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL6_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM6_AddrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM6_WrFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM6_WrFIFO_AlmostFull> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM6_RdFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM6_InitDone> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC6_MCMIReadDataValid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC6_MCMIReadDataErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC6_MCMIAddrReadyToAccept> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC6_Cmd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC6_Cmd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC6_Cmd_Idle> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC6_Wd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC6_Wd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC6_Rd_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC6_Rd_Almost_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_cmd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_cmd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_wr_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_wr_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_wr_underrun> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_wr_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_rd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_rd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_rd_overflow> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB6_rd_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL7_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL7_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL7_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL7_B_M_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL7_B_S_Control> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <FSL7_B_S_Exists> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SPLB7_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_Rx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_Tx_IntOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_RstOut> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_TX_SOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_TX_EOF> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_TX_SOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_TX_EOP> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_TX_Src_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA7_RX_Dst_Rdy> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDMA_CTRL7_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM7_AddrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM7_WrFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM7_WrFIFO_AlmostFull> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM7_RdFIFO_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PIM7_InitDone> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC7_MCMIReadDataValid> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC7_MCMIReadDataErr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <PPC440MC7_MCMIAddrReadyToAccept> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC7_Cmd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC7_Cmd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC7_Cmd_Idle> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC7_Wd_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC7_Wd_Almost_Full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC7_Rd_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <VFBC7_Rd_Almost_Empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_cmd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_cmd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_wr_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_wr_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_wr_underrun> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_wr_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_rd_full> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_rd_empty> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_rd_overflow> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MCB7_rd_error> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_addrAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_wait> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_rearbitrate> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_wrDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_wrComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_wrBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_rdDAck> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_rdComp> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_CTRL_Sl_rdBTerm> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_Clk_Mem_2x_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_Clk_Mem_2x_180_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_Clk_Mem_2x_CE0_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_Clk_Mem_2x_CE90_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_PLL_Lock_bufpll_o> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_Idelayctrl_Rdy_O> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_InitDone> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_ECC_Intr> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_DCM_PSEN> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <MPMC_DCM_PSINCDEC> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDRAM_RAS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDRAM_CAS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <SDRAM_WE_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_RAS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_CAS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_WE_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR_DQS_Div_O> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_RAS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_CAS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_WE_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR2_DQS_Div_O> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_RAS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_CAS_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_WE_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <DDR3_Reset_n> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 5674: Output port <selfrefresh_mode> of the instance <MCB_DDR3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7454: Output port <SCK_T> of the instance <Generic_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7454: Output port <MISO_O> of the instance <Generic_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7454: Output port <MISO_T> of the instance <Generic_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7454: Output port <MOSI_T> of the instance <Generic_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7454: Output port <SS_T> of the instance <Generic_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7514: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <S_AXI_BRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <S_AXI_RDATA> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <S_AXI_RRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Reg_En_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Interrupt> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <S_AXI_AWREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <S_AXI_WREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <S_AXI_BVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <S_AXI_ARREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <S_AXI_RVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Clk_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_TDI_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Capture_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Shift_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Update_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Dbg_Rst_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <bscan_tdi> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <bscan_reset> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <bscan_shift> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <bscan_update> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <bscan_capture> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <bscan_sel1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <bscan_drck1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <bscan_ext_tdo> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Ext_JTAG_DRCK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Ext_JTAG_RESET> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Ext_JTAG_SEL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Ext_JTAG_CAPTURE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Ext_JTAG_SHIFT> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Ext_JTAG_UPDATE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7543: Output port <Ext_JTAG_TDI> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7892: Output port <Interconnect_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7892: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7892: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7892: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7892: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7892: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7892: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7892: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7918: Output port <GenerateOut0> of the instance <xps_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7918: Output port <GenerateOut1> of the instance <xps_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 7918: Output port <PWM0> of the instance <xps_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 8019: Output port <Gpo> of the instance <xps_iic_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 8073: Output port <IP2INTC_Irpt> of the instance <mb_eth_ifc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 8129: Output port <SCK_T> of the instance <FADC_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 8129: Output port <MISO_O> of the instance <FADC_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 8129: Output port <MISO_T> of the instance <FADC_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 8129: Output port <MOSI_T> of the instance <FADC_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 8129: Output port <SS_T> of the instance <FADC_SPI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shebalin/lom/fpga/dev/prj/system/hdl/system.vhd" line 8129: Output port <IP2INTC_Irpt> of the instance <FADC_SPI> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_soft_temac_wrapper.ngc>.
INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Reading core <../implementation/system_dip_switches_wrapper.ngc>.
Reading core <../implementation/system_mb_eth_ifc_0_wrapper.ngc>.
Reading core <../implementation/system_generic_spi_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_mcb_ddr3_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_leds_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_xps_timer_0_wrapper.ngc>.
Reading core <../implementation/system_xps_intc_0_wrapper.ngc>.
Reading core <../implementation/system_xps_iic_0_wrapper.ngc>.
Reading core <../implementation/system_fadc_spi_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Loading core <system_soft_temac_wrapper> for timing and area information for instance <Soft_TEMAC>.
Loading core <system_dip_switches_wrapper> for timing and area information for instance <DIP_Switches>.
Loading core <system_mb_eth_ifc_0_wrapper> for timing and area information for instance <mb_eth_ifc_0>.
Loading core <system_generic_spi_wrapper> for timing and area information for instance <Generic_SPI>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_mcb_ddr3_wrapper> for timing and area information for instance <MCB_DDR3>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_leds_wrapper> for timing and area information for instance <LEDS>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <system_xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <system_xps_iic_0_wrapper> for timing and area information for instance <xps_iic_0>.
Loading core <system_fadc_spi_wrapper> for timing and area information for instance <FADC_SPI>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd1> in Unit <Soft_TEMAC> is equivalent to the following 2 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd1_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/llinkTemac0_RST_d4> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/llinkTemac0_RST_d4_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd4> in Unit <Soft_TEMAC> is equivalent to the following 3 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd4_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd4_2> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd4_3> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/savedEmac1Sel> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/savedEmac1Sel_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd3> in Unit <Soft_TEMAC> is equivalent to the following 3 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd3_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd3_2> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd3_3> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd5> in Unit <Soft_TEMAC> is equivalent to the following 2 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd5_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd5_2> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd1> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd2> in Unit <Soft_TEMAC> is equivalent to the following 3 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd2_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd2_2> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd2_3> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/plbRstLL0Domain> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/plbRstLL0Domain_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_1> <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/I_CONTROL_REG_1/control_register_data_int_7> in Unit <Generic_SPI> is equivalent to the following FF/Latch : <Generic_SPI/I_CONTROL_REG_1/control_register_data_int_7_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_fifo_full> in Unit <MCB_DDR3> is equivalent to the following 3 FFs/Latches : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_fifo_full_1> <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_fifo_full_2> <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_fifo_full_3> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/Rst_topim_0> in Unit <MCB_DDR3> is equivalent to the following 9 FFs/Latches : <MCB_DDR3/Rst_topim_1> <MCB_DDR3/Rst_topim_0_1> <MCB_DDR3/Rst_topim_1_1> <MCB_DDR3/Rst_topim_1_2> <MCB_DDR3/Rst_topim_1_3> <MCB_DDR3/Rst_topim_1_4> <MCB_DDR3/Rst_topim_1_5> <MCB_DDR3/Rst_topim_1_6> <MCB_DDR3/Rst_topim_1_7> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.mem_Address_Written> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.mem_Address_Written_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <LEDS/gpio_core_1/iGPIO_xferAck> in Unit <LEDS> is equivalent to the following FF/Latch : <LEDS/gpio_core_1/iGPIO_xferAck_1> 
INFO:Xst:2260 - The FF/Latch <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDS> is equivalent to the following 2 FFs/Latches : <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> in Unit <LEDS> is equivalent to the following FF/Latch : <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd1> in Unit <Soft_TEMAC> is equivalent to the following 2 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd1_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/llinkTemac0_RST_d4> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/llinkTemac0_RST_d4_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd4> in Unit <Soft_TEMAC> is equivalent to the following 3 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd4_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd4_2> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd4_3> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/savedEmac1Sel> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/savedEmac1Sel_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd3> in Unit <Soft_TEMAC> is equivalent to the following 3 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd3_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd3_2> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd3_3> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd5> in Unit <Soft_TEMAC> is equivalent to the following 2 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd5_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd5_2> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd1> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd2> in Unit <Soft_TEMAC> is equivalent to the following 3 FFs/Latches : <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd2_1> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd2_2> <Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_DCR2GHI_0/hi_sm_ps_FSM_FFd2_3> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/plbRstLL0Domain> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/plbRstLL0Domain_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3> in Unit <Soft_TEMAC> is equivalent to the following FF/Latch : <Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_1> <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_CSUM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Soft_TEMAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_1> <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_1> <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_1> <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid_2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <mb_eth_ifc_0> is equivalent to the following FF/Latch : <mb_eth_ifc_0/PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/I_CONTROL_REG_1/control_register_data_int_7> in Unit <Generic_SPI> is equivalent to the following FF/Latch : <Generic_SPI/I_CONTROL_REG_1/control_register_data_int_7_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_fifo_full> in Unit <MCB_DDR3> is equivalent to the following 3 FFs/Latches : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_fifo_full_1> <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_fifo_full_2> <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_fifo_full_3> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/Rst_topim_0> in Unit <MCB_DDR3> is equivalent to the following 9 FFs/Latches : <MCB_DDR3/Rst_topim_1> <MCB_DDR3/Rst_topim_0_1> <MCB_DDR3/Rst_topim_1_1> <MCB_DDR3/Rst_topim_1_2> <MCB_DDR3/Rst_topim_1_3> <MCB_DDR3/Rst_topim_1_4> <MCB_DDR3/Rst_topim_1_5> <MCB_DDR3/Rst_topim_1_6> <MCB_DDR3/Rst_topim_1_7> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.mem_Address_Written> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.mem_Address_Written_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> in Unit <LEDS> is equivalent to the following FF/Latch : <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_1> 
INFO:Xst:2260 - The FF/Latch <LEDS/gpio_core_1/iGPIO_xferAck> in Unit <LEDS> is equivalent to the following FF/Latch : <LEDS/gpio_core_1/iGPIO_xferAck_1> 
INFO:Xst:2260 - The FF/Latch <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDS> is equivalent to the following 2 FFs/Latches : <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> <LEDS/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_2> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12670
#      GND                         : 29
#      INV                         : 185
#      LUT1                        : 294
#      LUT2                        : 1070
#      LUT3                        : 1857
#      LUT4                        : 1859
#      LUT5                        : 1802
#      LUT6                        : 3473
#      LUT6_2                      : 79
#      MULT_AND                    : 9
#      MUXCY                       : 820
#      MUXCY_L                     : 266
#      MUXF5                       : 1
#      MUXF7                       : 175
#      MUXF8                       : 1
#      VCC                         : 16
#      XORCY                       : 734
# FlipFlops/Latches                : 9652
#      FD                          : 1009
#      FD_1                        : 2
#      FDC                         : 246
#      FDC_1                       : 5
#      FDCE                        : 498
#      FDE                         : 1066
#      FDE_1                       : 16
#      FDP                         : 38
#      FDPE                        : 29
#      FDR                         : 2819
#      FDRE                        : 3609
#      FDRE_1                      : 1
#      FDS                         : 146
#      FDSE                        : 167
#      ODDR2                       : 1
# RAMS                             : 187
#      RAM16X1D                    : 72
#      RAM16X1S                    : 32
#      RAM32M                      : 37
#      RAMB16BWER                  : 44
#      RAMB8BWER                   : 2
# Shift Registers                  : 267
#      SRL16                       : 1
#      SRL16E                      : 141
#      SRLC16E                     : 125
# Clock Buffers                    : 10
#      BUFG                        : 9
#      BUFGMUX                     : 1
# IO Buffers                       : 49
#      BUFIO2                      : 1
#      IOBUF                       : 21
#      IOBUFDS                     : 2
#      OBUFT                       : 24
#      OBUFTDS                     : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 92
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 1
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 10
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 45
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg900-3 


Slice Logic Utilization: 
 Number of Slice Registers:            9640  out of  184304     5%  
 Number of Slice LUTs:                11210  out of  92152    12%  
    Number used as Logic:             10619  out of  92152    11%  
    Number used as Memory:              591  out of  21680     2%  
       Number used as RAM:              324
       Number used as SRL:              267

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15706
   Number with an unused Flip Flop:    6066  out of  15706    38%  
   Number with an unused LUT:          4496  out of  15706    28%  
   Number of fully used LUT-FF pairs:  5144  out of  15706    32%  
   Number of unique control sets:       615

IO Utilization: 
 Number of IOs:                         241
 Number of bonded IOBs:                  51  out of    540     9%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of Block RAM/FIFO:               45  out of    268    16%  
    Number using Block RAM only:         45
 Number of BUFG/BUFGCTRLs:               10  out of     16    62%  
 Number of DSP48A1s:                      3  out of    180     1%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                             | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
OSC_50MHZ                          | PLL_ADV:CLKOUT3                                                                                                   | 8665  |
ETH_RX_CLK                         | BUFIO2                                                                                                            | 613   |
OSC_50MHZ                          | PLL_ADV:CLKOUT0+BUFGMUX                                                                                           | 417   |
clock                              | NONE(mb_eth_ifc_0/mb_eth_ifc_0/USER_LOGIC_I/bram_addr_r_8)                                                        | 169   |
mdm_0/mdm_0/drck_i                 | BUFG                                                                                                              | 209   |
mdm_0/Ext_JTAG_UPDATE              | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 43    |
xps_timer_0/Interrupt              | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/INTR_DETECT_GEN<2>.EDGE_DETECT_GEN.intr_sync_2)                            | 1     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 36.524ns (Maximum Frequency: 27.379MHz)
   Minimum input arrival time before clock: 7.508ns
   Maximum output required time after clock: 9.715ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC_50MHZ'
  Clock period: 36.524ns (frequency: 27.379MHz)
  Total number of paths / destination ports: 1086304 / 24041
-------------------------------------------------------------------------
Delay:               4.870ns (Levels of Logic = 2)
  Source:            mb_plb/mb_plb/GEN_SPLB_RST[0].I_SPLB_RST (FF)
  Destination:       Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TX_GMII_RESET_GEN_0/reset_sync1 (FF)
  Source Clock:      OSC_50MHZ rising 1.5X
  Destination Clock: OSC_50MHZ rising 2.5X

  Data Path: mb_plb/mb_plb/GEN_SPLB_RST[0].I_SPLB_RST to Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_TX_GMII_RESET_GEN_0/reset_sync1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            104   0.447   1.992  mb_plb/GEN_SPLB_RST[0].I_SPLB_RST (SPLB_Rst<0>)
     end scope: 'mb_plb:SPLB_Rst<0>'
     begin scope: 'Soft_TEMAC:SPLB_Rst'
     LUT2:I0->O           88   0.203   1.798  Soft_TEMAC/hRst1 (Soft_TEMAC/hRst)
     FDC:CLR                   0.430          Soft_TEMAC/SOFT_SYS.I_TEMAC/tx_enable_int_0
    ----------------------------------------
    Total                      4.870ns (1.080ns logic, 3.790ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ETH_RX_CLK'
  Clock period: 5.948ns (frequency: 168.114MHz)
  Total number of paths / destination ports: 5795 / 1538
-------------------------------------------------------------------------
Delay:               5.948ns (Levels of Logic = 5)
  Source:            Soft_TEMAC/Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2 (FF)
  Destination:       Soft_TEMAC/Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart (FF)
  Source Clock:      ETH_RX_CLK rising
  Destination Clock: ETH_RX_CLK rising

  Data Path: Soft_TEMAC/Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2 to Soft_TEMAC/Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             66   0.447   1.654  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2 (Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd2)
     LUT5:I4->O            3   0.205   0.755  Soft_TEMAC/I_RX0/I_RX_CL_IF/Mmux_rxClClkNextAvailable31 (Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkNextAvailable<2>)
     LUT6:I4->O            1   0.203   0.808  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_PWR_36_o_MUX_558_o2 (Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_PWR_36_o_MUX_558_o2)
     LUT5:I2->O            1   0.205   0.580  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_glue_set_SW0 (N698)
     LUT6:I5->O            1   0.205   0.580  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_glue_set_SW1 (N756)
     LUT6:I5->O            1   0.205   0.000  Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_glue_set (Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_glue_set)
     FDR:D                     0.102          Soft_TEMAC/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart
    ----------------------------------------
    Total                      5.948ns (1.572ns logic, 4.376ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.278ns (frequency: 305.078MHz)
  Total number of paths / destination ports: 673 / 269
-------------------------------------------------------------------------
Delay:               3.278ns (Levels of Logic = 1)
  Source:            mb_eth_ifc_0/mb_eth_ifc_0/USER_LOGIC_I/set_reg_num_pending_b_c_r (FF)
  Destination:       mb_eth_ifc_0/mb_eth_ifc_0/USER_LOGIC_I/reg_num_r_15 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: mb_eth_ifc_0/mb_eth_ifc_0/USER_LOGIC_I/set_reg_num_pending_b_c_r to mb_eth_ifc_0/mb_eth_ifc_0/USER_LOGIC_I/reg_num_r_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.300  mb_eth_ifc_0/USER_LOGIC_I/set_reg_num_pending_b_c_r (mb_eth_ifc_0/USER_LOGIC_I/set_reg_num_pending_b_c_r)
     LUT4:I1->O           16   0.205   1.004  mb_eth_ifc_0/USER_LOGIC_I/_n0911_inv1 (mb_eth_ifc_0/USER_LOGIC_I/_n0911_inv)
     FDE:CE                    0.322          mb_eth_ifc_0/USER_LOGIC_I/reg_num_r_0
    ----------------------------------------
    Total                      3.278ns (0.974ns logic, 2.304ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.953ns (frequency: 143.817MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               3.477ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.924  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.203   1.132  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.102          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.477ns (1.421ns logic, 2.056ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Clock period: 9.886ns (frequency: 101.156MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               4.943ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      mdm_0/Ext_JTAG_UPDATE falling
  Destination Clock: mdm_0/Ext_JTAG_UPDATE rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.203   0.961  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41 (Dbg_Reg_En_0<3>)
     end scope: 'mdm_0:Dbg_Reg_En_0<3>'
     begin scope: 'microblaze_0:DBG_REG_EN<3>'
     LUT5:I0->O            4   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_483_o_PWR_137_o_MUX_5248_o111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_483_o_PWR_137_o_MUX_5248_o11)
     LUT4:I3->O           10   0.205   0.856  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.322          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    ----------------------------------------
    Total                      4.943ns (1.380ns logic, 3.563ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ETH_RX_CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 0)
  Source:            Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/S60.GEN_IO.rxdata_bus[7].delay_gmii_rxd:DATAOUT (PAD)
  Destination:       Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/rxd_to_mac_7 (FF)
  Destination Clock: ETH_RX_CLK rising

  Data Path: Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/S60.GEN_IO.rxdata_bus[7].delay_gmii_rxd:DATAOUT to Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/rxd_to_mac_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/S60.GEN_IO.rxdata_bus[7].delay_gmii_rxd (Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/S60.gmii_rxd_delay<7>)
     FD:D                      0.102          Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/rxd_to_mac_7
    ----------------------------------------
    Total                      0.681ns (0.102ns logic, 0.579ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OSC_50MHZ'
  Total number of paths / destination ports: 631 / 559
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            MCB_DDR3/MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL (PAD)
  Destination:       MCB_DDR3/MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/fsmfake3_1 (FF)
  Destination Clock: OSC_50MHZ rising 1.5X

  Data Path: MCB_DDR3/MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL to MCB_DDR3/MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/fsmfake3_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P0CMDFULL          7   0.000   1.118  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p0_cmd_full_i)
     LUT5:I0->O           31   0.203   1.622  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_AddrAck1 (MCB_DDR3/NPI_AddrAck<0>)
     LUT6:I1->O            1   0.203   0.684  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>2 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>2)
     LUT6:I4->O            2   0.203   0.617  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>5 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>)
     LUT4:I3->O            1   0.205   0.000  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_195_o1 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_195_o)
     FD:D                      0.102          MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b
    ----------------------------------------
    Total                      4.957ns (0.916ns logic, 4.041ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.102ns (Levels of Logic = 1)
  Source:            mem_rdata<15> (PAD)
  Destination:       mb_eth_ifc_0/mb_eth_ifc_0/USER_LOGIC_I/mem_rdata_r_15 (FF)
  Destination Clock: clock rising

  Data Path: mem_rdata<15> to mb_eth_ifc_0/mb_eth_ifc_0/USER_LOGIC_I/mem_rdata_r_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'mb_eth_ifc_0:mem_rdata<15>'
     FD:D                      0.102          mb_eth_ifc_0/USER_LOGIC_I/mem_rdata_r_15
    ----------------------------------------
    Total                      0.102ns (0.102ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.185ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.079  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.203   1.132  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.102          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.185ns (0.974ns logic, 2.211ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              7.508ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mdm_0/Ext_JTAG_UPDATE falling

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   1.147  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (mdm_0/sel)
     LUT5:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.203   0.579  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.430          mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      7.508ns (1.648ns logic, 5.860ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSC_50MHZ'
  Total number of paths / destination ports: 1315 / 273
-------------------------------------------------------------------------
Offset:              7.991ns (Levels of Logic = 14)
  Source:            MCB_DDR3/MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      OSC_50MHZ rising 1.5X

  Data Path: MCB_DDR3/MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             54   0.447   1.802  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1)
     LUT6:I3->O            2   0.205   0.721  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Data_Read_B1 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/data_read_b)
     LUT6:I4->O            7   0.203   1.002  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/fsl_m_full_i1 (FSL0_B_M_Full)
     end scope: 'MCB_DDR3:FSL0_B_M_Full'
     begin scope: 'microblaze_0:DCACHE_FSL_OUT_FULL'
     LUT3:I0->O            1   0.205   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N_SW0 (N52)
     LUT6:I3->O            1   0.205   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       34   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      233   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<2>)
     MUXCY_L:CI->LO      281   0.019   2.069  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      7.991ns (1.589ns logic, 6.402ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 82 / 82
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 1)
  Source:            mb_eth_ifc_0/mb_eth_ifc_0/USER_LOGIC_I/mem_addr_r_31 (FF)
  Destination:       mem_addr<31> (PAD)
  Source Clock:      clock rising

  Data Path: mb_eth_ifc_0/mb_eth_ifc_0/USER_LOGIC_I/mem_addr_r_31 to mem_addr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.447   0.000  mb_eth_ifc_0/USER_LOGIC_I/mem_addr_r_31 (mem_addr<31>)
     end scope: 'mb_eth_ifc_0:mem_addr<31>'
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 49 / 1
-------------------------------------------------------------------------
Offset:              6.767ns (Levels of Logic = 8)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/Ext_JTAG_UPDATE falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.203   0.774  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0:Dbg_Reg_En_0<7>'
     begin scope: 'microblaze_0:DBG_REG_EN<7>'
     LUT6:I5->O            1   0.205   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      6.767ns (1.669ns logic, 5.098ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 199 / 1
-------------------------------------------------------------------------
Offset:              9.715ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.447   1.608  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<3>)
     LUT5:I0->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO124)
     LUT6:I1->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125)
     LUT6:I1->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO127 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126)
     LUT6:I1->O            1   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      9.715ns (2.073ns logic, 7.642ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 756 / 706
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 2)
  Source:            MCB_DDR3/MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0:OQ (PAD)
  Destination:       DDR3_A<12> (PAD)

  Data Path: MCB_DDR3/MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0:OQ to DDR3_A<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_addr<12>)
     OBUFT:I->O                2.571          MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_obuft[12].iob_addr_inst (mcbx_dram_addr<12>)
     end scope: 'MCB_DDR3:mcbx_dram_addr<12>'
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ETH_RX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RX_CLK     |    5.948|         |         |         |
OSC_50MHZ      |    4.870|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC_50MHZ
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
ETH_RX_CLK           |    4.088|         |         |         |
OSC_50MHZ            |   10.994|    2.427|    2.529|         |
clock                |    1.620|         |         |         |
mdm_0/Ext_JTAG_UPDATE|    3.711|    2.923|         |         |
mdm_0/mdm_0/drck_i   |    4.486|         |         |         |
xps_timer_0/Interrupt|    1.128|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_50MHZ      |    2.976|         |         |         |
clock          |    3.278|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/Ext_JTAG_UPDATE
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
OSC_50MHZ            |    2.344|         |         |         |
mdm_0/Ext_JTAG_UPDATE|         |    4.943|    7.868|         |
mdm_0/mdm_0/drck_i   |    1.263|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/drck_i
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
OSC_50MHZ            |    5.157|         |         |         |
mdm_0/Ext_JTAG_UPDATE|         |    4.934|    2.873|         |
mdm_0/mdm_0/drck_i   |    2.427|    3.477|    3.249|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xps_timer_0/Interrupt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_50MHZ      |    3.752|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 44.52 secs
 
--> 


Total memory usage is 589100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    : 1649 (   0 filtered)

