# compile verilog/system verilog design source files
verilog xil_defaultlib  "TestBench_time_synth.v"
sv xil_defaultlib  "../../../../KeremLab3.srcs/sim_1/new/TestBench.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
