Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 12 16:50:14 2025
| Host         : agam running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1061 |
|    Minimum number of control sets                        |  1061 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3292 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1061 |
| >= 0 to < 4        |   244 |
| >= 4 to < 6        |   141 |
| >= 6 to < 8        |   115 |
| >= 8 to < 10       |    74 |
| >= 10 to < 12      |    43 |
| >= 12 to < 14      |    88 |
| >= 14 to < 16      |    14 |
| >= 16              |   342 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6003 |         1769 |
| No           | No                    | Yes                    |             222 |           74 |
| No           | Yes                   | No                     |            1682 |          748 |
| Yes          | No                    | No                     |            7478 |         2943 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6539 |         1988 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                   Clock Signal                                  |                                                                                                Enable Signal                                                                                               |                                                                                          Set/Reset Signal                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | design_1_i/axi_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                   | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                          | design_1_i/axi_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                  | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                 |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_running/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | design_1_i/axi_running/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_running/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | design_1_i/axi_running/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                       |                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                               |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                     | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                       |                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                               | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                   | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                 |                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                               |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                        | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                          | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                    |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_running/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                    |                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__8_n_0                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__9_n_0                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                    |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__6_n_0                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                    |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/FSM_sequential_gen_endpoint.w_state_reg[0][0]                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/predictor_instance/is_branch_state1                                                                                                     | design_1_i/axi_rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_payld_push134_out                                                             |                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                 | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_2_n_0 |                                                                                                                                                                                                            |                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                              | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                       | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg         |                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual |                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                      | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               |                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                        |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                              |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                              |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/E[0]                                                                            |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                     |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                              |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                     |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                     |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                              |                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/E[2]                                                                            |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/E[1]                                                                            |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                     |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                          | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[3].rlast_i_reg[3][0]                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].rlast_i_reg[2][0]                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].rlast_i_reg[1][0]                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].rlast_i_reg[0][0]                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                         | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/E[0]                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_1                                                                                |                                                                                                                                                                                                   |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[10]_i_1_n_0                                                            |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0[0]                                                              |                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_0                                                                               |                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[10]_i_1_n_0                                                            |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_1                                                                               |                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[10]_i_1_n_0                                                             |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_0                                                                                |                                                                                                                                                                                                   |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_1                                                                               |                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/E[0]                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                 |                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/gen_wr.afull_r_reg                                      |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                   |                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/gen_wr.afull_r_reg                                      |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                        |                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                                   |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_0                                                                               |                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/stored_imm[62]_i_1_n_0                                                                                                                  | design_1_i/axi_rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                    |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                              | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                               | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                         |                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                         |                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                |                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                         |                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                |                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                         |                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                |                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                |                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                               |                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                               |                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                               |                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                               |                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                               |                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                               |                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                               |                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                               |                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_i/core_0/inst/clk_BUFG                                                |                                                                                                                                                                                                            | design_1_i/axi_rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                    |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                3 |             19 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                    |               10 |             19 |         1.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                3 |             19 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                3 |             19 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                4 |             19 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                    |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_running/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_shelve_d                                                                                   |                                                                                                                                                                                                   |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |               14 |             29 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |               15 |             29 |         1.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |               13 |             29 |         2.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |               14 |             29 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |               13 |             29 |         2.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |               13 |             29 |         2.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               16 |             31 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              |                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                             | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                               | design_1_i/axi_instr_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                         | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                             |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/areset                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                             | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                             |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                  | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                   | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/areset                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/areset                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/areset                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                      |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                      |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_2                                                      |                                                                                                                                                                                                   |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_1                                                      |                                                                                                                                                                                                   |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_0                                                      |                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i                                                        |                                                                                                                                                                                                   |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/r_shelf                                                                                      |                                                                                                                                                                                                   |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                           |                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                           |                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                           |                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                                    |                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                    |                                                                                                                                                                                                   |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                    |                                                                                                                                                                                                   |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                    |                                                                                                                                                                                                   |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                   |                6 |             37 |         6.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                   |                6 |             37 |         6.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |                8 |             37 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg                                                      |                                                                                                                                                                                                   |               25 |             37 |         1.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             42 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             43 |         5.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             43 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             43 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             43 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             43 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             43 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             43 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             43 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               11 |             46 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_col/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_din/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_addr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                             |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_col_dout/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                         |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                   |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                   |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                       |                                                                                                                                                                                                   |               17 |             47 |         2.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                      |                                                                                                                                                                                                   |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_debug_row/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                      |                                                                                                                                                                                                   |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_if_instr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                               |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_if_pc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                           |                                                                                                                                                                                                   |               14 |             48 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                          |                                                                                                                                                                                                   |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                      |                                                                                                                                                                                                   |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                   |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                                   |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                   |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                   |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                   |                9 |             53 |         5.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                   |               11 |             53 |         4.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |               10 |             53 |         5.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                        |                                                                                                                                                                                                   |               16 |             53 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                  |                                                                                                                                                                                                   |               12 |             53 |         4.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___4_n_0                                                                   |                                                                                                                                                                                                   |               15 |             53 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                   |               10 |             53 |         5.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                   |               18 |             53 |         2.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                  |                                                                                                                                                                                                   |               10 |             54 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___4_n_0                                                                   |                                                                                                                                                                                                   |                9 |             54 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                        |                                                                                                                                                                                                   |               14 |             54 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                  |               25 |             54 |         2.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/if_stage_instance/cur_pc[61]_i_1_n_0                                                                                                                                                | design_1_i/axi_rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                    |               19 |             62 |         3.26 |
|  design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/is_branch_state                                                                                                                         | design_1_i/axi_rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                    |               20 |             62 |         3.10 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[40][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               39 |             64 |         1.64 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[49][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               45 |             64 |         1.42 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[48][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               37 |             64 |         1.73 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[47][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               25 |             64 |         2.56 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[46][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               25 |             64 |         2.56 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[45][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               39 |             64 |         1.64 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[44][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               36 |             64 |         1.78 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[43][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               23 |             64 |         2.78 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[42][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               24 |             64 |         2.67 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[41][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               37 |             64 |         1.73 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[4][63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                   |               39 |             64 |         1.64 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[3][63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                   |               32 |             64 |         2.00 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[39][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               18 |             64 |         3.56 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[38][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               19 |             64 |         3.37 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[37][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               24 |             64 |         2.67 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[36][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               26 |             64 |         2.46 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[35][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               21 |             64 |         3.05 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[34][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               25 |             64 |         2.56 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[33][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               32 |             64 |         2.00 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[6][63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                   |               61 |             64 |         1.05 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[61][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               56 |             64 |         1.14 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[8][63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                   |               60 |             64 |         1.07 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[60][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               52 |             64 |         1.23 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[5][63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                   |               44 |             64 |         1.45 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[59][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               53 |             64 |         1.21 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[9][63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                   |               60 |             64 |         1.07 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[7][63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                   |               58 |             64 |         1.10 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[58][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               44 |             64 |         1.45 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[62][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               53 |             64 |         1.21 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[57][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               42 |             64 |         1.52 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[56][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               46 |             64 |         1.39 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[55][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               30 |             64 |         2.13 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[54][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               43 |             64 |         1.49 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[53][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               42 |             64 |         1.52 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[52][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               42 |             64 |         1.52 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[51][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               30 |             64 |         2.13 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[50][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               27 |             64 |         2.37 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[16][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                   |                8 |             64 |         8.00 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array                                                                                                                                        |                                                                                                                                                                                                   |               53 |             64 |         1.21 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[10][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               24 |             64 |         2.67 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[11][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               36 |             64 |         1.78 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[12][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               26 |             64 |         2.46 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[13][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               24 |             64 |         2.67 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[14][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               38 |             64 |         1.68 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[15][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               32 |             64 |         2.00 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[32][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               37 |             64 |         1.73 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[17][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               23 |             64 |         2.78 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[18][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               22 |             64 |         2.91 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[19][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               23 |             64 |         2.78 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[20][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               22 |             64 |         2.91 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[31][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               19 |             64 |         3.37 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[30][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               20 |             64 |         3.20 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[2][63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                   |               22 |             64 |         2.91 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[29][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               37 |             64 |         1.73 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[28][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               21 |             64 |         3.05 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[27][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               35 |             64 |         1.83 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[26][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               19 |             64 |         3.37 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[25][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               39 |             64 |         1.64 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[24][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               28 |             64 |         2.29 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[23][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               24 |             64 |         2.67 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[22][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               37 |             64 |         1.73 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[21][63]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                   |               24 |             64 |         2.67 |
| ~design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array[1][63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                   |               36 |             64 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                   |                9 |             68 |         7.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                           |               37 |             81 |         2.19 |
|  design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/if_id_reg_instance/p_0_in                                                                                                                                                           | design_1_i/core_0/inst/rst00_out                                                                                                                                                                  |               32 |             96 |         3.00 |
|  design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/mem_wb_reg_instance/p_0_in                                                                                                                                                          | design_1_i/axi_rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                    |               65 |            136 |         2.09 |
|  design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/ex_mem_reg_instance/p_0_in                                                                                                                                                          | design_1_i/axi_rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                    |              102 |            313 |         3.07 |
|  design_1_i/core_0/inst/clk_BUFG                                                | design_1_i/core_0/inst/id_ex_reg_instance/p_0_in                                                                                                                                                           | design_1_i/core_0/inst/rst0                                                                                                                                                                       |              135 |            327 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                                            |                                                                                                                                                                                                   |              643 |           2397 |         3.73 |
|  design_1_i/core_0/inst/clk_BUFG                                                |                                                                                                                                                                                                            |                                                                                                                                                                                                   |             1124 |           3602 |         3.20 |
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


