# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TopmetalSe_Sequencer.srcs/sources_1/new/clock_sequencer.vhd" \
"../../../../TopmetalSe_Sequencer.srcs/trigger_tb/new/trigger_tb.vhd" \

# Do not sort compile order
nosort
