Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/encrypter.vhd" into library work
Parsing entity <encrypter>.
Parsing architecture <en_rtl> of entity <encrypter>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/decrypter.vhd" into library work
Parsing entity <decrypter>.
Parsing architecture <de_rtl> of entity <decrypter>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <debouncer_rtl> of entity <debouncer>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/comm_fgpa_fx2.vhd" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <rtl> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/atm_top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <structural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <structural>) with generics from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <rtl>) from library <work>.

Elaborating entity <debouncer> (architecture <debouncer_rtl>) with generics from library <work>.

Elaborating entity <encrypter> (architecture <en_rtl>) from library <work>.

Elaborating entity <decrypter> (architecture <de_rtl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/atm_top_level.vhd".
        N = 100000000
        M = 50000000
        max_no_of_blinks = 8
    Found 1-bit register for signal <main_process.input_taken_already>.
    Found 1-bit register for signal <start_encrypt>.
    Found 1-bit register for signal <start_decrypt>.
    Found 1-bit register for signal <adequate_cash_in_atm>.
    Found 1-bit register for signal <main_process.adequate_cash_in_account>.
    Found 1-bit register for signal <main_process.user_is_admin>.
    Found 1-bit register for signal <main_process.dispensing_done_already>.
    Found 1-bit register for signal <main_process.time_gap>.
    Found 4-bit register for signal <main_process.input_byte_count>.
    Found 4-bit register for signal <main_process.led_blink_counter>.
    Found 64-bit register for signal <main_process.input_eight_bytes>.
    Found 64-bit register for signal <main_process.response_from_host>.
    Found 8-bit register for signal <main_process.check_for_host_response>.
    Found 8-bit register for signal <main_process.no_2000_notes_to_be_dispensed>.
    Found 8-bit register for signal <main_process.no_1000_notes_to_be_dispensed>.
    Found 8-bit register for signal <main_process.no_500_notes_to_be_dispensed>.
    Found 8-bit register for signal <main_process.no_100_notes_to_be_dispensed>.
    Found 8-bit register for signal <led_out>.
    Found 3-bit register for signal <main_process.led_4to7_blink_counter>.
    Found 3-bit register for signal <system_state>.
    Found 27-bit register for signal <main_process.time_counter>.
    Found 64-bit register for signal <en_input>.
    Found 64-bit register for signal <de_input>.
    Found 8-bit register for signal <n2000>.
    Found 8-bit register for signal <n1000>.
    Found 8-bit register for signal <n500>.
    Found 8-bit register for signal <n100>.
    Found finite state machine <FSM_0> for signal <system_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 32                                             |
    | Inputs             | 24                                             |
    | Outputs            | 14                                             |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Reset              | debounced_reset (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <main_process.input_byte_count[3]_GND_4_o_add_78_OUT> created at line 317.
    Found 4-bit adder for signal <main_process.led_blink_counter[3]_GND_4_o_add_136_OUT> created at line 523.
    Found 3-bit adder for signal <main_process.led_4to7_blink_counter[2]_GND_4_o_add_212_OUT> created at line 659.
    Found 27-bit adder for signal <main_process.time_counter[26]_GND_4_o_add_345_OUT> created at line 695.
    Found 7-bit subtractor for signal <GND_4_o_GND_4_o_sub_5_OUT<6:0>> created at line 313.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_144_OUT<7:0>> created at line 544.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_145_OUT<7:0>> created at line 545.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_146_OUT<7:0>> created at line 546.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_147_OUT<7:0>> created at line 547.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_158_OUT<7:0>> created at line 562.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_164_OUT<7:0>> created at line 575.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_170_OUT<7:0>> created at line 588.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_176_OUT<7:0>> created at line 601.
    Found 1-bit tristate buffer for signal <fx2Addr_out<0>> created at line 16
    Found 4-bit comparator greater for signal <main_process.input_byte_count[3]_PWR_4_o_LessThan_4_o> created at line 309
    Found 8-bit comparator greater for signal <n2000[7]_main_process.input_eight_bytes[31]_LessThan_96_o> created at line 355
    Found 8-bit comparator greater for signal <n1000[7]_main_process.input_eight_bytes[23]_LessThan_97_o> created at line 356
    Found 8-bit comparator greater for signal <n500[7]_main_process.input_eight_bytes[15]_LessThan_98_o> created at line 357
    Found 8-bit comparator greater for signal <n100[7]_main_process.input_eight_bytes[7]_LessThan_99_o> created at line 358
    Found 3-bit comparator greater for signal <main_process.led_4to7_blink_counter[2]_GND_4_o_LessThan_207_o> created at line 639
    Found 27-bit comparator greater for signal <GND_4_o_main_process.time_counter[26]_LessThan_214_o> created at line 660
    Found 3-bit comparator greater for signal <main_process.led_4to7_blink_counter[2]_PWR_4_o_LessThan_215_o> created at line 660
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 382 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 426 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/comm_fgpa_fx2.vhd".
    Found 17-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_6_o_GND_6_o_sub_21_OUT<16:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fifoOp<1>> created at line 106
    Found 1-bit tristate buffer for signal <fifoOp<0>> created at line 106
    Found 1-bit tristate buffer for signal <fx2PktEnd_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2FifoSel_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 233
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/debouncer.vhd".
        wait_cycles = "11110100001000111111"
    Found 1-bit register for signal <oldbutton>.
    Found 1-bit register for signal <button_deb>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_22_o_add_0_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <encrypter>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/encrypter.vhd".
    Found 32-bit register for signal <sum>.
    Found 64-bit register for signal <ciphertext>.
    Found 6-bit register for signal <round>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 32-bit adder for signal <n0098> created at line 47.
    Found 32-bit adder for signal <v1[31]_GND_23_o_add_6_OUT> created at line 48.
    Found 32-bit adder for signal <v1[31]_sum[31]_add_7_OUT> created at line 48.
    Found 32-bit adder for signal <GND_23_o_GND_23_o_add_9_OUT> created at line 48.
    Found 32-bit adder for signal <n0107> created at line 48.
    Found 32-bit adder for signal <v0[31]_GND_23_o_add_12_OUT> created at line 49.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_13_OUT> created at line 49.
    Found 32-bit adder for signal <GND_23_o_PWR_14_o_add_15_OUT> created at line 49.
    Found 32-bit adder for signal <v1[31]_v0[31]_add_17_OUT> created at line 49.
    Found 6-bit adder for signal <round[5]_GND_23_o_add_18_OUT> created at line 50.
    Found 6-bit comparator greater for signal <round[5]_PWR_14_o_LessThan_5_o> created at line 46
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <encrypter> synthesized.

Synthesizing Unit <decrypter>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/frontend/decrypter.vhd".
    Found 32-bit register for signal <plaintext>.
    Found 6-bit register for signal <round>.
    Found 32-bit register for signal <sum>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 32-bit adder for signal <v0[31]_GND_24_o_add_5_OUT> created at line 47.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_6_OUT> created at line 47.
    Found 32-bit adder for signal <GND_24_o_PWR_15_o_add_8_OUT> created at line 47.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_11_OUT> created at line 48.
    Found 32-bit adder for signal <GND_24_o_sum[31]_add_12_OUT> created at line 48.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_14_OUT> created at line 48.
    Found 6-bit adder for signal <round[5]_GND_24_o_add_18_OUT> created at line 50.
    Found 32-bit subtractor for signal <n0107> created at line 0.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_17_OUT<31:0>> created at line 48.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_18_OUT<31:0>> created at line 49.
    Found 6-bit comparator greater for signal <round[5]_PWR_15_o_LessThan_5_o> created at line 46
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <decrypter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 38
 17-bit subtractor                                     : 1
 20-bit adder                                          : 4
 27-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 15
 32-bit subtractor                                     : 3
 4-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 8
# Registers                                            : 54
 1-bit register                                        : 20
 17-bit register                                       : 1
 20-bit register                                       : 4
 27-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 7
 4-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 5
 7-bit register                                        : 1
 8-bit register                                        : 10
# Comparators                                          : 10
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
 8-bit comparator greater                              : 4
# Multiplexers                                         : 473
 1-bit 2-to-1 multiplexer                              : 386
 17-bit 2-to-1 multiplexer                             : 3
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 60
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 2
# Xors                                                 : 16
 1-bit xor2                                            : 8
 32-bit xor2                                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <top_level>.
The following registers are absorbed into accumulator <n2000>: 1 register on signal <n2000>.
The following registers are absorbed into accumulator <n1000>: 1 register on signal <n1000>.
The following registers are absorbed into accumulator <n500>: 1 register on signal <n500>.
The following registers are absorbed into accumulator <n100>: 1 register on signal <n100>.
The following registers are absorbed into counter <main_process.time_counter>: 1 register on signal <main_process.time_counter>.
The following registers are absorbed into counter <main_process.led_4to7_blink_counter>: 1 register on signal <main_process.led_4to7_blink_counter>.
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 17-bit subtractor                                     : 1
 20-bit adder                                          : 4
 32-bit adder                                          : 15
 32-bit subtractor                                     : 3
 4-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 4
# Counters                                             : 6
 20-bit up counter                                     : 4
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Accumulators                                         : 4
 8-bit down loadable accumulator                       : 4
# Registers                                            : 656
 Flip-Flops                                            : 656
# Comparators                                          : 10
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
 8-bit comparator greater                              : 4
# Multiplexers                                         : 537
 1-bit 2-to-1 multiplexer                              : 458
 17-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 55
# FSMs                                                 : 2
# Xors                                                 : 16
 1-bit xor2                                            : 8
 32-bit xor2                                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <system_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 110   | 110
 101   | 101
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_1> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_reset                | 0000
 s_idle                 | 0001
 s_get_count0           | 0010
 s_get_count1           | 0011
 s_begin_write          | 0100
 s_write                | 0101
 s_end_write_aligned    | 0110
 s_end_write_nonaligned | 0111
 s_read                 | 1000
------------------------------------

Optimizing unit <top_level> ...

Optimizing unit <debouncer> ...

Optimizing unit <encrypter> ...

Optimizing unit <decrypter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 8.
FlipFlop comm_fpga_fx2/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop decrypt/round_5 has been replicated 1 time(s)
FlipFlop encrypt/round_5 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 810
 Flip-Flops                                            : 810

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3391
#      GND                         : 1
#      INV                         : 85
#      LUT1                        : 226
#      LUT2                        : 198
#      LUT3                        : 491
#      LUT4                        : 151
#      LUT5                        : 243
#      LUT6                        : 467
#      MUXCY                       : 749
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 774
# FlipFlops/Latches                : 810
#      FD                          : 6
#      FDC                         : 30
#      FDCE                        : 355
#      FDE                         : 322
#      FDPE                        : 17
#      FDR                         : 80
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 14
#      IOBUF                       : 8
#      OBUF                        : 8
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             810  out of  54576     1%  
 Number of Slice LUTs:                 1861  out of  27288     6%  
    Number used as Logic:              1861  out of  27288     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2005
   Number with an unused Flip Flop:    1195  out of   2005    59%  
   Number with an unused LUT:           144  out of   2005     7%  
   Number of fully used LUT-FF pairs:   666  out of   2005    33%  
   Number of unique control sets:        43

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  37  out of    218    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 810   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.413ns (Maximum Frequency: 87.621MHz)
   Minimum input arrival time before clock: 11.545ns
   Maximum output required time after clock: 12.882ns
   Maximum combinational path delay: 12.841ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 11.413ns (frequency: 87.621MHz)
  Total number of paths / destination ports: 215350756 / 1974
-------------------------------------------------------------------------
Delay:               11.413ns (Levels of Logic = 48)
  Source:            encrypt/round_4 (FF)
  Destination:       encrypt/v1_31 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: encrypt/round_4 to encrypt/v1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.525   1.374  encrypt/round_4 (encrypt/round_4)
     LUT5:I0->O           13   0.254   1.098  encrypt/GND_23_o_round[5]_equal_1_o<5>11_3 (encrypt/GND_23_o_round[5]_equal_1_o<5>11_1)
     LUT3:I2->O            1   0.254   0.000  encrypt/Madd_n0098_lut<0> (encrypt/Madd_n0098_lut<0>)
     MUXCY:S->O            1   0.215   0.000  encrypt/Madd_n0098_cy<0> (encrypt/Madd_n0098_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<1> (encrypt/Madd_n0098_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<2> (encrypt/Madd_n0098_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<3> (encrypt/Madd_n0098_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<4> (encrypt/Madd_n0098_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<5> (encrypt/Madd_n0098_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<6> (encrypt/Madd_n0098_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<7> (encrypt/Madd_n0098_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<8> (encrypt/Madd_n0098_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<9> (encrypt/Madd_n0098_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<10> (encrypt/Madd_n0098_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<11> (encrypt/Madd_n0098_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<12> (encrypt/Madd_n0098_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<13> (encrypt/Madd_n0098_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<14> (encrypt/Madd_n0098_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<15> (encrypt/Madd_n0098_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<16> (encrypt/Madd_n0098_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<17> (encrypt/Madd_n0098_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<18> (encrypt/Madd_n0098_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<19> (encrypt/Madd_n0098_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<20> (encrypt/Madd_n0098_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<21> (encrypt/Madd_n0098_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<22> (encrypt/Madd_n0098_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<23> (encrypt/Madd_n0098_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_n0098_cy<24> (encrypt/Madd_n0098_cy<24>)
     XORCY:CI->O           3   0.206   0.766  encrypt/Madd_n0098_xor<25> (encrypt/n0098<25>)
     LUT5:I4->O            1   0.254   0.000  encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<25> (encrypt/Madd_v1[31]_sum[31]_add_7_OUT_lut<25>)
     MUXCY:S->O            1   0.215   0.000  encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<25> (encrypt/Madd_v1[31]_sum[31]_add_7_OUT_cy<25>)
     XORCY:CI->O           1   0.206   0.682  encrypt/Madd_v1[31]_sum[31]_add_7_OUT_xor<26> (encrypt/v1[31]_sum[31]_add_7_OUT<26>)
     LUT6:I5->O            1   0.254   0.000  encrypt/Madd_n0107_lut<26> (encrypt/Madd_n0107_lut<26>)
     MUXCY:S->O            1   0.215   0.000  encrypt/Madd_n0107_cy<26> (encrypt/Madd_n0107_cy<26>)
     XORCY:CI->O           4   0.206   0.804  encrypt/Madd_n0107_xor<27> (encrypt/n0107<27>)
     LUT1:I0->O            1   0.254   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<22>_rt (encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<22>_rt)
     MUXCY:S->O            1   0.215   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<22> (encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<23> (encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<24> (encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<25> (encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<26> (encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<27> (encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_cy<27>)
     XORCY:CI->O           4   0.206   0.804  encrypt/Madd_GND_23_o_PWR_14_o_add_15_OUT_xor<28> (encrypt/GND_23_o_PWR_14_o_add_15_OUT<28>)
     LUT6:I5->O            1   0.254   0.000  encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<28> (encrypt/Madd_v1[31]_v0[31]_add_17_OUT_lut<28>)
     MUXCY:S->O            1   0.215   0.000  encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<28> (encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<29> (encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<30> (encrypt/Madd_v1[31]_v0[31]_add_17_OUT_cy<30>)
     XORCY:CI->O           1   0.206   0.682  encrypt/Madd_v1[31]_v0[31]_add_17_OUT_xor<31> (encrypt/v1[31]_v0[31]_add_17_OUT<31>)
     LUT3:I2->O            1   0.254   0.000  encrypt/Mmux_v1[31]_v1[31]_mux_22_OUT251 (encrypt/v1[31]_v1[31]_mux_22_OUT<31>)
     FDE:D                     0.074          encrypt/v1_31
    ----------------------------------------
    Total                     11.413ns (5.203ns logic, 6.210ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 1383 / 483
-------------------------------------------------------------------------
Offset:              11.545ns (Levels of Logic = 7)
  Source:            fx2GotData_in (PAD)
  Destination:       system_state_FSM_FFd3 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to system_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.469  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I0->O           33   0.254   1.537  comm_fpga_fx2/Mmux_h2fValid_out11 (h2fValid)
     LUT6:I5->O           60   0.254   1.899  mux641511 (mux64151)
     LUT5:I4->O            9   0.254   0.976  mux1011511 (mux101151)
     LUT6:I5->O           67   0.254   2.061  PWR_4_o_main_process.check_for_host_response[7]_equal_125_o<7>4 (PWR_4_o_main_process.check_for_host_response[7]_equal_125_o)
     LUT6:I4->O            1   0.250   0.682  system_state_FSM_FFd3-In6 (system_state_FSM_FFd3-In7)
     LUT3:I2->O            1   0.254   0.000  system_state_FSM_FFd3-In7 (system_state_FSM_FFd3-In)
     FDC:D                     0.074          system_state_FSM_FFd3
    ----------------------------------------
    Total                     11.545ns (2.922ns logic, 8.623ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 1622 / 22
-------------------------------------------------------------------------
Offset:              12.882ns (Levels of Logic = 7)
  Source:            comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd2 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              31   0.525   1.731  comm_fpga_fx2/state_FSM_FFd2 (comm_fpga_fx2/state_FSM_FFd2)
     LUT4:I1->O           10   0.235   1.236  comm_fpga_fx2/_n0136<3>1 (comm_fpga_fx2/_n0136)
     LUT6:I3->O           18   0.235   1.235  GND_4_o_GND_4_o_AND_43_o2 (GND_4_o_GND_4_o_AND_43_o2)
     LUT3:I2->O            8   0.254   1.399  GND_4_o_GND_4_o_AND_51_o11 (GND_4_o_GND_4_o_AND_51_o1)
     LUT6:I0->O            1   0.254   0.910  comm_fpga_fx2/Mmux_dataOut31 (comm_fpga_fx2/Mmux_dataOut3)
     LUT6:I3->O            1   0.235   0.790  comm_fpga_fx2/Mmux_dataOut33 (comm_fpga_fx2/Mmux_dataOut32)
     LUT6:I4->O            1   0.250   0.681  comm_fpga_fx2/Mmux_dataOut35 (comm_fpga_fx2/dataOut<2>)
     IOBUF:I->IO               2.912          fx2Data_io_2_IOBUF (fx2Data_io<2>)
    ----------------------------------------
    Total                     12.882ns (4.900ns logic, 7.982ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 127 / 11
-------------------------------------------------------------------------
Delay:               12.841ns (Levels of Logic = 8)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<7> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.403  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT4:I0->O            1   0.254   0.682  GND_4_o_GND_4_o_AND_43_o2_SW0 (N81)
     LUT6:I5->O           18   0.254   1.235  GND_4_o_GND_4_o_AND_43_o2 (GND_4_o_GND_4_o_AND_43_o2)
     LUT3:I2->O            8   0.254   1.399  GND_4_o_GND_4_o_AND_51_o11 (GND_4_o_GND_4_o_AND_51_o1)
     LUT6:I0->O            1   0.254   0.910  comm_fpga_fx2/Mmux_dataOut31 (comm_fpga_fx2/Mmux_dataOut3)
     LUT6:I3->O            1   0.235   0.790  comm_fpga_fx2/Mmux_dataOut33 (comm_fpga_fx2/Mmux_dataOut32)
     LUT6:I4->O            1   0.250   0.681  comm_fpga_fx2/Mmux_dataOut35 (comm_fpga_fx2/dataOut<2>)
     IOBUF:I->IO               2.912          fx2Data_io_2_IOBUF (fx2Data_io<2>)
    ----------------------------------------
    Total                     12.841ns (5.741ns logic, 7.100ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.413|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.09 secs
 
--> 


Total memory usage is 406408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

