FINISH LATER

# Introduction

These examples illustrate how to design AFUs for the Intel PAC using RTL code.

-ccip_mmio: Explains the basics of Core Cache Interface Protocol (CCI-P) and how to communicate from software to the FPGA over memory-mapped I/O (MMIO)


# DevCloud Instructions

[Explanation for how to register, connect, and use the DevCloud for these exercises]([https://github.com/intel/FPGA-Devcloud)
