m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Ealu
Z1 w1512478875
Z2 DPx8 lib_core 17 riscv_core_config 0 22 V7H]3YooTK[4CaahBK?Ph1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
Z9 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5c;63
33
Z11 !s110 1512977140
!i10b 1
Z12 !s108 1512977140.000000
Z13 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
Z14 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
VMQ=aM3nTdidD]D?TUXXM61
!s100 DWW@_>D;TzBf3UHJ>EF1S1
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecore
Z17 w1513010609
R2
R3
R4
R5
R6
R7
R0
Z18 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
Z19 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
l0
L9
V9SJJDjZ;gD7h16B?7Dl_Y2
!s100 j_^UUoX_YjYXndC2XZYW<1
R10
33
Z20 !s110 1513010618
!i10b 1
Z21 !s108 1513010618.000000
Z22 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
Z23 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
!i113 1
R15
R16
Acore_arch
R2
R3
R4
R5
R6
R7
Z24 DEx4 work 4 core 0 22 9SJJDjZ;gD7h16B?7Dl_Y2
l160
L19
VAZ12X^lE<FXCc250kEF?^0
!s100 ADc<;JX0KeEc?jl6GDLQI2
R10
33
R20
!i10b 1
R21
R22
R23
!i113 1
R15
R16
Ecounter_calculation
Z25 w1512543721
R2
R3
R4
R5
R6
R7
R0
Z26 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z27 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
V:POaOJh;NnMFa39]HoLKP3
!s100 3;Un:1OAFoaWOkiIjcP]K1
R10
33
Z28 !s110 1512977139
!i10b 1
Z29 !s108 1512977139.000000
Z30 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z31 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 :POaOJh;NnMFa39]HoLKP3
l20
L15
V@eA1gT31d[YzcR2JIMCi70
!s100 e_H>4dF1]WKM[lY06Ed1b0
R10
33
R28
!i10b 1
R29
R30
R31
!i113 1
R15
R16
Edecode
Z32 w1513009560
R2
R3
R4
R5
R6
R7
R0
Z33 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z34 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
Vd<b?O0`d<<2KhSI>W5hjN0
!s100 jUkVbf=dKk?n]L1?QS=nG0
R10
33
Z35 !s110 1513010220
!i10b 1
Z36 !s108 1513010220.000000
Z37 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z38 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 d<b?O0`d<<2KhSI>W5hjN0
l47
L31
V>NRL3d`DC?Skc97T]4TQ90
!s100 @8`HDaDd2dO2cT?ZWTE5T1
R10
33
R35
!i10b 1
R36
R37
R38
!i113 1
R15
R16
Eexecute
Z39 w1513009496
R2
R3
R4
R5
R6
R7
R0
Z40 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
Z41 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
l0
L9
Vc_D6m:G5Sf[m^0`f;L<730
!s100 V4I43aR_aSL]G:YkMVlFe2
R10
33
R35
!i10b 1
R36
Z42 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
Z43 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 c_D6m:G5Sf[m^0`f;L<730
l51
L27
Vjd=BedaN5UCi1R24DMICN1
!s100 `PRb6VDd:71<OWkZhF0G]1
R10
33
R35
!i10b 1
R36
R42
R43
!i113 1
R15
R16
Efetch
Z44 w1513009522
R2
R3
R4
R5
R6
R7
R0
Z45 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z46 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
V91B8@]=HB@T5EQ1W0bA_`3
!s100 QI[^o5I>=]DGdiIYZPT9h0
R10
33
R35
!i10b 1
R36
Z47 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z48 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 91B8@]=HB@T5EQ1W0bA_`3
l24
L19
VhCAYoo8^5c?AD;:JC12CR1
!s100 Yj]UU]Vg:4Y7=?OZFDMM;1
R10
33
R35
!i10b 1
R36
R47
R48
!i113 1
R15
R16
Ememory_access
Z49 w1513009718
R2
R3
R4
R5
R6
R7
R0
Z50 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z51 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
VD;d@1_hgmeizD<]m:Z6H53
!s100 `e^SalN;=8Al4kiVCGD_k1
R10
33
R35
!i10b 1
R36
Z52 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z53 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 D;d@1_hgmeizD<]m:Z6H53
l32
L26
V_ICBm_BXOAe_bMfK>Fl<O3
!s100 zAeWKNF1Lc1QSi@9HeEWg1
R10
33
R35
!i10b 1
R36
R52
R53
!i113 1
R15
R16
Eregisterfile
Z54 w1512977061
R2
R3
R4
R5
R6
R7
R0
Z55 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z56 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V1L<hIm:I5OB<l6U62fQ_C0
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
33
R28
!i10b 1
R29
Z57 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z58 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 1L<hIm:I5OB<l6U62fQ_C0
l24
L20
VaOO`aoh8M5Sb:fdilH5VY3
!s100 k`9TomQ1;7FBO]8hHYznP0
R10
33
R28
!i10b 1
R29
R57
R58
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
R54
R0
8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VV7H]3YooTK[4CaahBK?Ph1
!s100 XEicRN[>YoT4;H0DH]zTK0
R10
33
R28
!i10b 1
R29
!s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
Z59 w1513010216
R2
R3
R4
R5
R6
R7
R0
Z60 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
Z61 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
l0
L9
VSl1g8eTgcehHHj[W`9`aY3
!s100 6_?_ZECBDg>M1c5aC`?_F1
R10
33
R35
!i10b 1
R36
Z62 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
Z63 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 Sl1g8eTgcehHHj[W`9`aY3
l25
L22
V^?@ZI<I:>ZEGBg>LFJD=]3
!s100 AWAk1SIiAgF5V5h6_]V?b0
R10
33
R35
!i10b 1
R36
R62
R63
!i113 1
R15
R16
