"VID1"	,	L_59
CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS	,	F_251
dispc_h_coef	,	V_64
dss_feat_get_num_mgrs	,	F_11
"VID2"	,	L_60
ipc	,	V_382
DISPC_OVL_TABLE_BA	,	V_378
DISPC_IRQSTATUS	,	V_40
"timeout waiting for digit out to %s\n"	,	L_37
pm_runtime_put	,	F_60
"failed to set up scaling, "	,	L_23
OMAP_DSS_COLOR_NV12	,	V_120
dispc_ovl_set_rotation_attrs	,	F_156
size	,	V_164
"get_context_loss_count failed: %d\n"	,	L_1
irq_mask	,	V_267
cur_ld	,	V_404
IRQ_NONE	,	V_429
DISPC_OVL_BA1_UV	,	F_95
OVL_PICTURE_SIZE	,	F_38
new_delta	,	V_411
dispc_ovl_setup	,	F_170
dispc_runtime_resume	,	F_286
rcb	,	V_91
"dispc fclk source = %s (%s)\n"	,	L_46
DISPC_OVL_ACCU2_0	,	F_148
dispc_ovl_set_scale_coef	,	F_82
DISPC_OVL_ACCU2_1	,	F_150
DISPC_IRQ_VID1_FIFO_UNDERFLOW	,	V_440
CPR_COEF_R	,	F_22
rcr	,	V_90
DISPC_IRQ_SYNC_LOST_DIGIT	,	V_41
h	,	V_74
i	,	V_16
irq	,	V_262
j	,	V_17
ENOENT	,	V_15
coef_vdown_3tap	,	V_70
l	,	V_204
m	,	V_119
CPR_COEF_B	,	F_24
r	,	V_42
s	,	V_327
CPR_COEF_G	,	F_23
v	,	V_85
rotation_type	,	V_253
x	,	T_3
y	,	T_4
VID1_END_WIN	,	V_350
acb	,	V_386
dispc_ovl_enable_zorder_planes	,	F_104
OMAP_DSS_DISPLAY_ACTIVE	,	V_449
dispc_ovl_write_firh2_reg	,	F_75
isr	,	V_418
dss_clk	,	V_319
"lck\t\t%-16lulck div\t%u\n"	,	L_49
dev_dbg	,	F_278
enable_bit	,	V_53
reg	,	V_57
omap_channel	,	V_43
OMAP_DISPLAY_TYPE_HDMI	,	V_325
FEAT_HANDLE_UV_SEPARATE	,	V_33
dispc_ovl_set_scaling	,	F_155
OMAP_DSS_COLOR_ARGB32	,	V_131
ret	,	V_420
FEAT_PARAM_DOWNSCALE	,	V_240
screen_width	,	V_221
rev	,	V_457
OMAP_DSS_COLOR_YUV2	,	V_129
dss_feat_get_num_ovls	,	F_25
OMAP_DSS_COLOR_CLUT4	,	V_137
dispc_mgr_enable_cpr	,	F_122
omap_lcd_display_type	,	V_280
FEAT_ALPHA_FIXED_ZORDER	,	V_22
OMAP_DSS_COLOR_CLUT2	,	V_136
OMAP_DSS_COLOR_CLUT1	,	V_135
OMAP_DSS_COLOR_CLUT8	,	V_138
DATA_CYCLE1	,	F_19
DATA_CYCLE2	,	F_20
spin_unlock_irqrestore	,	F_187
DATA_CYCLE3	,	F_21
FEAT_CORE_CLK_DIV	,	V_35
dispc_mgr_enable_digit_out	,	F_183
OVL_ATTRIBUTES	,	F_30
DISPC_IRQ_VID3_FIFO_UNDERFLOW	,	V_442
dispc_read_reg	,	F_3
pixinc	,	F_158
DISPC_OVL_PRELOAD	,	V_376
iounmap	,	F_281
omap_dss_trans_key_type	,	V_287
OMAP_DSS_LCD_IEO	,	V_391
pcd	,	V_323
OMAP_DSS_COLOR_ARGB16	,	V_124
DISPC_IRQ_FRAMEDONETV	,	V_273
FRAMEDONE	,	V_339
fifo_underflow_bits	,	V_438
orig_height	,	V_194
timings	,	V_235
pck	,	V_409
end	,	V_166
OMAP_DSS_ROT_DMA	,	V_254
"%d,%d %dx%d -&gt; %dx%d\n"	,	L_31
DISPC_IRQ_FRAMEDONE2	,	V_263
calc_fclk	,	F_165
ivs	,	V_384
dispc_ovl_set_vid_accu1	,	F_145
is_on	,	V_261
spin_unlock	,	F_250
omap_dss_get_num_overlays	,	F_117
dispc_ovl_set_vid_accu0	,	F_143
req_pck	,	V_396
"ctx_loss_count: saved %d, current %d\n"	,	L_5
dispc_fclk_rate	,	F_169
OMAP_DSS_COLOR_ARGB16_1555	,	V_126
dispc_mgr_lclk_rate	,	F_225
channel	,	V_44
"- DISPC -\n"	,	L_45
dispc_ovl_setup_global_alpha	,	F_106
FEAT_FIR_COEF_V	,	V_32
dispc_mgr_set_cpr_coef	,	F_123
dss_runtime_put	,	F_285
tmp	,	V_230
clk_put	,	F_282
OMAP_DSS_CHANNEL_LCD2	,	V_46
OVL_FIR_COEF_HV2	,	F_51
OVL_ROW_INC	,	F_32
omap_dss_device	,	V_47
VSYNC2	,	V_359
DISPC_IRQ_GFX_FIFO_UNDERFLOW	,	V_439
OMAP_DSS_COLOR_RGBX32	,	V_133
clk	,	V_460
dss_feat_get_param_max	,	F_167
best_pd	,	V_405
hi_start	,	V_171
omap_dispc_unregister_isr	,	F_181
OMAP_DSS_LCD_IHS	,	V_393
dss_get_dispc_clk_source	,	F_221
IRQ_HANDLED	,	V_434
EVSYNC_EVEN	,	V_341
driver	,	V_450
num_irqs	,	V_268
hdmi_get_pixel_clock	,	F_228
_dispc_lcd_timings_ok	,	F_209
dispc_save_context	,	F_7
_dispc_mgr_set_pol_freq	,	F_239
row_inc	,	V_225
out_width	,	V_195
vsw	,	V_301
dispc_v_coef	,	V_66
err_irq	,	V_466
error_irqs	,	V_432
err	,	V_421
h_coef	,	V_72
dss_feat_get_reg_field	,	F_134
DSS_IO_PAD_MODE_BYPASS	,	V_297
omap_panel_config	,	V_387
"timeout waiting for FRAME DONE\n"	,	L_34
irqenable	,	V_426
cnt	,	V_13
OMAP_DSS_ROT_270	,	V_216
GLOBAL_ALPHA	,	V_24
_omap_dispc_set_irqs	,	F_186
disable	,	V_451
ilace	,	V_200
onoff	,	V_379
DISPC_POL_FREQ	,	V_372
OMAP_DISPLAY_TYPE_VENC	,	V_324
SIZE_MGR	,	F_14
CONFIG	,	V_20
mode	,	V_281
"DIGIT"	,	L_13
dispc_ovl_set_scaling_common	,	F_152
DISPC_OVL_FIR_COEF_H2	,	F_77
haccu	,	V_185
omap_dss_get_num_overlay_managers	,	F_257
dss_has_feature	,	F_10
DISPC_IRQ_SYNC_LOST2	,	V_445
coefs	,	V_151
dispc_lcd_timings_ok	,	F_212
dispc_mgr_enable_fifohandcheck	,	F_193
FEAT_ROWREPEATENABLE	,	V_217
DISPC_LINE_STATUS	,	V_370
DISPC_OVL_FIR2	,	F_142
dispc_ovl_set_pic_size	,	F_98
unit	,	V_147
FEAT_REG_FIRVINC	,	V_184
"channel %d xres %u yres %u\n"	,	L_41
"- LCD1 -\n"	,	L_50
"request_irq failed\n"	,	L_77
DISPC_OVL_CONV_COEF	,	F_86
lcd	,	V_322
OVL_ACCU0	,	F_39
OVL_ACCU1	,	F_40
calc_dma_rotation_offset	,	F_160
old_mask	,	V_413
board_data	,	V_12
dispc_mgr_is_enabled	,	F_188
lck	,	V_408
"enabled"	,	L_17
dsi_get_pll_hsdiv_dispc_rate	,	F_224
"SYNC_LOST on channel %s, restarting the output "	,	L_68
DSSERR	,	F_67
OMAP_DSS_COLOR_RGBX16	,	V_123
VID2_FIFO_UNDERFLOW	,	V_351
DISPC_OVL_FIR_COEF_HV	,	F_72
GFX_END_WIN	,	V_346
dispc_ovl_write_firv2_reg	,	F_80
dispc_runtime_suspend	,	F_284
"VID3"	,	L_61
IS_ERR	,	F_268
spin_lock_init	,	F_270
shift	,	V_113
data_lines	,	V_290
"with video overlays disabled\n"	,	L_69
"OMAP DISPC"	,	L_76
stats	,	V_333
DISPC_IRQ_EVSYNC_EVEN	,	V_274
_omap_dispc_initial_config	,	F_264
state	,	V_448
PROG_LINE_NUM	,	V_344
get_context_loss_count	,	V_14
ctx	,	V_39
wait_for_completion_timeout	,	F_179
_enable_digit_out	,	F_182
do_div	,	F_163
dss_io_pad_mode	,	V_292
OVL_BA0_UV	,	F_45
paddr	,	V_101
OVL_FIR_COEF_V2	,	F_52
omap_overlay_info	,	V_243
RR	,	F_55
DISPC_IRQ_SYNC_LOST	,	V_444
DEFAULT_COLOR	,	F_12
DISPC_OVL_BA0	,	F_89
vinc_end	,	V_182
DISPC_OVL_BA1	,	F_91
CONFIG2	,	V_27
CONTROL2	,	V_26
OMAP_DSS_COLOR_UYVY	,	V_130
found	,	V_412
"OMAP DISPC rev %d.%d\n"	,	L_78
DISPC_CONTROL	,	V_52
BUG	,	F_112
DISPC_CONFIG2	,	V_149
arg	,	V_419
dss_get_hdmi_venc_clk_source	,	F_184
OVL_SIZE	,	F_29
err_get_clk	,	V_461
SR	,	F_9
seq_file	,	V_326
omap_dispc_register_isr	,	F_178
row_repeat	,	V_213
ppl	,	V_233
"TV"	,	L_57
field_offset	,	V_222
pre_mult_alpha	,	V_255
"can't get fck\n"	,	L_72
FEAT_REG_VERTICALACCU	,	V_192
ytot	,	V_309
dispc_ovl_enable_replication	,	F_128
"GO bit not down for channel %d\n"	,	L_9
"FIFO UNDERFLOW on %s, disabling the overlay\n"	,	L_67
chan2	,	V_140
"- LCD2 -\n"	,	L_53
pclk	,	V_231
mdelay	,	F_256
calc_vrfb_rotation_offset	,	F_159
dss_feat_color_mode_supported	,	F_171
lo_end	,	V_174
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC	,	V_321
FEAT_FUNCGATED	,	V_455
hc0	,	V_76
hc2	,	V_78
hc1	,	V_77
hc4	,	V_80
hc3	,	V_79
hscaleup	,	V_59
dispc_ovl_set_pix_inc	,	F_107
OMAP_DSS_COLOR_XRGB16_1555	,	V_134
x_res	,	V_236
platform_get_irq	,	F_275
FEAT_LINEBUFFERSPLIT	,	V_206
DISPC_OVL_FIR	,	F_141
dispc_mgr_enable_lcd_out	,	F_176
SYNC_LOST_DIGIT	,	V_356
"failed to set up scaling, fclk too low\n"	,	L_20
dispc_mgr_set_lcd_divisor	,	F_217
clk_get_rate	,	F_222
DISPC_OVL_FIFO_SIZE_STATUS	,	F_135
dispc	,	V_3
best_ld	,	V_403
full_range	,	V_98
hbp	,	V_300
name	,	T_8
dispc_mgr_get_device	,	F_62
color_comp	,	V_63
fir_hinc	,	V_198
CONTROL	,	V_19
omap_dispc_isr_t	,	T_9
dispc_ovl_set_scale_param	,	F_151
color	,	V_285
"adjusting for ilace: height %d, pos_y %d, "	,	L_28
caps	,	V_107
"lcd1_clk source = %s (%s)\n"	,	L_51
cpu_is_omap34xx	,	F_168
OVL_FIFO_THRESHOLD	,	F_31
dispc_dump_clocks	,	F_229
OMAP_DSS_OVL_CAP_SCALE	,	V_241
"dispc_runtime_get\n"	,	L_7
rotation	,	V_197
start	,	V_165
VID3_END_WIN	,	V_354
hor_start	,	V_187
trans_key	,	V_288
FEAT_REG_HORIZONTALACCU	,	V_191
out_height	,	V_196
hinc_start	,	V_179
FEAT_ATTR2	,	V_34
pck_div	,	V_315
VSYNC	,	V_340
WAKEUP	,	V_357
OVL_ACCU2_0	,	F_48
dispc_ovl_write_firhv_reg	,	F_71
DISPC_CAPABLE	,	V_369
OVL_ACCU2_1	,	F_49
DISPC_OVL_ATTRIBUTES	,	F_87
SYNC_LOST	,	V_355
fifo_low	,	V_246
scale_y	,	V_208
coef_vdown_5tap	,	V_71
vaccu	,	V_186
scale_x	,	V_207
OMAP_DSS_OVL_CAP_ZORDER	,	V_108
omap_dispc_isr_data	,	V_414
fbh	,	V_228
hfp	,	V_299
dispc_ovl_calc_scaling	,	F_166
unhandled_errors	,	V_428
ACBIAS_COUNT_STAT2	,	V_360
go_bit	,	V_54
fbw	,	V_227
color_mode_to_bpp	,	F_157
dispc_configure_burst_sizes	,	F_116
calc_fclk_five_taps	,	F_161
dss_feat_get_burst_size_unit	,	F_119
lcd_clk_src	,	V_330
flags	,	V_269
DISPC_OVL_FIR_COEF_V2	,	F_81
dispc_find_clk_divs	,	F_241
enabled	,	V_289
init_completion	,	F_177
fck	,	V_397
FEAT_RESIZECONF	,	V_205
"calc_rot(%d): scrw %d, %dx%d\n"	,	L_19
low	,	V_169
pm_runtime_disable	,	F_279
DISPC_OVL_PIXEL_INC	,	F_108
dispc_ovl_write_firhv2_reg	,	F_78
OMAP_DSS_ROT_0	,	V_209
"FIFO merge %s\n"	,	L_16
IRQENABLE	,	V_18
error_work	,	V_433
vidrot	,	V_214
DISPC_REVISION	,	V_365
dispc_mgr_set_clock_div	,	F_244
width	,	V_102
DISPC_MAX_NR_ISRS	,	V_416
chan	,	V_139
"\n"	,	L_66
OMAP_DSS_COLOR_RGB12U	,	V_121
omap_dss_load_mode	,	V_284
dispc_ovl_set_ba1_uv	,	F_94
DISPC_IRQ_FRAMEDONE	,	V_264
lck_div	,	V_314
dispc_runtime_put	,	F_59
"hsync %luHz, vsync %luHz\n"	,	L_44
dispc_mgr_is_lcd	,	F_61
DISPC_OVL_FIFO_THRESHOLD	,	F_138
dispc_dump_irqs	,	F_233
OMAP_DSS_CLK_SRC_FCK	,	V_318
omap_dss_cpr_coefs	,	V_150
vinc	,	V_178
"lcd2_clk source = %s (%s)\n"	,	L_54
DSSDBG	,	F_8
dispc_ovl_set_fifo_threshold	,	F_137
p_names	,	V_364
REG_FLD_MOD	,	F_68
pixels	,	V_218
cconv	,	V_248
dispc_ovl_get_fifo_size	,	F_136
burst_size	,	V_145
"lck = %lu (%u)\n"	,	L_63
isr_data	,	V_415
FEAT_LCDENABLEPOL	,	V_277
OVL_FIR_COEF_HV	,	F_42
FEAT_ALPHA_FREE_ZORDER	,	V_23
dispc_mgr_trans_key_enabled	,	F_205
dispc_mgr_get_lcd_divisor	,	F_219
DIVISORo	,	F_18
dispc_ovl_set_row_inc	,	F_109
IORESOURCE_MEM	,	V_462
pm_runtime_enable	,	F_277
"required fclk rate = %lu Hz\n"	,	L_21
dispc_enable_sidle	,	F_262
WARN_ON	,	F_58
DISPC_TRANS_COLOR	,	F_200
irq_stats_lock	,	V_334
"failed to unregister FRAMEDONE isr\n"	,	L_35
OVL_FIR_COEF_H2	,	F_50
OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA	,	V_110
dispc_calc_clock_rates	,	F_243
hi_end	,	V_172
plane	,	V_56
dispc_disable_sidle	,	F_263
dss_debug	,	V_431
omap_color_component	,	V_62
fifo_high	,	V_247
err_runtime_get	,	V_468
dss_get_lcd_clk_source	,	F_226
dev	,	V_6
five_taps	,	V_61
print_irq_status	,	F_246
mirroring	,	V_212
coef_vup_5tap	,	V_68
OMAP_DSS_LCD_ONOFF	,	V_389
"platform_get_irq failed\n"	,	L_75
color_mode	,	V_118
DISPC_IRQ_VID2_FIFO_UNDERFLOW	,	V_441
omap_dispchw_driver	,	V_469
frame_height	,	V_249
"context saved, ctx_loss_count %d\n"	,	L_3
omap_overlay	,	V_105
DISPC_IRQ_EVSYNC_ODD	,	V_275
dispc_lcd_enable_signal	,	F_191
OVL_FIR2	,	F_47
bcb	,	V_97
bb	,	V_163
mirror	,	V_220
bg	,	V_162
free_irq	,	F_280
err_ioremap	,	V_463
bcr	,	V_96
br	,	V_161
dispc_write_reg	,	F_1
dispc_runtime_get	,	F_56
frame_done_completion	,	V_260
EBUSY	,	V_422
dispc_get_ctx_loss_count	,	F_5
by	,	V_95
FEAT_MGR_LCD2	,	V_25
panel	,	V_234
dispc_mgr_set_trans_key	,	F_199
__raw_readl	,	F_4
_enable_lcd_out	,	F_175
INIT_WORK	,	F_271
completion	,	V_258
DISPC_OVL_ROW_INC	,	F_110
ch	,	V_286
dispc_mgr_enable_trans_key	,	F_202
registered_isr	,	V_417
"pck %u\n"	,	L_42
ct	,	V_100
"Gamma table enabling for TV not yet supported"	,	L_14
DISPC_OVL_ATTRIBUTES2	,	F_154
jiffies	,	V_337
"GO %s\n"	,	L_10
p_uv_addr	,	V_250
dispc_disable_isr	,	F_173
platform_device	,	V_316
config	,	V_388
"fck\t\t%-16lu\n"	,	L_47
dispc_ovl_set_vid_size	,	F_101
FEAT_REG_FIFOHIGHTHRESHOLD	,	V_175
FEAT_REG_FIRHINC	,	V_183
in_interrupt	,	F_260
DUMPREG	,	F_237
FEAT_LCDENABLESIGNAL	,	V_278
"OCP_ERR\n"	,	L_70
irqstatus	,	V_425
"context restored\n"	,	L_6
omap_plane	,	V_55
hinc_end	,	V_180
dispc_ovl_set_zorder	,	F_102
platform_get_resource	,	F_272
work_struct	,	V_435
dispc_ovl_set_color_mode	,	F_111
dispc_mgr_set_default_color	,	F_196
DISPC_GLOBAL_ALPHA	,	V_115
hsw	,	V_298
omap_dispchw_probe	,	F_266
omap_video_timings	,	V_305
EVSYNC_ODD	,	V_342
gb	,	V_160
gg	,	V_159
irq_error_mask	,	V_271
dispc_mgr_enable_alpha_fixed_zorder	,	F_203
omap_dss_get_overlay_manager	,	F_63
DISPC_OVL_BA0_UV	,	F_93
dispc_mgr_get_default_color	,	F_198
dispc_mgr_go	,	F_66
gr	,	V_158
OVL_PIXEL_INC	,	F_33
gy	,	V_92
"dispc_save_context\n"	,	L_2
omap_burst_size	,	V_144
dispc_mgr_set_lcd_size	,	F_129
dss_hdmi_venc_clk_source_select	,	V_265
hf	,	V_237
dispc_mgr_set_tft_data_lines	,	F_206
OVL_PRELOAD	,	F_34
"required fclk rate = %lu Hz, "	,	L_24
ENOMEM	,	V_464
"fifo(%d) low/high old %u/%u, new %u/%u\n"	,	L_15
"GFX"	,	L_58
bit	,	V_50
ht	,	V_310
y_res	,	V_312
hv	,	V_75
"- DISPC-CORE-CLK -\n"	,	L_48
dispc_set_loadmode	,	F_195
GFX_FIFO_UNDERFLOW	,	V_345
id	,	V_446
ovl_names	,	V_363
dispc_dump_regs	,	F_236
OVL_ATTRIBUTES2	,	F_53
OVL_FIR_COEF_V	,	F_44
"disabled"	,	L_18
dispc_ovl_set_scaling_uv	,	F_153
OVL_FIR_COEF_H	,	F_41
gpout0	,	V_293
gpout1	,	V_294
dss_feat_get_clk_source_name	,	F_232
DISPC_COLOR_COMPONENT_UV	,	V_211
OMAP_DSS_ROT_90	,	V_215
dsidev	,	V_317
DISPC_TIMING_V	,	F_215
"LCD"	,	L_11
omap_display_platform_data	,	V_8
OMAP_DSS_VIDEO1	,	V_141
irqs	,	V_430
POL_FREQ	,	F_17
VID2_END_WIN	,	V_352
DISPC_TIMING_H	,	F_214
OMAP_DSS_VIDEO3	,	V_143
DSS_IO_PAD_MODE_RFBI	,	V_296
OMAP_DSS_VIDEO2	,	V_142
status	,	V_423
dispc_mgr_go_busy	,	F_64
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_320
OMAP_DSS_LCD_RF	,	V_390
"period %u ms\n"	,	L_55
DISPC_OVL_POSITION	,	F_97
LINE_NUMBER	,	V_21
dispc_mgr_alpha_fixed_zorder_enabled	,	F_204
"dispc_enable_plane %d, %d\n"	,	L_32
dispc_clock_info	,	V_398
dss_runtime_get	,	F_287
omap_color_mode	,	V_117
vc00	,	V_86
u16	,	T_1
dispc_ovl_set_vid_accu2_0	,	F_147
dispc_ovl_set_vid_accu2_1	,	F_149
orig_width	,	V_193
DISPC_IRQ_OCP_ERR	,	V_452
max	,	F_164
DISPC_OVL_WINDOW_SKIP	,	V_377
OMAP_DSS_LCD_DISPLAY_STN	,	V_282
VID1_FIFO_UNDERFLOW	,	V_349
dispc_set_digit_size	,	F_131
"fifo_low %d fifo high %d\n"	,	L_27
_omap_dispc_initialize_irq	,	F_261
dispc_ovl_set_ba1	,	F_90
vert_end	,	V_190
coef_vup_3tap	,	V_67
dispc_ovl_set_ba0	,	F_88
PIS	,	F_235
complete	,	F_174
coef_b	,	V_154
coef_g	,	V_153
last_reset	,	V_336
pdev	,	V_7
high	,	V_170
zorder	,	V_104
u32	,	T_2
act_high	,	V_276
vc22	,	V_87
DISPC_IRQENABLE	,	V_368
omap_dispchw_remove	,	F_283
"can't get IORESOURCE_MEM DISPC\n"	,	L_73
DSSWARN	,	F_121
FEAT_CPR	,	V_29
timing_v	,	V_307
spin_lock_irqsave	,	F_185
DSS_HDMI_M_PCLK	,	V_272
dispc_ovl_set_fir	,	F_140
"dispc_ovl_setup %d, pa %x, pa_uv %x, sw %d, %d,%d, %dx%d -&gt; "	,	L_25
errors	,	V_437
timing_h	,	V_306
code	,	V_291
irq_count	,	V_338
dispc_uninit_platform_driver	,	F_290
old_delta	,	V_410
dispc_mgr_get_trans_key	,	F_201
ctbl_bt601_5	,	V_99
dispc_ovl_set_pre_mult_alpha	,	F_105
dispc_mem	,	V_459
xtot	,	V_308
coef_hup	,	V_65
global_alpha	,	V_111
oi	,	V_244
OVL_FIR	,	F_37
clk_get	,	F_267
lo_start	,	V_173
src	,	V_266
DISPC_DEFAULT_COLOR	,	F_197
"offset0 %u, offset1 %u, row_inc %d, pix_inc %d\n"	,	L_30
DEBUG	,	F_253
TRANS_COLOR	,	F_13
OVL_BA1	,	F_27
"stop"	,	L_39
coef_hdown	,	V_69
u64	,	T_7
"current fclk rate = %lu Hz\n"	,	L_22
DISPC_COLOR_COMPONENT_RGB_Y	,	V_84
coef_r	,	V_152
mgr_names	,	V_362
OVL_BA0	,	F_26
ps	,	V_219
omap_dss_clk_source	,	V_328
is_tft	,	V_395
OMAP_DSS_LCD_IPC	,	V_392
VID3_FIFO_UNDERFLOW	,	V_353
SYNC_LOST2	,	V_361
platform_driver_unregister	,	F_291
s32	,	T_6
DISPC_DIVISORo	,	F_218
mgr	,	V_49
shifts	,	V_112
dispc_mgr_pclk_rate	,	F_162
height	,	V_103
dispc_mgr_enable	,	F_189
best_pck	,	V_402
request_irq	,	F_276
dispc_ovl_write_firh_reg	,	F_69
rb	,	V_157
rf	,	V_380
rg	,	V_156
cinfo	,	V_399
dss_feat_get_param_min	,	F_242
OMAP_DSS_GFX	,	V_31
device	,	V_5
rr	,	V_155
DISPC_IRQ_VSYNC	,	V_453
sync_lost_bits	,	V_443
pdata	,	V_9
"irqs %d\n"	,	L_56
hinc	,	V_177
ry	,	V_89
offset0	,	V_223
offset1	,	V_224
OMAP3430_REV_ES3_0	,	V_304
OMAP_DSS_OVL_CAP_GLOBAL_ALPHA	,	V_114
"failed to register %x isr\n"	,	L_36
seq_printf	,	F_230
OVL_BA1_UV	,	F_46
OVL_CONV_COEF	,	F_43
ACBIAS_COUNT_STAT	,	V_343
FEAT_REG_FIFOLOWTHRESHOLD	,	V_176
dispc_clk_src	,	V_329
OMAP_DSS_LOAD_FRAME_ONLY	,	V_456
u8	,	T_5
manager	,	V_447
color_conv_coef	,	V_88
pm_runtime_get_sync	,	F_57
FEAT_PRELOAD	,	V_30
dispc_init_platform_driver	,	F_288
DISPC_SIZE_MGR	,	F_130
OCP_ERR	,	V_348
DISPC_REG	,	F_238
FEAT_REG_FIFOSIZE	,	V_167
cpu_is_omap24xx	,	F_210
irq_lock	,	V_270
TIMING_H	,	F_15
DISPC_LINE_NUMBER	,	V_371
omap_overlay_manager	,	V_48
irq_stats	,	V_335
compl	,	V_259
dss_feat_get_buffer_size_unit	,	F_133
dispc_mgr_set_pol_freq	,	F_240
fifo_size	,	V_168
DISPC_OVL_FIR_COEF_H	,	F_70
ioremap	,	F_273
vf	,	V_238
pcd_min	,	V_400
dispc_mgr_set_io_pad_mode	,	F_207
TIMING_V	,	F_16
dispc_ovl_set_burst_size	,	F_115
idx	,	V_1
dispc_mgr_enable_stallmode	,	F_208
vt	,	V_311
dispc_ovl_set_channel_out	,	F_113
DISPC_SYSCONFIG	,	V_366
omap_dss_board_info	,	V_11
dispc_restore_context	,	F_54
BUG_ON	,	F_76
printk	,	F_247
"dispc_runtime_put\n"	,	L_8
OMAP_DSS_ROT_180	,	V_210
FRAMEDONE2	,	V_358
"dispc_restore_context\n"	,	L_4
ieo	,	V_381
fclk	,	V_229
ctx_valid	,	V_38
"pck\t\t%-16lupck div\t%u\n"	,	L_52
dispc_irq_stats	,	V_332
PAL_GAMMA_MASK	,	V_347
DISPC_OVL_FIR_COEF_V	,	F_74
dispc_ovl_set_vid_color_conv	,	F_127
"failed to register FRAMEDONE isr\n"	,	L_33
mask	,	V_257
"hsw %d hfp %d hbp %d vsw %d vfp %d vbp %d\n"	,	L_43
DISPC_OVL_FIR_COEF_HV2	,	F_79
dispc_pck_free_enable	,	F_192
DIVISOR	,	V_36
fieldmode	,	V_201
dispc_error_worker	,	F_255
DSS_IO_PAD_MODE_RESET	,	V_295
"pck = %lu (%u)\n"	,	L_64
v_coef	,	V_73
dispc_enable_gamma_table	,	F_120
base	,	V_4
dssdev	,	V_232
OMAP_DSS_LCD_IVS	,	V_394
FEAT_PCKFREEENABLE	,	V_279
handledirqs	,	V_427
gcb	,	V_94
OMAP_DSS_CHANNEL_DIGIT	,	V_28
OVL_TABLE_BA	,	F_36
jiffies_to_msecs	,	F_234
omap_dispc_irq_handler	,	F_248
FLD_VAL	,	F_83
pos_y	,	V_252
pos_x	,	V_251
OMAP_DSS_COLOR_RGB16	,	V_125
enable	,	V_109
gcr	,	V_93
accu1	,	V_203
accu0	,	V_202
DISPC_SYSSTATUS	,	V_367
val	,	V_2
vc0	,	V_81
dispc_ovl_set_ba0_uv	,	F_92
vc2	,	V_83
vc1	,	V_82
work	,	V_436
"out_height %d\n"	,	L_29
DISPC_CPR_COEF_B	,	F_126
DISPC_CPR_COEF_G	,	F_125
DISPC_DATA_CYCLE2	,	V_374
dispc_mgr_set_lcd_display_type	,	F_194
DISPC_DATA_CYCLE1	,	V_373
OVL_WINDOW_SKIP	,	F_35
DISPC_DATA_CYCLE3	,	V_375
ihs	,	V_383
DISPC_CPR_COEF_R	,	F_124
FLD_GET	,	F_220
WARN_ONCE	,	F_6
ENODEV	,	V_465
OMAP_DSS_CHANNEL_LCD	,	V_45
"failed to unregister %x isr\n"	,	L_40
vbp	,	V_303
"can't ioremap DISPC\n"	,	L_74
OMAP_DSS_LCD_DISPLAY_TFT	,	V_283
__raw_writel	,	F_2
dispc_read_plane_fifo_sizes	,	F_132
vinc_start	,	V_181
dispc_mgr_get_clock_div	,	F_245
DISPC_OVL_PICTURE_SIZE	,	F_100
maxdownscale	,	V_239
replication	,	V_245
ovl	,	V_106
OMAP2_L3_IO_ADDRESS	,	F_265
dispc_ovl_get_burst_size	,	F_118
"%dx%d, cmode %x, rot %d, mir %d, ilace %d chan %d repl %d "	,	L_26
dss_collect_irq_stats	,	F_252
EINVAL	,	V_242
venc_get_pixel_clock	,	F_227
omap_rev	,	F_211
dsi_get_dsidev_from_id	,	F_223
REG_GET	,	F_65
dispc_ovl_enable	,	F_172
DISPC_OVL_SIZE	,	F_99
hor_end	,	V_188
data	,	V_256
dispc_irq_wait_handler	,	F_258
dispc_mgr_set_lcd_timings	,	F_216
OMAP_DSS_COLOR_RGBA32	,	V_132
pix_inc	,	V_226
DISPC_IRQ_MASK_ERROR	,	V_454
OMAP_DSS_COLOR_RGB24P	,	V_128
vscaleup	,	V_60
OMAP_DSS_COLOR_RGB24U	,	V_127
pcd_max	,	V_401
resource	,	V_458
platform_driver_register	,	F_289
omap_dss_get_overlay	,	F_103
DISPC_CONFIG	,	V_148
PTR_ERR	,	F_269
"onoff %d rf %d ieo %d ipc %d ihs %d ivs %d acbi %d acb %d\n"	,	L_62
dispc_fake_vsync_irq	,	F_259
OMAP_DSS_COLOR_RGBA16	,	V_122
_dispc_setup_color_conv_coef	,	F_84
"fck"	,	L_71
BURST_SIZE_X8	,	V_146
schedule_work	,	F_254
dispc_enable_fifomerge	,	F_139
DISPC_DIVISOR	,	V_331
CVAL	,	F_85
vfp	,	V_302
"start"	,	L_38
acbi	,	V_385
cur_pd	,	V_406
DISPC_OVL_ACCU0	,	F_144
DISPC_OVL_ACCU1	,	F_146
vert_start	,	V_189
msecs_to_jiffies	,	F_180
ctx_loss_cnt	,	V_37
_dispc_mgr_set_lcd_timings	,	F_213
FEAT_PARAM_DSS_PCD	,	V_407
IRQF_SHARED	,	V_467
spin_lock	,	F_249
value	,	V_58
inc	,	V_116
dss_get_generic_clk_source_name	,	F_231
irqreturn_t	,	T_10
"LCD2"	,	L_12
"DISPC IRQ: 0x%x: "	,	L_65
FLD_MOD	,	F_114
pixel_clock	,	V_313
resource_size	,	F_274
OVL_POSITION	,	F_28
dispc_lcd_enable_signal_polarity	,	F_190
dispc_ovl_set_pos	,	F_96
fir_vinc	,	V_199
dispc_ovl_write_firv_reg	,	F_73
platform_data	,	V_10
DISPC_CONTROL2	,	V_51
KERN_DEBUG	,	V_424
