****************************************
Report : qor
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 12 19:31:25 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'img2_jtag_tap_wrap.nlib:img2_jtag_tap_wrap.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 448, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)


Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'clock'
----------------------------------------
Levels of Logic:                      8
Critical Path Length:            0.1992
Critical Path Slack:             0.3950
Critical Path Clk Period:        1.2780
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:           -0.0084
Total Hold Violation:           -0.0647
No. of Hold Violations:              15
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:            0.6364
Critical Path Slack:             0.1045
Critical Path Clk Period:        1.2780
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:            0.5818
Critical Path Slack:             0.0259
Critical Path Clk Period:        1.2780
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            0.0605
Critical Path Slack:             0.0395
Critical Path Clk Period:        1.2780
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    438
Buf/Inv Cell Count:                  82
Buf Cell Count:                      22
Inv Cell Count:                      60
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           294
Sequential Cell Count:              144
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       139
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             57.3869
Noncombinational Area:         151.8912
Buf/Inv Area:                   11.6640
Total Buffer Area:               5.1840
Total Inverter Area:             6.4800
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                  1366.8405
Net YLength:                  1247.1715
----------------------------------------
Cell Area (netlist):                          209.2781
Cell Area (netlist and physical only):        332.5020
Net Length:                   2614.0120


Design Rules
----------------------------------------
Total Number of Nets:               450
Nets with Violations:                20
Max Trans Violations:                20
Max Cap Violations:                  11
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 12 19:31:25 2024
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
norm.tt0p8v85c.typical_CCworst (Setup)         0.0259         0.0000              0
Design             (Setup)           0.0259         0.0000              0

norm.tt0p8v85c.typical_CCworst (Hold)        -0.0084        -0.0647             15
Design             (Hold)           -0.0084        -0.0647             15
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          209.2781
Cell Area (netlist and physical only):        332.5020
Nets with DRC Violations:       20
1
