$date
	Mon Sep  8 12:08:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_concatenate $end
$var wire 3 ! y [2:0] $end
$var reg 1 " a $end
$var reg 2 # b [1:0] $end
$var reg 2 $ c [1:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 2 % b [1:0] $end
$var wire 2 & c [1:0] $end
$var wire 3 ' y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 '
b0 &
b11 %
b0 $
b11 #
0"
b10 !
$end
#5
b11 $
b11 &
b10 #
b10 %
b101 !
b101 '
1"
#10
