Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 28 16:14:52 2024
| Host         : l5906-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              96 |           33 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |              42 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+----------------------------------------------------------------------+------------------+------------------+----------------+
|                 Clock Signal                 |                             Enable Signal                            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------------+----------------------------------------------------------------------+------------------+------------------+----------------+
|  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG  | inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r[3]_i_1_n_0     | rst_i            |                2 |              4 |
|  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG | inst_clk_wiz_50mhz/inst/locked                                       |                  |                3 |              4 |
|  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG | inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r[4]_i_1_n_0 | rst_i            |                2 |              5 |
|  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG  | inst_controleur_OLED/inst_MSA_init/FSM_onehot_state_r_reg_n_0_[3]    | rst_i            |                3 |              6 |
|  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG  | inst_controleur_OLED/inst_MSA_affichage/col_idx_f                    | rst_i            |                2 |              7 |
|  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG  | inst_controleur_OLED/inst_MSA_timing_init/ms_threshold_r0            |                  |                3 |              8 |
|  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG | inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/addr_rw0  |                  |                2 |              8 |
|  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG | inst_controleur_CODEC/inst_adau1761_config/i2c_master_inst/busy1     | rst_i            |                3 |              9 |
|  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG  | inst_controleur_OLED/inst_MSA_SPI/data_sr[7]_i_1_n_0                 | rst_i            |                4 |             11 |
|  inst_controleur_CODEC/clk_50mhz_i_IBUF_BUFG |                                                                      | rst_i            |               11 |             33 |
|  inst_controleur_OLED/clk_50mhz_i_IBUF_BUFG  |                                                                      | rst_i            |               22 |             63 |
+----------------------------------------------+----------------------------------------------------------------------+------------------+------------------+----------------+


