INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/parallel_runtime_test/parallel_runtime_test.gen/sources_1/ip/bram_image/sim/bram_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/parallel_runtime_test/parallel_runtime_test.srcs/sources_1/new/grayscale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/parallel_runtime_test/parallel_runtime_test.srcs/sources_1/new/image_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_scheduler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/parallel_runtime_test/parallel_runtime_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'image_done' is not allowed [C:/Users/l3853/Documents/GitHub/FPGA/parallel_runtime_test/parallel_runtime_test.srcs/sources_1/new/top.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/parallel_runtime_test/parallel_runtime_test.srcs/sources_1/new/uart_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/parallel_runtime_test/parallel_runtime_test.srcs/sources_1/new/uart_transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/parallel_runtime_test/parallel_runtime_test.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_tb
