{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 15:25:47 2011 " "Info: Processing started: Mon Nov 28 15:25:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BNT -c BNT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BNT -c BNT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BNT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file BNT.v" { { "Info" "ISGN_ENTITY_NAME" "1 BNT " "Info: Found entity 1: BNT" {  } { { "BNT.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX00/BNT/BNT.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "BNT.v(21) " "Error (10773): Verilog HDL error at BNT.v(21): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "BNT.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX00/BNT/BNT.v" 21 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "" 0}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "led BNT.v(24) " "Error (10048): Verilog HDL error at BNT.v(24): values cannot be assigned directly to all or part of array \"led\" - assignments must be made to individual elements only" {  } { { "BNT.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX00/BNT/BNT.v" 24 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Allocated 133 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 15:25:48 2011 " "Error: Processing ended: Mon Nov 28 15:25:48 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 2 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 2 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
