{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1377292800724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1377292800725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 18:20:00 2013 " "Processing started: Fri Aug 23 18:20:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1377292800725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1377292800725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1377292800725 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1377292801200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ula_descrita " "Found design unit 1: ULA-ula_descrita" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1377292804485 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377292804485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377292804485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1377292804778 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_mult ULA.vhd(57) " "VHDL Process Statement warning at ULA.vhd(57): signal \"temp_mult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1377292804791 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_mult ULA.vhd(61) " "VHDL Process Statement warning at ULA.vhd(61): signal \"temp_mult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1377292804793 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1377292804795 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ULA.vhd(70) " "VHDL Process Statement warning at ULA.vhd(70): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1377292804796 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ULA.vhd(75) " "VHDL Process Statement warning at ULA.vhd(75): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1377292804797 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1377292804799 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1377292804800 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1377292804801 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_mult ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): inferring latch(es) for signal or variable \"temp_mult\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1377292804801 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1377292804802 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ULA.vhd(30) " "Inferred latch for \"temp\[0\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804808 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ULA.vhd(30) " "Inferred latch for \"temp\[1\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804809 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ULA.vhd(30) " "Inferred latch for \"temp\[2\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804809 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ULA.vhd(30) " "Inferred latch for \"temp\[3\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804810 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ULA.vhd(30) " "Inferred latch for \"temp\[4\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804811 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ULA.vhd(30) " "Inferred latch for \"temp\[5\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804811 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ULA.vhd(30) " "Inferred latch for \"temp\[6\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804812 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ULA.vhd(30) " "Inferred latch for \"temp\[7\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804813 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[0\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[0\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804813 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[1\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[1\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804814 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[2\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[2\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804815 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[3\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[3\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804815 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[4\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[4\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804816 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[5\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[5\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804817 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[6\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[6\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804817 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[7\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[7\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804818 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[8\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[8\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804819 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[9\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[9\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804819 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[10\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[10\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804820 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[11\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[11\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804821 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[12\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[12\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804822 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[13\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[13\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804822 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[14\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[14\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804823 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[15\] ULA.vhd(30) " "Inferred latch for \"temp_mult\[15\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804823 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULA.vhd(30) " "Inferred latch for \"saida\[0\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804824 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULA.vhd(30) " "Inferred latch for \"saida\[1\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804825 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULA.vhd(30) " "Inferred latch for \"saida\[2\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804826 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULA.vhd(30) " "Inferred latch for \"saida\[3\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804826 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULA.vhd(30) " "Inferred latch for \"saida\[4\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804827 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULA.vhd(30) " "Inferred latch for \"saida\[5\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804828 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULA.vhd(30) " "Inferred latch for \"saida\[6\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804828 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULA.vhd(30) " "Inferred latch for \"saida\[7\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804829 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N ULA.vhd(30) " "Inferred latch for \"N\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804830 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ULA.vhd(30) " "Inferred latch for \"Z\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1377292804830 "|ULA"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/12.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1377292805813 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1377292805813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1377292806208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1377292806210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1377292806210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1377292806210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1377292806210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1377292806210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1377292806210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1377292806210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1377292806210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1377292806210 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1377292806210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377292806626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377292806626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[0\]\$latch " "Latch saida\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[3\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[3\]" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1377292808956 ""}  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1377292808956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[1\]\$latch " "Latch saida\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[3\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[3\]" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1377292808956 ""}  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1377292808956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[2\]\$latch " "Latch saida\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[3\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[3\]" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1377292808957 ""}  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1377292808957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[3\]\$latch " "Latch saida\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[3\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[3\]" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1377292808958 ""}  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1377292808958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[4\]\$latch " "Latch saida\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[3\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[3\]" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1377292808959 ""}  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1377292808959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[5\]\$latch " "Latch saida\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[3\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[3\]" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1377292808959 ""}  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1377292808959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[6\]\$latch " "Latch saida\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[3\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[3\]" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1377292808960 ""}  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1377292808960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[7\]\$latch " "Latch saida\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[3\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[3\]" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1377292808961 ""}  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1377292808961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Z\$latch " "Latch Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[3\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[3\]" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1377292808961 ""}  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1377292808961 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "N GND " "Pin \"N\" is stuck at GND" {  } { { "ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1377292809239 "|ULA|N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1377292809239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1377292810666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1377292810666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1377292810806 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1377292810806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1377292810806 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1377292810806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1377292810806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1377292810911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 18:20:10 2013 " "Processing ended: Fri Aug 23 18:20:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1377292810911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1377292810911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1377292810911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1377292810911 ""}
