$date
	Sun Oct 23 04:55:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#266460
b10000 !
1"
#266462
b10000 &
b10000 %
1$
#266463
0"
#266466
b1000 &
b1000 %
#266470
b100 &
b100 %
#266474
b10 &
b10 %
#266478
b1 &
1#
b1 %
#266482
b0 &
b0 %
0#
0$
#1346057
b10001 !
1"
#1346058
b10001 &
b10001 %
1$
#1346059
0"
#1346062
b110100 &
b110100 %
#1346066
b11010 &
b11010 %
#1346070
b1101 &
b1101 %
#1346074
b101000 &
b101000 %
#1346078
b10100 &
b10100 %
#1346082
b1010 &
b1010 %
#1346086
b101 &
b101 %
#1346090
b10000 &
b10000 %
#1346094
b1000 &
b1000 %
#1346098
b100 &
b100 %
#1346102
b10 &
b10 %
#1346106
b1 &
b1 %
1#
#1346110
b0 &
0#
b0 %
0$
#2289432
b110 !
1"
#2289434
b110 &
b110 %
1$
#2289435
0"
#2289438
b11 &
b11 %
#2289442
b1010 &
b1010 %
#2289446
b101 &
b101 %
#2289450
b10000 &
b10000 %
#2289454
b1000 &
b1000 %
#2289458
b100 &
b100 %
#2289462
b10 &
b10 %
#2289466
b1 &
b1 %
1#
#2289470
b0 &
0#
b0 %
0$
#4500012
