[{"DBLP title": "A 50 GHz SiGe BiCMOS active bandpass filter.", "DBLP authors": ["Saurabh Chaturvedi", "Mladen Bozanic", "Saurabh Sinha"], "year": 2017, "MAG papers": [{"PaperId": 2618953762, "PaperTitle": "a 50 ghz sige bicmos active bandpass filter", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of johannesburg": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient physical design of fully-testable BDD-based circuits.", "DBLP authors": ["Andreas Rauchenecker", "Robert Wille"], "year": 2017, "MAG papers": [{"PaperId": 2619511468, "PaperTitle": "an efficient physical design of fully testable bdd based circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"johannes kepler university of linz": 2.0}}], "source": "ES"}, {"DBLP title": "Improving combinational circuit resilience against soft errors via selective resource allocation.", "DBLP authors": ["Tohid Taghizad Gogjeh Yaran", "Suleyman Tosun"], "year": 2017, "MAG papers": [{"PaperId": 2617897664, "PaperTitle": "improving combinational circuit resilience against soft errors via selective resource allocation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"hacettepe university": 2.0}}], "source": "ES"}, {"DBLP title": "Mapping abstract and concrete hardware models for design understanding.", "DBLP authors": ["Tino Flenker", "G\u00f6rschwin Fey"], "year": 2017, "MAG papers": [{"PaperId": 2520385932, "PaperTitle": "mapping abstract and concrete hardware models for design understanding", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Mealy-to-moore transformation.", "DBLP authors": ["Mustafa Ozgul", "Florian Deeg", "Sebastian M. Sattler"], "year": 2017, "MAG papers": [{"PaperId": 2617701985, "PaperTitle": "mealy to moore transformation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Towards approximation during test of Integrated Circuits.", "DBLP authors": ["Imran Wali", "Marcello Traiola", "Arnaud Virazel", "Patrick Girard", "Mario Barbareschi", "Alberto Bosio"], "year": 2017, "MAG papers": [{"PaperId": 2617310483, "PaperTitle": "towards approximation during test of integrated circuits", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of montpellier": 4.0, "university of rennes": 1.0, "university of naples federico ii": 1.0}}, {"PaperId": 3161983544, "PaperTitle": "towards approximation during test of integrated circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design-for-FAST: Supporting X-tolerant compaction during Faster-than-at-Speed Test.", "DBLP authors": ["Matthias Kampmann", "Sybille Hellebrand"], "year": 2017, "MAG papers": [{"PaperId": 2618513099, "PaperTitle": "design for fast supporting x tolerant compaction during faster than at speed test", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of paderborn": 2.0}}], "source": "ES"}, {"DBLP title": "Fault detection and self repair in Hsiao-code FEC circuits.", "DBLP authors": ["Davide Dicorato", "Petr Pfeifer", "Heinrich Theodor Vierhaus"], "year": 2017, "MAG papers": [{"PaperId": 2619855683, "PaperTitle": "fault detection and self repair in hsiao code fec circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "From online fault detection to fault management in Network-on-Chips: A ground-up approach.", "DBLP authors": ["Siavoosh Payandeh Azad", "Behrad Niazmand", "Karl Janson", "Nevin George", "Stephen Adeboye Oyeniran", "Tsotne Putkaradze", "Apneet Kaur", "Jaan Raik", "Gert Jervan", "Raimund Ubar", "Thomas Hollstein"], "year": 2017, "MAG papers": [{"PaperId": 2618365494, "PaperTitle": "from online fault detection to fault management in network on chips a ground up approach", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"tallinn university of technology": 11.0}}], "source": "ES"}, {"DBLP title": "Logic testing with test-per-clock pattern loading and improved diagnostic abilities.", "DBLP authors": ["Ondrej Nov\u00e1k", "Zdenek Pl\u00edva"], "year": 2017, "MAG papers": [{"PaperId": 2618722644, "PaperTitle": "logic testing with test per clock pattern loading and improved diagnostic abilities", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technical university of liberec": 2.0}}], "source": "ES"}, {"DBLP title": "An analysis of the operation and SET robustness of a CMOS pulse stretching circuit.", "DBLP authors": ["Marko S. Andjelkovic", "Milos Krstic", "Rolf Kraemer"], "year": 2017, "MAG papers": [{"PaperId": 2617045173, "PaperTitle": "an analysis of the operation and set robustness of a cmos pulse stretching circuit", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analog front-end for precise human body temperature measurement.", "DBLP authors": ["Pawel Narczyk", "Krzysztof Siwiec", "Witold A. Pleskacz"], "year": 2017, "MAG papers": [{"PaperId": 2619610945, "PaperTitle": "analog front end for precise human body temperature measurement", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"warsaw university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Body biasing for analog design: Practical experiences in 22 nm FD-SOI.", "DBLP authors": ["Sunil Satish Rao", "Benjamin Prautsch", "Ashish Shrivastava", "Torsten Reich"], "year": 2017, "MAG papers": [{"PaperId": 2620246147, "PaperTitle": "body biasing for analog design practical experiences in 22 nm fd soi", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"fraunhofer society": 4.0}}], "source": "ES"}, {"DBLP title": "A low power input amplifier for bio-signal acquisition in 28 nm FDSOI technology.", "DBLP authors": ["Michal Wolodzko", "Wieslaw Kuzmicz"], "year": 2017, "MAG papers": [{"PaperId": 2618953279, "PaperTitle": "a low power input amplifier for bio signal acquisition in 28 nm fdsoi technology", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"warsaw university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-aware application-specific topology generation for 3D Network-on-Chips.", "DBLP authors": ["Arash Barzinmehr", "Suleyman Tosun"], "year": 2017, "MAG papers": [{"PaperId": 2617542514, "PaperTitle": "energy aware application specific topology generation for 3d network on chips", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hacettepe university": 2.0}}], "source": "ES"}, {"DBLP title": "Firmware Update Manager: A remote firmware reprogramming tool for low-power devices.", "DBLP authors": ["Ondrej Kachman", "Marcel Bal\u00e1z"], "year": 2017, "MAG papers": [{"PaperId": 2619027744, "PaperTitle": "firmware update manager a remote firmware reprogramming tool for low power devices", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"slovak academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Hierarchical temporal memory implementation on FPGA using LFSR based spatial pooler address space generator.", "DBLP authors": ["Madis Kerner", "Kalle Tammem\u00e4e"], "year": 2017, "MAG papers": [{"PaperId": 2620359275, "PaperTitle": "hierarchical temporal memory implementation on fpga using lfsr based spatial pooler address space generator", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tallinn university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Novel metrics for Analog Mixed-Signal coverage.", "DBLP authors": ["Andreas Furtig", "Georg Glaeser", "Christoph Grimm", "Lars Hedrich", "Stefan Heinen", "Hyun-Sek Lukas Lee", "Gregor Nitsche", "Markus Olbrich", "Carna Radojicic", "Fabian Speicher"], "year": 2017, "MAG papers": [{"PaperId": 2616960458, "PaperTitle": "novel metrics for analog mixed signal coverage", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"goethe university frankfurt": 2.0, "leibniz university of hanover": 2.0, "rwth aachen university": 2.0, "kaiserslautern university of technology": 2.0, "offis": 1.0}}], "source": "ES"}, {"DBLP title": "Cycle-accurate software modeling for RTL verification of embedded systems.", "DBLP authors": ["Michael Schwarz", "Carlos Villarraga", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2017, "MAG papers": [{"PaperId": 2618741328, "PaperTitle": "cycle accurate software modeling for rtl verification of embedded systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaiserslautern university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Structure-preserving modeling of safety-critical combinational circuits.", "DBLP authors": ["Feim Ridvan Rasim", "Canan Kocar", "Sebastian M. Sattler"], "year": 2017, "MAG papers": [{"PaperId": 2616907246, "PaperTitle": "structure preserving modeling of safety critical combinational circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Measuring metastability using a time-to-digital converter.", "DBLP authors": ["Thomas Polzer", "Florian Huemer", "Andreas Steininger"], "year": 2017, "MAG papers": [{"PaperId": 2617659396, "PaperTitle": "measuring metastability using a time to digital converter", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins.", "DBLP authors": ["Oliver Schrape", "Manuel Herrmann", "Frank Winkler", "Milos Krstic"], "year": 2017, "MAG papers": [{"PaperId": 2620260349, "PaperTitle": "routing approach for digital differential bipolar designs using virtual fat wire boundary pins", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"humboldt university of berlin": 2.0}}], "source": "ES"}, {"DBLP title": "Ultra-low-voltage driver for large load capacitance in 130nm CMOS technology.", "DBLP authors": ["Michal Sovcik", "Martin Kov\u00e1c", "Daniel Arbet", "Viera Stopjakov\u00e1"], "year": 2017, "MAG papers": [{"PaperId": 2619961715, "PaperTitle": "ultra low voltage driver for large load capacitance in 130nm cmos technology", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"slovak university of technology in bratislava": 4.0}}], "source": "ES"}, {"DBLP title": "Are XORs in logic synthesis really necessary?", "DBLP authors": ["Ivo H\u00e1lecek", "Petr Fiser", "Jan Schmidt"], "year": 2017, "MAG papers": [{"PaperId": 2617185248, "PaperTitle": "are xors in logic synthesis really necessary", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"czech technical university in prague": 3.0}}], "source": "ES"}, {"DBLP title": "PMS2UPF: An automated transition from ESL to RTL power-intent specification.", "DBLP authors": ["Miroslav Siro", "Dominik Macko", "Katarina Jelemenska"], "year": 2017, "MAG papers": [{"PaperId": 2620080668, "PaperTitle": "pms2upf an automated transition from esl to rtl power intent specification", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"slovak university of technology in bratislava": 3.0}}], "source": "ES"}, {"DBLP title": "Formal Design Space Exploration for memristor-based crossbar architecture.", "DBLP authors": ["Marcello Traiola", "Mario Barbareschi", "Alberto Bosio"], "year": 2017, "MAG papers": [{"PaperId": 2616998739, "PaperTitle": "formal design space exploration for memristor based crossbar architecture", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of montpellier": 2.0, "university of naples federico ii": 1.0}}], "source": "ES"}, {"DBLP title": "A scalable technique to identify true critical paths in sequential circuits.", "DBLP authors": ["Raimund Ubar", "Sergei Kostin", "Maksim Jenihhin", "Jaan Raik"], "year": 2017, "MAG papers": [{"PaperId": 2617418626, "PaperTitle": "a scalable technique to identify true critical paths in sequential circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tallinn university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "On the robustness of memristor based logic gates.", "DBLP authors": ["Lei Xie", "Hoang Anh Du Nguyen", "Jintao Yu", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2017, "MAG papers": [{"PaperId": 2617650924, "PaperTitle": "on the robustness of memristor based logic gates", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"delft university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A fast and flexible HW/SW co-processing framework for Time-of-Flight 3D imaging.", "DBLP authors": ["Norbert Druml", "Christoph Ehrenh\u00f6fer", "Walter Bell", "Christian Gailer", "Hannes Plank", "Thomas Herndl", "Gerald Holweg"], "year": 2017, "MAG papers": [{"PaperId": 2619342318, "PaperTitle": "a fast and flexible hw sw co processing framework for time of flight 3d imaging", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"infineon technologies": 7.0}}], "source": "ES"}, {"DBLP title": "A novel architecture for LZSS compression of configuration bitstreams within FPGA.", "DBLP authors": ["Radek Isa", "Jir\u00ed Matousek"], "year": 2017, "MAG papers": [{"PaperId": 2618235347, "PaperTitle": "a novel architecture for lzss compression of configuration bitstreams within fpga", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cesnet": 2.0}}], "source": "ES"}, {"DBLP title": "HLS design of a hardware accelerator for Homomorphic Encryption.", "DBLP authors": ["Asma Mkhinini", "Paolo Maistri", "R\u00e9gis Leveugle", "Rached Tourki"], "year": 2017, "MAG papers": [{"PaperId": 2618829853, "PaperTitle": "hls design of a hardware accelerator for homomorphic encryption", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of grenoble": 3.0, "university of monastir": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization of Pearson correlation coefficient calculation for DPA and comparison of different approaches.", "DBLP authors": ["Petr Socha", "Vojtech Miskovsk\u00fd", "Hana Kub\u00e1tov\u00e1", "Martin Novotn\u00fd"], "year": 2017, "MAG papers": [{"PaperId": 2617576506, "PaperTitle": "optimization of pearson correlation coefficient calculation for dpa and comparison of different approaches", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"czech technical university in prague": 4.0}}], "source": "ES"}, {"DBLP title": "Design for three-dimensional sound processor using high-level synthesis.", "DBLP authors": ["Saya Ohira", "Tetsuya Matsumura"], "year": 2017, "MAG papers": [{"PaperId": 2620306320, "PaperTitle": "design for three dimensional sound processor using high level synthesis", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nihon university": 2.0}}], "source": "ES"}, {"DBLP title": "Implementation of an asynchronous bundled-data router for a GALS NoC in the context of a VSoC.", "DBLP authors": ["Patrick Russell", "Jens D\u00f6ge", "Christoph Hoppe", "Thomas B. Preu\u00dfer", "Peter Reichel", "Peter Schneider"], "year": 2017, "MAG papers": [{"PaperId": 2618398667, "PaperTitle": "implementation of an asynchronous bundled data router for a gals noc in the context of a vsoc", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"fraunhofer society": 5.0, "dresden university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "On hardware-based fault-handling in dynamically scheduled processors.", "DBLP authors": ["Felix M\u00fchlbauer", "Lukas Schr\u00f6der", "Mario Sch\u00f6lzel"], "year": 2017, "MAG papers": [{"PaperId": 2617197358, "PaperTitle": "on hardware based fault handling in dynamically scheduled processors", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of potsdam": 3.0}}], "source": "ES"}, {"DBLP title": "Rocket Queue: New data sorting architecture for real-time systems.", "DBLP authors": ["Luk\u00e1s Koh\u00fatka", "Viera Stopjakov\u00e1"], "year": 2017, "MAG papers": [{"PaperId": 2617603098, "PaperTitle": "rocket queue new data sorting architecture for real time systems", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"slovak university of technology in bratislava": 2.0}}], "source": "ES"}]