INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pasir/Desktop/FPGA_Projects/ALU/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pasir/Desktop/FPGA_Projects/ALU/ALU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
