	component FIFO_pll is
		port (
			altpll_0_locked_conduit_export : out std_logic;                                        -- export
			clk_clk                        : in  std_logic                     := 'X';             -- clk
			clk_200m_clk                   : out std_logic;                                        -- clk
			fifo_0_in_writedata            : in  std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			fifo_0_in_write                : in  std_logic                     := 'X';             -- write
			fifo_0_in_waitrequest          : out std_logic;                                        -- waitrequest
			fifo_0_out_readdata            : out std_logic_vector(15 downto 0);                    -- readdata
			fifo_0_out_read                : in  std_logic                     := 'X';             -- read
			fifo_0_out_waitrequest         : out std_logic;                                        -- waitrequest
			fifo_0_out_csr_address         : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- address
			fifo_0_out_csr_read            : in  std_logic                     := 'X';             -- read
			fifo_0_out_csr_writedata       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			fifo_0_out_csr_write           : in  std_logic                     := 'X';             -- write
			fifo_0_out_csr_readdata        : out std_logic_vector(31 downto 0);                    -- readdata
			reset_reset_n                  : in  std_logic                     := 'X'              -- reset_n
		);
	end component FIFO_pll;

