Verilator Tree Dump (format 0x3900) from <e19967> to <e28754>
     NETLIST 0x5582ebbcef80 <e1> {a0}
    1: MODULE 0x5582ebbec930 <e14075> {c5}  mips_cpu_harvard  L2
    1:2: VAR 0x5582ebbe4400 <e26627#> {c6} @dt=0x5582ebbe3990@(nw1)  clk INPUT PORT
    1:2: VAR 0x5582ebbf6ed0 <e26630#> {c8} @dt=0x5582ebbf66b0@(nw1)  reset INPUT PORT
    1:2: VAR 0x5582ebbf8df0 <e26633#> {c9} @dt=0x5582ebbf8400@(nw1)  active OUTPUT PORT
    1:2: VAR 0x5582ebc08fb0 <e26636#> {c10} @dt=0x5582ebc08b30@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x5582ebc093d0 <e26644#> {c13} @dt=0x5582ebc092f0@(nw1)  clk_enable INPUT PORT
    1:2: VAR 0x5582ebc0a250 <e26647#> {c16} @dt=0x5582ebc09dd0@(nw32)  instr_address OUTPUT PORT
    1:2: VAR 0x5582ebc0b0d0 <e26655#> {c17} @dt=0x5582ebc0ac50@(nw32)  instr_readdata INPUT PORT
    1:2: VAR 0x5582ebc0bfd0 <e26663#> {c20} @dt=0x5582ebc0bad0@(nw32)  data_address OUTPUT PORT
    1:2: VAR 0x5582ebc0c3f0 <e26671#> {c21} @dt=0x5582ebc0c310@(nw1)  data_write OUTPUT PORT
    1:2: VAR 0x5582ebc0c810 <e26674#> {c22} @dt=0x5582ebc0c730@(nw1)  data_read OUTPUT PORT
    1:2: VAR 0x5582ebc0d810 <e26677#> {c23} @dt=0x5582ebc0d310@(nw32)  data_writedata OUTPUT PORT
    1:2: VAR 0x5582ebc0e810 <e26685#> {c24} @dt=0x5582ebc0e310@(nw32)  data_readdata INPUT PORT
    1:2: VAR 0x5582ebc0eb50 <e26693#> {c27} @dt=0x5582ebc0ea70@(nw1)  internal_clk VAR
    1:2: VAR 0x5582ebc0fad0 <e26696#> {c31} @dt=0x5582ebc0f610@(nw32)  program_counter_prime VAR
    1:2: VAR 0x5582ebc10c50 <e26704#> {c32} @dt=0x5582ebc10790@(nw32)  program_counter_fetch VAR
    1:2: VAR 0x5582ebc11db0 <e26712#> {c33} @dt=0x5582ebc118b0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x5582ebc12ef0 <e26720#> {c34} @dt=0x5582ebc12a30@(nw32)  instruction_fetch VAR
    1:2: VAR 0x5582ebc14050 <e26728#> {c35} @dt=0x5582ebc13b50@(nw32)  program_counter_mux_1_out VAR
    1:2: VAR 0x5582ebc14450 <e26736#> {c36} @dt=0x5582ebc14370@(nw1)  HALT_fetch VAR
    1:2: VAR 0x5582ebc14890 <e26739#> {c39} @dt=0x5582ebc147b0@(nw1)  program_counter_src_decode VAR
    1:2: VAR 0x5582ebc14cf0 <e26742#> {c40} @dt=0x5582ebc14c10@(nw1)  register_write_decode VAR
    1:2: VAR 0x5582ebc150f0 <e26745#> {c41} @dt=0x5582ebc15010@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x5582ebc15550 <e26748#> {c42} @dt=0x5582ebc15470@(nw1)  memory_write_decode VAR
    1:2: VAR 0x5582ebc16690 <e26751#> {c43} @dt=0x5582ebc161d0@(nw2)  ALU_src_B_decode VAR
    1:2: VAR 0x5582ebc177f0 <e26759#> {c44} @dt=0x5582ebc172f0@(nw2)  register_destination_decode VAR
    1:2: VAR 0x5582ebc17bf0 <e26767#> {c45} @dt=0x5582ebc17b10@(nw1)  branch_decode VAR
    1:2: VAR 0x5582ebc17ff0 <e26770#> {c46} @dt=0x5582ebc17f10@(nw1)  equal_decode VAR
    1:2: VAR 0x5582ebc19130 <e26773#> {c47} @dt=0x5582ebc18c70@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x5582ebc19570 <e26781#> {c48} @dt=0x5582ebc19490@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x5582ebc19970 <e26784#> {c49} @dt=0x5582ebc19890@(nw1)  flush_decode_execute_register VAR
    1:2: VAR 0x5582ebc19dd0 <e26787#> {c50} @dt=0x5582ebc19cf0@(nw1)  using_HI_LO_decode VAR
    1:2: VAR 0x5582ebc1a230 <e26790#> {c51} @dt=0x5582ebc1a150@(nw1)  j_instruction_decode VAR
    1:2: VAR 0x5582ebc1a630 <e26793#> {c52} @dt=0x5582ebc1a550@(nw1)  HI_register_write_decode VAR
    1:2: VAR 0x5582ebc1aa30 <e26796#> {c53} @dt=0x5582ebc1a950@(nw1)  LO_register_write_decode VAR
    1:2: VAR 0x5582ebc1ae30 <e26799#> {c54} @dt=0x5582ebc1ad50@(nw1)  HALT_decode VAR
    1:2: VAR 0x5582ebc1bf90 <e26802#> {c59} @dt=0x5582ebc1ba90@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2: VAR 0x5582ebc1de50 <e26818#> {c61} @dt=0x5582ebc1d950@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x5582ebc1ef70 <e26826#> {c63} @dt=0x5582ebc1ea70@(nw6)  op VAR
    1:2: ASSIGNW 0x5582ebc1fd60 <e26833#> {c64} @dt=0x5582ebc1ea70@(nw6)
    1:2:1: SEL 0x5582ebf26f20 <e26855#> {c64} @dt=0x5582ebcceda0@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebbc00 <e26846#> {c64} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf271b0 <e26874#> {c64} @dt=0x5582ebef3c50@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x5582ebf26cd0 <e26848#> {c64} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h6
    1:2:2: VARREF 0x5582ebebbd20 <e26832#> {c64} @dt=0x5582ebc1ea70@(nw6)  op [LV] => VAR 0x5582ebc1ef70 <e26826#> {c63} @dt=0x5582ebc1ea70@(nw6)  op VAR
    1:2: VAR 0x5582ebc20df0 <e26881#> {c65} @dt=0x5582ebc208f0@(nw5)  read_address_1 VAR
    1:2: VAR 0x5582ebc21520 <e26889#> {c65} @dt=0x5582ebc21020@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x5582ebc22340 <e26896#> {c66} @dt=0x5582ebc208f0@(nw5)
    1:2:1: SEL 0x5582ebf27730 <e26918#> {c66} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebbe40 <e26909#> {c66} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf279c0 <e26937#> {c66} @dt=0x5582ebef3c50@(G/sw5)  5'h15
    1:2:1:3: CONST 0x5582ebf274e0 <e26911#> {c66} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5582ebebbf60 <e26895#> {c66} @dt=0x5582ebc208f0@(nw5)  read_address_1 [LV] => VAR 0x5582ebc20df0 <e26881#> {c65} @dt=0x5582ebc208f0@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x5582ebc230a0 <e26943#> {c67} @dt=0x5582ebc21020@(nw5)
    1:2:1: SEL 0x5582ebf27f40 <e26965#> {c67} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc080 <e26956#> {c67} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf281d0 <e26984#> {c67} @dt=0x5582ebef3c50@(G/sw5)  5'h15
    1:2:1:3: CONST 0x5582ebf27cf0 <e26958#> {c67} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5582ebebc1a0 <e26942#> {c67} @dt=0x5582ebc21020@(nw5)  Rs_decode [LV] => VAR 0x5582ebc21520 <e26889#> {c65} @dt=0x5582ebc21020@(nw5)  Rs_decode VAR
    1:2: VAR 0x5582ebc24130 <e26991#> {c68} @dt=0x5582ebc23c30@(nw5)  read_address_2 VAR
    1:2: VAR 0x5582ebc24860 <e26999#> {c68} @dt=0x5582ebc24360@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x5582ebc25680 <e27006#> {c69} @dt=0x5582ebc23c30@(nw5)
    1:2:1: SEL 0x5582ebf28750 <e27028#> {c69} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc2c0 <e27019#> {c69} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf289e0 <e27047#> {c69} @dt=0x5582ebef3c50@(G/sw5)  5'h10
    1:2:1:3: CONST 0x5582ebf28500 <e27021#> {c69} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5582ebebc3e0 <e27005#> {c69} @dt=0x5582ebc23c30@(nw5)  read_address_2 [LV] => VAR 0x5582ebc24130 <e26991#> {c68} @dt=0x5582ebc23c30@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x5582ebc263e0 <e27053#> {c70} @dt=0x5582ebc24360@(nw5)
    1:2:1: SEL 0x5582ebf28f60 <e27075#> {c70} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc500 <e27066#> {c70} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf291f0 <e27094#> {c70} @dt=0x5582ebef3c50@(G/sw5)  5'h10
    1:2:1:3: CONST 0x5582ebf28d10 <e27068#> {c70} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5582ebebc620 <e27052#> {c70} @dt=0x5582ebc24360@(nw5)  Rt_decode [LV] => VAR 0x5582ebc24860 <e26999#> {c68} @dt=0x5582ebc24360@(nw5)  Rt_decode VAR
    1:2: VAR 0x5582ebc27470 <e27101#> {c71} @dt=0x5582ebc26f70@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x5582ebc28290 <e27108#> {c72} @dt=0x5582ebc26f70@(nw5)
    1:2:1: SEL 0x5582ebf29770 <e27130#> {c72} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc740 <e27121#> {c72} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf29a00 <e27149#> {c72} @dt=0x5582ebef3c50@(G/sw5)  5'hb
    1:2:1:3: CONST 0x5582ebf29520 <e27123#> {c72} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5582ebebc860 <e27107#> {c72} @dt=0x5582ebc26f70@(nw5)  Rd_decode [LV] => VAR 0x5582ebc27470 <e27101#> {c71} @dt=0x5582ebc26f70@(nw5)  Rd_decode VAR
    1:2: VAR 0x5582ebc29320 <e27156#> {c73} @dt=0x5582ebc28e20@(nw16)  immediate VAR
    1:2: ASSIGNW 0x5582ebc2a140 <e27163#> {c74} @dt=0x5582ebc28e20@(nw16)
    1:2:1: SEL 0x5582ebf29f80 <e27184#> {c74} @dt=0x5582ebf2a050@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebc980 <e27176#> {c74} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf2a210 <e27203#> {c74} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:1:3: CONST 0x5582ebf29d30 <e27178#> {c74} @dt=0x5582ebef78c0@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x5582ebebcaa0 <e27162#> {c74} @dt=0x5582ebc28e20@(nw16)  immediate [LV] => VAR 0x5582ebc29320 <e27156#> {c73} @dt=0x5582ebc28e20@(nw16)  immediate VAR
    1:2: VAR 0x5582ebc2b1d0 <e27210#> {c75} @dt=0x5582ebc2acd0@(nw26)  j_offset VAR
    1:2: ASSIGNW 0x5582ebc2bff0 <e27217#> {c76} @dt=0x5582ebc2acd0@(nw26)
    1:2:1: SEL 0x5582ebf2a790 <e27238#> {c76} @dt=0x5582ebf2a860@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebebcbc0 <e27230#> {c76} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5582ebf2aa20 <e27257#> {c76} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:1:3: CONST 0x5582ebf2a540 <e27232#> {c76} @dt=0x5582ebef78c0@(G/wu32/5)  ?32?h1a
    1:2:2: VARREF 0x5582ebebcce0 <e27216#> {c76} @dt=0x5582ebc2acd0@(nw26)  j_offset [LV] => VAR 0x5582ebc2b1d0 <e27210#> {c75} @dt=0x5582ebc2acd0@(nw26)  j_offset VAR
    1:2: VAR 0x5582ebc2d110 <e27264#> {c78} @dt=0x5582ebc2cc10@(nw32)  register_file_output_LO_decode VAR
    1:2: VAR 0x5582ebc2e2f0 <e27272#> {c79} @dt=0x5582ebc2ddf0@(nw32)  register_file_output_HI_decode VAR
    1:2: VAR 0x5582ebc2f460 <e27280#> {c80} @dt=0x5582ebc2efa0@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x5582ebc30680 <e27288#> {c81} @dt=0x5582ebc30180@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x5582ebc31860 <e27296#> {c82} @dt=0x5582ebc31360@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x5582ebc329b0 <e27304#> {c83} @dt=0x5582ebc324b0@(nw32)  src_A_decode VAR
    1:2: VAR 0x5582ebc33b00 <e27312#> {c84} @dt=0x5582ebc33600@(nw32)  src_B_decode VAR
    1:2: VAR 0x5582ebc34c50 <e27320#> {c85} @dt=0x5582ebc34750@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x5582ebc35da0 <e27328#> {c86} @dt=0x5582ebc358a0@(nw32)  comparator_1 VAR
    1:2: VAR 0x5582ebc36ef0 <e27336#> {c87} @dt=0x5582ebc369f0@(nw32)  comparator_2 VAR
    1:2: VAR 0x5582ebc380d0 <e27344#> {c88} @dt=0x5582ebc37bd0@(nw32)  j_program_counter_decode VAR
    1:2: VAR 0x5582ebc392f0 <e27352#> {c91} @dt=0x5582ebc38df0@(nw2)  register_destination_execute VAR
    1:2: VAR 0x5582ebc397b0 <e27360#> {c92} @dt=0x5582ebc396d0@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x5582ebc39c40 <e27363#> {c93} @dt=0x5582ebc39b60@(nw1)  memory_write_execute VAR
    1:2: VAR 0x5582ebc3adb0 <e27366#> {c94} @dt=0x5582ebc3a8f0@(nw5)  write_register_execute VAR
    1:2: VAR 0x5582ebc3bf60 <e27374#> {c95} @dt=0x5582ebc3baa0@(nw2)  ALU_src_B_execute VAR
    1:2: VAR 0x5582ebc3d110 <e27382#> {c96} @dt=0x5582ebc3cc50@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x5582ebc3d610 <e27390#> {c97} @dt=0x5582ebc3d530@(nw1)  HI_register_write_execute VAR
    1:2: VAR 0x5582ebc3dad0 <e27393#> {c98} @dt=0x5582ebc3d9f0@(nw1)  LO_register_write_execute VAR
    1:2: VAR 0x5582ebc3df60 <e27396#> {c99} @dt=0x5582ebc3de80@(nw1)  register_write_execute VAR
    1:2: VAR 0x5582ebc3e4a0 <e27399#> {c100} @dt=0x5582ebc3e3c0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x5582ebc3e930 <e27402#> {c101} @dt=0x5582ebc3e850@(nw1)  j_instruction_execute VAR
    1:2: VAR 0x5582ebc3edc0 <e27405#> {c102} @dt=0x5582ebc3ece0@(nw1)  using_HI_LO_execute VAR
    1:2: VAR 0x5582ebc3f1f0 <e27408#> {c103} @dt=0x5582ebc3f110@(nw1)  HALT_execute VAR
    1:2: VAR 0x5582ebc40380 <e27411#> {c106} @dt=0x5582ebc3fe80@(nw32)  src_A_execute VAR
    1:2: VAR 0x5582ebc414d0 <e27419#> {c107} @dt=0x5582ebc40fd0@(nw32)  src_B_execute VAR
    1:2: VAR 0x5582ebc42640 <e27427#> {c108} @dt=0x5582ebc42180@(nw32)  src_A_ALU_execute VAR
    1:2: VAR 0x5582ebc437f0 <e27435#> {c109} @dt=0x5582ebc43330@(nw32)  src_B_ALU_execute VAR
    1:2: VAR 0x5582ebc449a0 <e27443#> {c110} @dt=0x5582ebc444e0@(nw32)  write_data_execute VAR
    1:2: VAR 0x5582ebc45b50 <e27451#> {c111} @dt=0x5582ebc45690@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x5582ebc46d00 <e27459#> {c112} @dt=0x5582ebc46840@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x5582ebc47eb0 <e27467#> {c113} @dt=0x5582ebc479f0@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x5582ebc49040 <e27475#> {c114} @dt=0x5582ebc48b40@(nw5)  Rs_execute VAR
    1:2: VAR 0x5582ebc4a190 <e27483#> {c115} @dt=0x5582ebc49c90@(nw5)  Rt_execute VAR
    1:2: VAR 0x5582ebc4b2e0 <e27491#> {c116} @dt=0x5582ebc4ade0@(nw5)  Rd_execute VAR
    1:2: VAR 0x5582ebc4c450 <e27499#> {c117} @dt=0x5582ebc4bf90@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x5582ebc4d640 <e27507#> {c118} @dt=0x5582ebc4d140@(nw32)  program_counter_plus_eight_execute VAR
    1:2: VAR 0x5582ebc4e820 <e27515#> {c119} @dt=0x5582ebc4e320@(nw32)  program_counter_plus_four_execute VAR
    1:2: VAR 0x5582ebc4fa30 <e27523#> {c120} @dt=0x5582ebc4f530@(nw32)  j_program_counter_execute VAR
    1:2: VAR 0x5582ebc4ff00 <e27531#> {c123} @dt=0x5582ebc4fe20@(nw1)  register_write_memory VAR
    1:2: VAR 0x5582ebc51070 <e27534#> {c124} @dt=0x5582ebc50bb0@(nw5)  write_register_memory VAR
    1:2: VAR 0x5582ebc51570 <e27542#> {c125} @dt=0x5582ebc51490@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x5582ebc51a00 <e27545#> {c126} @dt=0x5582ebc51920@(nw1)  memory_write_memory VAR
    1:2: VAR 0x5582ebc51ec0 <e27548#> {c127} @dt=0x5582ebc51de0@(nw1)  HI_register_write_memory VAR
    1:2: VAR 0x5582ebc52380 <e27551#> {c128} @dt=0x5582ebc522a0@(nw1)  LO_register_write_memory VAR
    1:2: VAR 0x5582ebc52810 <e27554#> {c129} @dt=0x5582ebc52730@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x5582ebc52cd0 <e27557#> {c130} @dt=0x5582ebc52bf0@(nw1)  register_file_memory_mux_memory VAR
    1:2: VAR 0x5582ebc53190 <e27560#> {c131} @dt=0x5582ebc530b0@(nw1)  j_instruction_memory VAR
    1:2: VAR 0x5582ebc535c0 <e27563#> {c132} @dt=0x5582ebc534e0@(nw1)  HALT_memory VAR
    1:2: VAR 0x5582ebc54770 <e27566#> {c135} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x5582ebc55920 <e27574#> {c136} @dt=0x5582ebc55460@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x5582ebc56ad0 <e27582#> {c137} @dt=0x5582ebc56610@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x5582ebc57c80 <e27590#> {c138} @dt=0x5582ebc577c0@(nw32)  read_data_memory VAR
    1:2: VAR 0x5582ebc58e30 <e27598#> {c139} @dt=0x5582ebc58970@(nw32)  write_data_memory VAR
    1:2: VAR 0x5582ebc5a050 <e27606#> {c140} @dt=0x5582ebc59b50@(nw32)  ALU_output_memory_resolved VAR
    1:2: VAR 0x5582ebc5b230 <e27614#> {c141} @dt=0x5582ebc5ad30@(nw32)  j_program_counter_memory VAR
    1:2: VAR 0x5582ebc5b730 <e27622#> {c145} @dt=0x5582ebc5b650@(nw1)  register_write_writeback VAR
    1:2: VAR 0x5582ebc5bbf0 <e27625#> {c146} @dt=0x5582ebc5bb10@(nw1)  HI_register_write_writeback VAR
    1:2: VAR 0x5582ebc5c0b0 <e27628#> {c147} @dt=0x5582ebc5bfd0@(nw1)  LO_register_write_writeback VAR
    1:2: VAR 0x5582ebc5c570 <e27631#> {c148} @dt=0x5582ebc5c490@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x5582ebc5c9a0 <e27634#> {c149} @dt=0x5582ebc5c8c0@(nw1)  HALT_writeback VAR
    1:2: VAR 0x5582ebc5dbc0 <e27637#> {c152} @dt=0x5582ebc5d6c0@(nw5)  write_register_writeback VAR
    1:2: VAR 0x5582ebc5ed30 <e27645#> {c153} @dt=0x5582ebc5e870@(nw32)  result_writeback VAR
    1:2: VAR 0x5582ebc5fee0 <e27653#> {c154} @dt=0x5582ebc5fa20@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x5582ebc61090 <e27661#> {c155} @dt=0x5582ebc60bd0@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x5582ebc62240 <e27669#> {c156} @dt=0x5582ebc61d80@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x5582ebc633f0 <e27677#> {c157} @dt=0x5582ebc62f30@(nw32)  read_data_writeback VAR
    1:2: VAR 0x5582ebc638a0 <e27685#> {c160} @dt=0x5582ebc637c0@(nw1)  stall_fetch VAR
    1:2: VAR 0x5582ebc63cd0 <e27688#> {c161} @dt=0x5582ebc63bf0@(nw1)  stall_decode VAR
    1:2: VAR 0x5582ebc64160 <e27691#> {c162} @dt=0x5582ebc64080@(nw1)  forward_A_decode VAR
    1:2: VAR 0x5582ebc645f0 <e27694#> {c163} @dt=0x5582ebc64510@(nw1)  forward_B_decode VAR
    1:2: VAR 0x5582ebc64a80 <e27697#> {c164} @dt=0x5582ebc649a0@(nw1)  flush_execute_register VAR
    1:2: VAR 0x5582ebc65bf0 <e27700#> {c165} @dt=0x5582ebc65730@(nw3)  forward_A_execute VAR
    1:2: VAR 0x5582ebc66da0 <e27708#> {c166} @dt=0x5582ebc668e0@(nw3)  forward_B_execute VAR
    1:2: VAR 0x5582ebc672a0 <e27716#> {c167} @dt=0x5582ebc671c0@(nw1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x5582ebc67820 <e27718#> {c170} @dt=0x5582ebc577c0@(nw32)
    1:2:1: VARREF 0x5582ebebce00 <e27719#> {c170} @dt=0x5582ebc0e310@(nw32)  data_readdata [RV] <- VAR 0x5582ebc0e810 <e26685#> {c24} @dt=0x5582ebc0e310@(nw32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x5582ebebcf20 <e27717#> {c170} @dt=0x5582ebc577c0@(nw32)  read_data_memory [LV] => VAR 0x5582ebc57c80 <e27590#> {c138} @dt=0x5582ebc577c0@(nw32)  read_data_memory VAR
    1:2: ASSIGNW 0x5582ebc67c80 <e27721#> {c171} @dt=0x5582ebc0bad0@(nw32)
    1:2:1: VARREF 0x5582ebebd040 <e27722#> {c171} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e27566#> {c135} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x5582ebebd160 <e27720#> {c171} @dt=0x5582ebc0bad0@(nw32)  data_address [LV] => VAR 0x5582ebc0bfd0 <e26663#> {c20} @dt=0x5582ebc0bad0@(nw32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc680e0 <e27724#> {c172} @dt=0x5582ebc0d310@(nw32)
    1:2:1: VARREF 0x5582ebebd280 <e27725#> {c172} @dt=0x5582ebc58970@(nw32)  write_data_memory [RV] <- VAR 0x5582ebc58e30 <e27598#> {c139} @dt=0x5582ebc58970@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x5582ebebd3a0 <e27723#> {c172} @dt=0x5582ebc0d310@(nw32)  data_writedata [LV] => VAR 0x5582ebc0d810 <e26677#> {c23} @dt=0x5582ebc0d310@(nw32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc68540 <e27727#> {c173} @dt=0x5582ebc0c310@(nw1)
    1:2:1: VARREF 0x5582ebebd4c0 <e27728#> {c173} @dt=0x5582ebc51920@(nw1)  memory_write_memory [RV] <- VAR 0x5582ebc51a00 <e27545#> {c126} @dt=0x5582ebc51920@(nw1)  memory_write_memory VAR
    1:2:2: VARREF 0x5582ebebd5e0 <e27726#> {c173} @dt=0x5582ebc0c310@(nw1)  data_write [LV] => VAR 0x5582ebc0c3f0 <e26671#> {c21} @dt=0x5582ebc0c310@(nw1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc689f0 <e27730#> {c174} @dt=0x5582ebc0c730@(nw1)
    1:2:1: VARREF 0x5582ebebd700 <e27731#> {c174} @dt=0x5582ebc51490@(nw1)  memory_to_register_memory [RV] <- VAR 0x5582ebc51570 <e27542#> {c125} @dt=0x5582ebc51490@(nw1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x5582ebebd820 <e27729#> {c174} @dt=0x5582ebc0c730@(nw1)  data_read [LV] => VAR 0x5582ebc0c810 <e26674#> {c22} @dt=0x5582ebc0c730@(nw1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc68e60 <e27733#> {c177} @dt=0x5582ebc09dd0@(nw32)
    1:2:1: VARREF 0x5582ebebd940 <e27734#> {c177} @dt=0x5582ebc10790@(nw32)  program_counter_fetch [RV] <- VAR 0x5582ebc10c50 <e26704#> {c32} @dt=0x5582ebc10790@(nw32)  program_counter_fetch VAR
    1:2:2: VARREF 0x5582ebebda60 <e27732#> {c177} @dt=0x5582ebc09dd0@(nw32)  instr_address [LV] => VAR 0x5582ebc0a250 <e26647#> {c16} @dt=0x5582ebc09dd0@(nw32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x5582ebc692c0 <e27736#> {c178} @dt=0x5582ebc12a30@(nw32)
    1:2:1: VARREF 0x5582ebebdb80 <e27737#> {c178} @dt=0x5582ebc0ac50@(nw32)  instr_readdata [RV] <- VAR 0x5582ebc0b0d0 <e26655#> {c17} @dt=0x5582ebc0ac50@(nw32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x5582ebebdca0 <e27735#> {c178} @dt=0x5582ebc12a30@(nw32)  instruction_fetch [LV] => VAR 0x5582ebc12ef0 <e26720#> {c34} @dt=0x5582ebc12a30@(nw32)  instruction_fetch VAR
    1:2: CELL 0x5582ebbf78a0 <e2457> {c180}  register_file -> MODULE 0x5582ebdd1f50 <e14098> {l2}  Register_File  L3
    1:2:1: PIN 0x5582ebbdbec0 <e2389> {c181}  clk -> VAR 0x5582ebdd23c0 <e21423#> {l3} @dt=0x5582ebdd22e0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebebddc0 <e27738#> {c181} @dt=0x5582ebc0ea70@(nw1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e26693#> {c27} @dt=0x5582ebc0ea70@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc69c70 <e2399> {c181}  pipelined -> VAR 0x5582ebdd28e0 <e21426#> {l4} @dt=0x5582ebdd2800@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x5582ebf2ae30 <e27751#> {c181} @dt=0x5582ebdd2800@(nw1)  1'h1
    1:2:1: PIN 0x5582ebc6a0c0 <e2403> {c182}  write_enable -> VAR 0x5582ebdd2e00 <e21429#> {l5} @dt=0x5582ebdd2d20@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebebdee0 <e27752#> {c182} @dt=0x5582ebc5b650@(nw1)  register_write_writeback [RV] <- VAR 0x5582ebc5b730 <e27622#> {c145} @dt=0x5582ebc5b650@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x5582ebc6a4e0 <e2407> {c183}  HI_write_enable -> VAR 0x5582ebdd31c0 <e21432#> {l5} @dt=0x5582ebdd30e0@(nw1)  HI_write_enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe000 <e27753#> {c183} @dt=0x5582ebc5bb10@(nw1)  HI_register_write_writeback [RV] <- VAR 0x5582ebc5bbf0 <e27625#> {c146} @dt=0x5582ebc5bb10@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x5582ebc6a900 <e2411> {c184}  LO_write_enable -> VAR 0x5582ebdd3580 <e21435#> {l5} @dt=0x5582ebdd34a0@(nw1)  LO_write_enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe120 <e27754#> {c184} @dt=0x5582ebc5bfd0@(nw1)  LO_register_write_writeback [RV] <- VAR 0x5582ebc5c0b0 <e27628#> {c147} @dt=0x5582ebc5bfd0@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x5582ebc6ac90 <e2415> {c185}  read_address_1 -> VAR 0x5582ebdd4740 <e21438#> {l6} @dt=0x5582ebdd4240@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe240 <e27755#> {c185} @dt=0x5582ebc208f0@(nw5)  read_address_1 [RV] <- VAR 0x5582ebc20df0 <e26881#> {c65} @dt=0x5582ebc208f0@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x5582ebc6b050 <e2419> {c186}  read_address_2 -> VAR 0x5582ebdd4f20 <e21446#> {l6} @dt=0x5582ebdd4a20@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe360 <e27756#> {c186} @dt=0x5582ebc23c30@(nw5)  read_address_2 [RV] <- VAR 0x5582ebc24130 <e26991#> {c68} @dt=0x5582ebc23c30@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x5582ebc6b4a0 <e2423> {c187}  write_address -> VAR 0x5582ebdd5700 <e21454#> {l6} @dt=0x5582ebdd5200@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe480 <e27757#> {c187} @dt=0x5582ebc5d6c0@(nw5)  write_register_writeback [RV] <- VAR 0x5582ebc5dbc0 <e27637#> {c152} @dt=0x5582ebc5d6c0@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x5582ebc6b890 <e2427> {c188}  write_data -> VAR 0x5582ebdd6940 <e21462#> {l7} @dt=0x5582ebdd6440@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe5a0 <e27758#> {c188} @dt=0x5582ebc5e870@(nw32)  result_writeback [RV] <- VAR 0x5582ebc5ed30 <e27645#> {c153} @dt=0x5582ebc5e870@(nw32)  result_writeback VAR
    1:2:1: PIN 0x5582ebc6bc90 <e2431> {c189}  HI_write_data -> VAR 0x5582ebdd7120 <e21470#> {l7} @dt=0x5582ebdd6c20@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe6c0 <e27759#> {c189} @dt=0x5582ebc5fa20@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x5582ebc5fee0 <e27653#> {c154} @dt=0x5582ebc5fa20@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5582ebc6c090 <e2435> {c190}  LO_write_data -> VAR 0x5582ebdd7900 <e21478#> {l7} @dt=0x5582ebdd7400@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x5582ebebe7e0 <e27760#> {c190} @dt=0x5582ebc60bd0@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x5582ebc61090 <e27661#> {c155} @dt=0x5582ebc60bd0@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5582ebc6c4e0 <e2439> {c191}  read_data_1 -> VAR 0x5582ebdd8b40 <e21486#> {l8} @dt=0x5582ebdd8640@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebe900 <e27761#> {c191} @dt=0x5582ebc30180@(nw32)  register_file_output_A_decode [LV] => VAR 0x5582ebc30680 <e27288#> {c81} @dt=0x5582ebc30180@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x5582ebc6c900 <e2443> {c192}  read_data_2 -> VAR 0x5582ebdd9320 <e21494#> {l8} @dt=0x5582ebdd8e20@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebea20 <e27762#> {c192} @dt=0x5582ebc31360@(nw32)  register_file_output_B_decode [LV] => VAR 0x5582ebc31860 <e27296#> {c82} @dt=0x5582ebc31360@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x5582ebc6cc90 <e2447> {c193}  read_register_2 -> VAR 0x5582ebddbf80 <e21518#> {l10} @dt=0x5582ebddba80@(nw32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebeb40 <e27763#> {c193} @dt=0x5582ebc08b30@(nw32)  register_v0 [LV] => VAR 0x5582ebc08fb0 <e26636#> {c10} @dt=0x5582ebc08b30@(nw32)  register_v0 OUTPUT PORT
    1:2:1: PIN 0x5582ebc6d0e0 <e2451> {c194}  read_data_HI -> VAR 0x5582ebddad40 <e21510#> {l9} @dt=0x5582ebdda840@(nw32)  read_data_HI OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebec60 <e27764#> {c194} @dt=0x5582ebc2ddf0@(nw32)  register_file_output_HI_decode [LV] => VAR 0x5582ebc2e2f0 <e27272#> {c79} @dt=0x5582ebc2ddf0@(nw32)  register_file_output_HI_decode VAR
    1:2:1: PIN 0x5582ebc6d500 <e2455> {c195}  read_data_LO -> VAR 0x5582ebdda560 <e21502#> {l9} @dt=0x5582ebdda060@(nw32)  read_data_LO OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebed80 <e27765#> {c195} @dt=0x5582ebc2cc10@(nw32)  register_file_output_LO_decode [LV] => VAR 0x5582ebc2d110 <e27264#> {c78} @dt=0x5582ebc2cc10@(nw32)  register_file_output_LO_decode VAR
    1:2: CELL 0x5582ebbf0220 <e2482> {c198}  pc -> MODULE 0x5582ebdc79e0 <e14097> {k1}  Program_Counter  L3
    1:2:1: PIN 0x5582ebc6da30 <e2459> {c199}  clk -> VAR 0x5582ebdc7e50 <e21688#> {k2} @dt=0x5582ebdc7d70@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebebeea0 <e27766#> {c199} @dt=0x5582ebc0ea70@(nw1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e26693#> {c27} @dt=0x5582ebc0ea70@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc6de30 <e2464> {c200}  address_input -> VAR 0x5582ebdc8f30 <e21691#> {k3} @dt=0x5582ebdc8a30@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x5582ebebefc0 <e27767#> {c200} @dt=0x5582ebc0f610@(nw32)  program_counter_prime [RV] <- VAR 0x5582ebc0fad0 <e26696#> {c31} @dt=0x5582ebc0f610@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x5582ebc6e1f0 <e2468> {c201}  reset -> VAR 0x5582ebdc9970 <e21702#> {k5} @dt=0x5582ebdc9890@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf0e0 <e27768#> {c201} @dt=0x5582ebbf66b0@(nw1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e26630#> {c8} @dt=0x5582ebbf66b0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc6e5b0 <e2472> {c202}  enable -> VAR 0x5582ebdc9450 <e21699#> {k4} @dt=0x5582ebdc9370@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf200 <e27769#> {c202} @dt=0x5582ebc637c0@(nw1)  stall_fetch [RV] <- VAR 0x5582ebc638a0 <e27685#> {c160} @dt=0x5582ebc637c0@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x5582ebc6e9b0 <e2476> {c203}  address_output -> VAR 0x5582ebdcb110 <e21708#> {k7} @dt=0x5582ebdcac10@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebf320 <e27770#> {c203} @dt=0x5582ebc10790@(nw32)  program_counter_fetch [LV] => VAR 0x5582ebc10c50 <e26704#> {c32} @dt=0x5582ebc10790@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x5582ebc6ed70 <e2480> {c204}  halt -> VAR 0x5582ebdc9e90 <e21705#> {k6} @dt=0x5582ebdc9db0@(nw1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebf440 <e27771#> {c204} @dt=0x5582ebc14370@(nw1)  HALT_fetch [LV] => VAR 0x5582ebc14450 <e26736#> {c36} @dt=0x5582ebc14370@(nw1)  HALT_fetch VAR
    1:2: CELL 0x5582ebc710c0 <e2538> {c207}  plus_four_adder -> MODULE 0x5582ebcaef70 <e14090> {d1}  Adder  L3
    1:2:1: PIN 0x5582ebc6f310 <e2484> {c208}  a -> VAR 0x5582ebcb01c0 <e26593#> {d3} @dt=0x5582ebcafce0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf560 <e27772#> {c208} @dt=0x5582ebc10790@(nw32)  program_counter_fetch [RV] <- VAR 0x5582ebc10c50 <e26704#> {c32} @dt=0x5582ebc10790@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x5582ebc70b10 <e2532> {c209}  b -> VAR 0x5582ebcb09a0 <e26601#> {d3} @dt=0x5582ebcb04c0@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x5582ebc706e0 <e2531> {c209} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1:1: CONCAT 0x5582ebc704b0 <e2523> {c209} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x5582ebc6fe30 <e2510> {c209} @dt=0x5582ebc6fef0@(G/w28)
    1:2:1:1:1:1:1: CONST 0x5582ebc6fad0 <e2498> {c209} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x5582ebc6f6d0 <e2499> {c209} @dt=0x5582ebbf9850@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x5582ebc70190 <e2511> {c209} @dt=0x5582ebc70340@(G/w4)  4'h4
    1:2:1:1:2: CONST 0x5582ebc707a0 <e2524> {c209} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:1: PIN 0x5582ebc70f80 <e2536> {c210}  z -> VAR 0x5582ebcb1be0 <e26609#> {d4} @dt=0x5582ebcb1700@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebf680 <e27785#> {c210} @dt=0x5582ebc118b0@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x5582ebc11db0 <e26712#> {c33} @dt=0x5582ebc118b0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x5582ebc72e30 <e2565> {c213}  program_counter_multiplexer -> MODULE 0x5582ebe91b00 <e19821> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5582ebc71d90 <e2547> {c214}  control -> VAR 0x5582ebc06970 <e21972#> {i6} @dt=0x5582ebc06af0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf7a0 <e27786#> {c214} @dt=0x5582ebc147b0@(nw1)  program_counter_src_decode [RV] <- VAR 0x5582ebc14890 <e26739#> {c39} @dt=0x5582ebc147b0@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x5582ebc721d0 <e2552> {c215}  input_0 -> VAR 0x5582ebc06bd0 <e21975#> {i7} @dt=0x5582ebc06d50@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf8c0 <e27787#> {c215} @dt=0x5582ebc118b0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x5582ebc11db0 <e26712#> {c33} @dt=0x5582ebc118b0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x5582ebc72620 <e2556> {c216}  input_1 -> VAR 0x5582ebecf940 <e22012#> {i8} @dt=0x5582ebecfac0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebf9e0 <e27788#> {c216} @dt=0x5582ebc1ba90@(nw32)  program_counter_branch_decode [RV] <- VAR 0x5582ebc1bf90 <e26802#> {c59} @dt=0x5582ebc1ba90@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x5582ebc72a40 <e2560> {c217}  resolved -> VAR 0x5582ebed01a0 <e22049#> {i10} @dt=0x5582ebed0320@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebfb00 <e27789#> {c217} @dt=0x5582ebc13b50@(nw32)  program_counter_mux_1_out [LV] => VAR 0x5582ebc14050 <e26728#> {c35} @dt=0x5582ebc13b50@(nw32)  program_counter_mux_1_out VAR
    1:2: CELL 0x5582ebc74b30 <e2593> {c220}  program_counter_multiplexer_two -> MODULE 0x5582ebe91b00 <e19821> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5582ebc73b00 <e2575> {c221}  control -> VAR 0x5582ebc06970 <e21972#> {i6} @dt=0x5582ebc06af0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5582ebebfc20 <e27790#> {c221} @dt=0x5582ebc52730@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x5582ebc52810 <e27554#> {c129} @dt=0x5582ebc52730@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x5582ebc73f50 <e2580> {c222}  input_0 -> VAR 0x5582ebc06bd0 <e21975#> {i7} @dt=0x5582ebc06d50@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebfd40 <e27791#> {c222} @dt=0x5582ebc13b50@(nw32)  program_counter_mux_1_out [RV] <- VAR 0x5582ebc14050 <e26728#> {c35} @dt=0x5582ebc13b50@(nw32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x5582ebc74370 <e2584> {c223}  input_1 -> VAR 0x5582ebecf940 <e22012#> {i8} @dt=0x5582ebecfac0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebebfe60 <e27792#> {c223} @dt=0x5582ebc59b50@(nw32)  ALU_output_memory_resolved [RV] <- VAR 0x5582ebc5a050 <e27606#> {c140} @dt=0x5582ebc59b50@(nw32)  ALU_output_memory_resolved VAR
    1:2:1: PIN 0x5582ebc74760 <e2588> {c224}  resolved -> VAR 0x5582ebed01a0 <e22049#> {i10} @dt=0x5582ebed0320@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebebff80 <e27793#> {c224} @dt=0x5582ebc0f610@(nw32)  program_counter_prime [LV] => VAR 0x5582ebc0fad0 <e26696#> {c31} @dt=0x5582ebc0f610@(nw32)  program_counter_prime VAR
    1:2: CELL 0x5582ebc77740 <e2634> {c227}  fetch_decode_register -> MODULE 0x5582ebe47200 <e14101> {o1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x5582ebc751a0 <e2595> {c228}  clk -> VAR 0x5582ebe47670 <e20436#> {o3} @dt=0x5582ebe47590@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebec00a0 <e27794#> {c228} @dt=0x5582ebc0ea70@(nw1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e26693#> {c27} @dt=0x5582ebc0ea70@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc75560 <e2600> {c229}  reset -> VAR 0x5582ebe48550 <e20445#> {o6} @dt=0x5582ebe48470@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebec01c0 <e27795#> {c229} @dt=0x5582ebbf66b0@(nw1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e26630#> {c8} @dt=0x5582ebbf66b0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc75920 <e2604> {c230}  enable -> VAR 0x5582ebe47b10 <e20439#> {o4} @dt=0x5582ebe47a30@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x5582ebec02e0 <e27796#> {c230} @dt=0x5582ebc63bf0@(nw1)  stall_decode [RV] <- VAR 0x5582ebc63cd0 <e27688#> {c161} @dt=0x5582ebc63bf0@(nw1)  stall_decode VAR
    1:2:1: PIN 0x5582ebc75d70 <e2608> {c231}  clear -> VAR 0x5582ebe48030 <e20442#> {o5} @dt=0x5582ebe47f50@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x5582ebec0400 <e27797#> {c231} @dt=0x5582ebc147b0@(nw1)  program_counter_src_decode [RV] <- VAR 0x5582ebc14890 <e26739#> {c39} @dt=0x5582ebc147b0@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x5582ebc76140 <e2612> {c232}  instruction_fetch -> VAR 0x5582ebe4a190 <e20454#> {o11} @dt=0x5582ebe49c90@(nw32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x5582ebec0520 <e27798#> {c232} @dt=0x5582ebc12a30@(nw32)  instruction_fetch [RV] <- VAR 0x5582ebc12ef0 <e26720#> {c34} @dt=0x5582ebc12a30@(nw32)  instruction_fetch VAR
    1:2:1: PIN 0x5582ebc76590 <e2616> {c233}  program_counter_plus_four_fetch -> VAR 0x5582ebe4b3f0 <e20462#> {o12} @dt=0x5582ebe4aef0@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x5582ebec0640 <e27799#> {c233} @dt=0x5582ebc118b0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x5582ebc11db0 <e26712#> {c33} @dt=0x5582ebc118b0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x5582ebc76a00 <e2620> {c234}  instruction_decode -> VAR 0x5582ebe4c6f0 <e20470#> {o14} @dt=0x5582ebe4c1f0@(nw32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0760 <e27800#> {c234} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [LV] => VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x5582ebc76e50 <e2624> {c235}  program_counter_plus_four_decode -> VAR 0x5582ebe4da20 <e20478#> {o15} @dt=0x5582ebe4d520@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0880 <e27801#> {c235} @dt=0x5582ebc1d950@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x5582ebc1de50 <e26818#> {c61} @dt=0x5582ebc1d950@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x5582ebc77240 <e2628> {c236}  HALT_fetch -> VAR 0x5582ebe48ab0 <e20448#> {o8} @dt=0x5582ebe489d0@(nw1)  HALT_fetch INPUT PORT
    1:2:1:1: VARREF 0x5582ebec09a0 <e27802#> {c236} @dt=0x5582ebc14370@(nw1)  HALT_fetch [RV] <- VAR 0x5582ebc14450 <e26736#> {c36} @dt=0x5582ebc14370@(nw1)  HALT_fetch VAR
    1:2:1: PIN 0x5582ebc77600 <e2632> {c237}  HALT_decode -> VAR 0x5582ebe48fd0 <e20451#> {o9} @dt=0x5582ebe48ef0@(nw1)  HALT_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0ac0 <e27803#> {c237} @dt=0x5582ebc1ad50@(nw1)  HALT_decode [LV] => VAR 0x5582ebc1ae30 <e26799#> {c54} @dt=0x5582ebc1ad50@(nw1)  HALT_decode VAR
    1:2: CELL 0x5582ebc789b0 <e2687> {c240}  control_unit -> MODULE 0x5582ebcf48e0 <e14092> {f1}  Control_Unit  L3
    1:2:1: PIN 0x5582ebc77d60 <e2636> {c241}  instruction -> VAR 0x5582ebd04ad0 <e22663#> {f3} @dt=0x5582ebd02f00@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x5582ebec0be0 <e27804#> {c241} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode [RV] <- VAR 0x5582ebc1ce30 <e26810#> {c60} @dt=0x5582ebc1c9b0@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x5582ebc78160 <e2641> {c242}  register_write -> VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0d00 <e27805#> {c242} @dt=0x5582ebc14c10@(nw1)  register_write_decode [LV] => VAR 0x5582ebc14cf0 <e26742#> {c40} @dt=0x5582ebc14c10@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x5582ebbfc710 <e2645> {c243}  memory_to_register -> VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0e20 <e27806#> {c243} @dt=0x5582ebc15010@(nw1)  memory_to_register_decode [LV] => VAR 0x5582ebc150f0 <e26745#> {c41} @dt=0x5582ebc15010@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x5582ebbfd0d0 <e2649> {c244}  memory_write -> VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec0f40 <e27807#> {c244} @dt=0x5582ebc15470@(nw1)  memory_write_decode [LV] => VAR 0x5582ebc15550 <e26748#> {c42} @dt=0x5582ebc15470@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x5582ebbfda50 <e2653> {c245}  ALU_src_B -> VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1060 <e27808#> {c245} @dt=0x5582ebc161d0@(nw2)  ALU_src_B_decode [LV] => VAR 0x5582ebc16690 <e26751#> {c43} @dt=0x5582ebc161d0@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x5582ebbfe4d0 <e2657> {c246}  register_destination -> VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1180 <e27809#> {c246} @dt=0x5582ebc172f0@(nw2)  register_destination_decode [LV] => VAR 0x5582ebc177f0 <e26759#> {c44} @dt=0x5582ebc172f0@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x5582ebbff0f0 <e2661> {c247}  branch -> VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec12a0 <e27810#> {c247} @dt=0x5582ebc17b10@(nw1)  branch_decode [LV] => VAR 0x5582ebc17bf0 <e26767#> {c45} @dt=0x5582ebc17b10@(nw1)  branch_decode VAR
    1:2:1: PIN 0x5582ebbffcd0 <e2665> {c248}  HI_register_write -> VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec13c0 <e27811#> {c248} @dt=0x5582ebc1a550@(nw1)  HI_register_write_decode [LV] => VAR 0x5582ebc1a630 <e26793#> {c52} @dt=0x5582ebc1a550@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x5582ebc00830 <e2669> {c249}  LO_register_write -> VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec14e0 <e27812#> {c249} @dt=0x5582ebc1a950@(nw1)  LO_register_write_decode [LV] => VAR 0x5582ebc1aa30 <e26796#> {c53} @dt=0x5582ebc1a950@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x5582ebc012d0 <e2673> {c250}  ALU_function -> VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1600 <e27813#> {c250} @dt=0x5582ebc18c70@(nw6)  ALU_function_decode [LV] => VAR 0x5582ebc19130 <e26773#> {c47} @dt=0x5582ebc18c70@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x5582ebc784f0 <e2677> {c251}  program_counter_multiplexer_jump -> VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1720 <e27814#> {c251} @dt=0x5582ebc19490@(nw1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x5582ebc19570 <e26781#> {c48} @dt=0x5582ebc19490@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x5582ebc786d0 <e2681> {c252}  j_instruction -> VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1840 <e27815#> {c252} @dt=0x5582ebc1a150@(nw1)  j_instruction_decode [LV] => VAR 0x5582ebc1a230 <e26790#> {c51} @dt=0x5582ebc1a150@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x5582ebc788b0 <e2685> {c253}  using_HI_LO -> VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec1960 <e27816#> {c253} @dt=0x5582ebc19cf0@(nw1)  using_HI_LO_decode [LV] => VAR 0x5582ebc19dd0 <e26787#> {c50} @dt=0x5582ebc19cf0@(nw1)  using_HI_LO_decode VAR
    1:2: ASSIGNW 0x5582ebc78fd0 <e27818#> {c257} @dt=0x5582ebc358a0@(nw32)
    1:2:1: COND 0x5582ebc78f10 <e27827#> {c257} @dt=0x5582ebc358a0@(nw32)
    1:2:1:1: VARREF 0x5582ebec1a80 <e27819#> {c257} @dt=0x5582ebc64080@(nw1)  forward_A_decode [RV] <- VAR 0x5582ebc64160 <e27691#> {c162} @dt=0x5582ebc64080@(nw1)  forward_A_decode VAR
    1:2:1:2: VARREF 0x5582ebec1ba0 <e27820#> {c257} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e27566#> {c135} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x5582ebec1cc0 <e27821#> {c257} @dt=0x5582ebc30180@(nw32)  register_file_output_A_decode [RV] <- VAR 0x5582ebc30680 <e27288#> {c81} @dt=0x5582ebc30180@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x5582ebec1de0 <e27817#> {c257} @dt=0x5582ebc358a0@(nw32)  comparator_1 [LV] => VAR 0x5582ebc35da0 <e27328#> {c86} @dt=0x5582ebc358a0@(nw32)  comparator_1 VAR
    1:2: ASSIGNW 0x5582ebc79550 <e27829#> {c258} @dt=0x5582ebc369f0@(nw32)
    1:2:1: COND 0x5582ebc79490 <e27838#> {c258} @dt=0x5582ebc369f0@(nw32)
    1:2:1:1: VARREF 0x5582ebec1f00 <e27830#> {c258} @dt=0x5582ebc64510@(nw1)  forward_B_decode [RV] <- VAR 0x5582ebc645f0 <e27694#> {c163} @dt=0x5582ebc64510@(nw1)  forward_B_decode VAR
    1:2:1:2: VARREF 0x5582ebec2020 <e27831#> {c258} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e27566#> {c135} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x5582ebec2140 <e27832#> {c258} @dt=0x5582ebc31360@(nw32)  register_file_output_B_decode [RV] <- VAR 0x5582ebc31860 <e27296#> {c82} @dt=0x5582ebc31360@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x5582ebec2260 <e27828#> {c258} @dt=0x5582ebc369f0@(nw32)  comparator_2 [LV] => VAR 0x5582ebc36ef0 <e27336#> {c87} @dt=0x5582ebc369f0@(nw32)  comparator_2 VAR
    1:2: ASSIGNW 0x5582ebc79d50 <e27840#> {c259} @dt=0x5582ebc324b0@(nw32)
    1:2:1: COND 0x5582ebc79c90 <e27849#> {c259} @dt=0x5582ebc324b0@(nw32)
    1:2:1:1: VARREF 0x5582ebec2380 <e27841#> {c259} @dt=0x5582ebc19cf0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x5582ebc19dd0 <e26787#> {c50} @dt=0x5582ebc19cf0@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x5582ebec24a0 <e27842#> {c259} @dt=0x5582ebc2cc10@(nw32)  register_file_output_LO_decode [RV] <- VAR 0x5582ebc2d110 <e27264#> {c78} @dt=0x5582ebc2cc10@(nw32)  register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x5582ebec25c0 <e27843#> {c259} @dt=0x5582ebc30180@(nw32)  register_file_output_A_decode [RV] <- VAR 0x5582ebc30680 <e27288#> {c81} @dt=0x5582ebc30180@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x5582ebec26e0 <e27839#> {c259} @dt=0x5582ebc324b0@(nw32)  src_A_decode [LV] => VAR 0x5582ebc329b0 <e27304#> {c83} @dt=0x5582ebc324b0@(nw32)  src_A_decode VAR
    1:2: ASSIGNW 0x5582ebc7a650 <e27851#> {c260} @dt=0x5582ebc33600@(nw32)
    1:2:1: COND 0x5582ebc7a590 <e27860#> {c260} @dt=0x5582ebc33600@(nw32)
    1:2:1:1: VARREF 0x5582ebec2800 <e27852#> {c260} @dt=0x5582ebc19cf0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x5582ebc19dd0 <e26787#> {c50} @dt=0x5582ebc19cf0@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x5582ebec2920 <e27853#> {c260} @dt=0x5582ebc2ddf0@(nw32)  register_file_output_HI_decode [RV] <- VAR 0x5582ebc2e2f0 <e27272#> {c79} @dt=0x5582ebc2ddf0@(nw32)  register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x5582ebec2a40 <e27854#> {c260} @dt=0x5582ebc31360@(nw32)  register_file_output_B_decode [RV] <- VAR 0x5582ebc31860 <e27296#> {c82} @dt=0x5582ebc31360@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x5582ebec2b60 <e27850#> {c260} @dt=0x5582ebc33600@(nw32)  src_B_decode [LV] => VAR 0x5582ebc33b00 <e27312#> {c84} @dt=0x5582ebc33600@(nw32)  src_B_decode VAR
    1:2: CELL 0x5582ebc7bb40 <e2756> {c263}  reg_output_comparator -> MODULE 0x5582ebd79970 <e14093> {g1}  Comparator  L3
    1:2:1: PIN 0x5582ebc7ab00 <e2737> {c264}  op -> VAR 0x5582ebd7aac0 <e22424#> {g3} @dt=0x5582ebd7a640@(nw6)  op INPUT PORT
    1:2:1:1: VARREF 0x5582ebec2c80 <e27861#> {c264} @dt=0x5582ebc1ea70@(nw6)  op [RV] <- VAR 0x5582ebc1ef70 <e26826#> {c63} @dt=0x5582ebc1ea70@(nw6)  op VAR
    1:2:1: PIN 0x5582ebc7aec0 <e2742> {c265}  rt -> VAR 0x5582ebd7bce0 <e22432#> {g4} @dt=0x5582ebd7b800@(nw5)  rt INPUT PORT
    1:2:1:1: VARREF 0x5582ebec2da0 <e27862#> {c265} @dt=0x5582ebc24360@(nw5)  Rt_decode [RV] <- VAR 0x5582ebc24860 <e26999#> {c68} @dt=0x5582ebc24360@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x5582ebc7b280 <e2746> {c266}  a -> VAR 0x5582ebd7cf20 <e22440#> {g5} @dt=0x5582ebd7ca40@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x5582ebec2ec0 <e27863#> {c266} @dt=0x5582ebc358a0@(nw32)  comparator_1 [RV] <- VAR 0x5582ebc35da0 <e27328#> {c86} @dt=0x5582ebc358a0@(nw32)  comparator_1 VAR
    1:2:1: PIN 0x5582ebc7b640 <e2750> {c267}  b -> VAR 0x5582ebd7e160 <e22448#> {g6} @dt=0x5582ebd7dc80@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x5582ebec2fe0 <e27864#> {c267} @dt=0x5582ebc369f0@(nw32)  comparator_2 [RV] <- VAR 0x5582ebc36ef0 <e27336#> {c87} @dt=0x5582ebc369f0@(nw32)  comparator_2 VAR
    1:2:1: PIN 0x5582ebc7ba00 <e2754> {c268}  c -> VAR 0x5582ebd7e6a0 <e22456#> {g7} @dt=0x5582ebd7e5c0@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec3100 <e27865#> {c268} @dt=0x5582ebc17f10@(nw1)  equal_decode [LV] => VAR 0x5582ebc17ff0 <e26770#> {c46} @dt=0x5582ebc17f10@(nw1)  equal_decode VAR
    1:2: ASSIGNW 0x5582ebc7c310 <e27867#> {c271} @dt=0x5582ebc147b0@(nw1)
    1:2:1: AND 0x5582ebc7c250 <e27875#> {c271} @dt=0x5582ebc147b0@(nw1)
    1:2:1:1: VARREF 0x5582ebec3220 <e27868#> {c271} @dt=0x5582ebc17b10@(nw1)  branch_decode [RV] <- VAR 0x5582ebc17bf0 <e26767#> {c45} @dt=0x5582ebc17b10@(nw1)  branch_decode VAR
    1:2:1:2: VARREF 0x5582ebec3340 <e27869#> {c271} @dt=0x5582ebc17f10@(nw1)  equal_decode [RV] <- VAR 0x5582ebc17ff0 <e26770#> {c46} @dt=0x5582ebc17f10@(nw1)  equal_decode VAR
    1:2:2: VARREF 0x5582ebec3460 <e27866#> {c271} @dt=0x5582ebc147b0@(nw1)  program_counter_src_decode [LV] => VAR 0x5582ebc14890 <e26739#> {c39} @dt=0x5582ebc147b0@(nw1)  program_counter_src_decode VAR
    1:2: ASSIGNW 0x5582ebc7d990 <e27877#> {c272} @dt=0x5582ebc34750@(nw32)
    1:2:1: REPLICATE 0x5582ebc7d560 <e27930#> {c272} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1: CONCAT 0x5582ebc7d460 <e27925#> {c272} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1:1: REPLICATE 0x5582ebc7d0f0 <e27919#> {c272} @dt=0x5582ebf2a050@(G/w16)
    1:2:1:1:1:1: SEL 0x5582ebf2b9d0 <e27898#> {c272} @dt=0x5582ebc6fc80@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x5582ebec3580 <e27889#> {c272} @dt=0x5582ebc28e20@(nw16)  immediate [RV] <- VAR 0x5582ebc29320 <e27156#> {c73} @dt=0x5582ebc28e20@(nw16)  immediate VAR
    1:2:1:1:1:1:2: CONST 0x5582ebf2bc60 <e27914#> {c272} @dt=0x5582ebf2bb80@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x5582ebf2b780 <e27891#> {c272} @dt=0x5582ebf1ddd0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x5582ebc7c750 <e2786> {c272} @dt=0x5582ebbf9850@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x5582ebec36a0 <e27920#> {c272} @dt=0x5582ebc28e20@(nw16)  immediate [RV] <- VAR 0x5582ebc29320 <e27156#> {c73} @dt=0x5582ebc28e20@(nw16)  immediate VAR
    1:2:1:2: CONST 0x5582ebc7d620 <e2803> {c272} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2: VARREF 0x5582ebec37c0 <e27876#> {c272} @dt=0x5582ebc34750@(nw32)  sign_imm_decode [LV] => VAR 0x5582ebc34c50 <e27320#> {c85} @dt=0x5582ebc34750@(nw32)  sign_imm_decode VAR
    1:2: ASSIGNW 0x5582ebc7e2b0 <e27932#> {c273} @dt=0x5582ebc2efa0@(nw32)
    1:2:1: SHIFTL 0x5582ebc7e1f0 <e27940#> {c273} @dt=0x5582ebc2efa0@(nw32)
    1:2:1:1: VARREF 0x5582ebec38e0 <e27933#> {c273} @dt=0x5582ebc34750@(nw32)  sign_imm_decode [RV] <- VAR 0x5582ebc34c50 <e27320#> {c85} @dt=0x5582ebc34750@(nw32)  sign_imm_decode VAR
    1:2:1:2: CONST 0x5582ebc7df20 <e2823> {c273} @dt=0x5582ebc65040@(G/swu32/2)  ?32?sh2
    1:2:2: VARREF 0x5582ebec3a00 <e27931#> {c273} @dt=0x5582ebc2efa0@(nw32)  shifter_output_decode [LV] => VAR 0x5582ebc2f460 <e27280#> {c80} @dt=0x5582ebc2efa0@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x5582ebc7f120 <e2840> {c275}  adder_decode -> MODULE 0x5582ebcaef70 <e14090> {d1}  Adder  L3
    1:2:1: PIN 0x5582ebc7e7b0 <e2829> {c276}  a -> VAR 0x5582ebcb01c0 <e26593#> {d3} @dt=0x5582ebcafce0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x5582ebec3b20 <e27941#> {c276} @dt=0x5582ebc2efa0@(nw32)  shifter_output_decode [RV] <- VAR 0x5582ebc2f460 <e27280#> {c80} @dt=0x5582ebc2efa0@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x5582ebc7ebd0 <e2834> {c277}  b -> VAR 0x5582ebcb09a0 <e26601#> {d3} @dt=0x5582ebcb04c0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x5582ebec3c40 <e27942#> {c277} @dt=0x5582ebc1d950@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x5582ebc1de50 <e26818#> {c61} @dt=0x5582ebc1d950@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x5582ebc7f020 <e2838> {c278}  z -> VAR 0x5582ebcb1be0 <e26609#> {d4} @dt=0x5582ebcb1700@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec3d60 <e27943#> {c278} @dt=0x5582ebc1ba90@(nw32)  program_counter_branch_decode [LV] => VAR 0x5582ebc1bf90 <e26802#> {c59} @dt=0x5582ebc1ba90@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x5582ebc8a320 <e3013> {c281}  decode_execute_register -> MODULE 0x5582ebdeaf90 <e14099> {m1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x5582ebc7f340 <e2842> {c282}  clk -> VAR 0x5582ebdecd50 <e20914#> {m3} @dt=0x5582ebdecc70@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebec3e80 <e27944#> {c282} @dt=0x5582ebc0ea70@(nw1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e26693#> {c27} @dt=0x5582ebc0ea70@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc7f6c0 <e2847> {c283}  clear -> VAR 0x5582ebded170 <e20917#> {m4} @dt=0x5582ebded090@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x5582ebec3fa0 <e27945#> {c283} @dt=0x5582ebc649a0@(nw1)  flush_execute_register [RV] <- VAR 0x5582ebc64a80 <e27697#> {c164} @dt=0x5582ebc649a0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x5582ebc7fa80 <e2851> {c284}  reset -> VAR 0x5582ebded590 <e20920#> {m5} @dt=0x5582ebded4b0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebec40c0 <e27946#> {c284} @dt=0x5582ebbf66b0@(nw1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e26630#> {c8} @dt=0x5582ebbf66b0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc7fea0 <e2855> {c285}  register_write_decode -> VAR 0x5582ebded9b0 <e20923#> {m8} @dt=0x5582ebded8d0@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec41e0 <e27947#> {c285} @dt=0x5582ebc14c10@(nw1)  register_write_decode [RV] <- VAR 0x5582ebc14cf0 <e26742#> {c40} @dt=0x5582ebc14c10@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x5582ebc80320 <e2859> {c286}  memory_to_register_decode -> VAR 0x5582ebdeddd0 <e20926#> {m9} @dt=0x5582ebdedcf0@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4300 <e27948#> {c286} @dt=0x5582ebc15010@(nw1)  memory_to_register_decode [RV] <- VAR 0x5582ebc150f0 <e26745#> {c41} @dt=0x5582ebc15010@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x5582ebc80760 <e2863> {c287}  memory_write_decode -> VAR 0x5582ebdee1f0 <e20929#> {m10} @dt=0x5582ebdee110@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4420 <e27949#> {c287} @dt=0x5582ebc15470@(nw1)  memory_write_decode [RV] <- VAR 0x5582ebc15550 <e26748#> {c42} @dt=0x5582ebc15470@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x5582ebc80ba0 <e2867> {c288}  ALU_src_B_decode -> VAR 0x5582ebdef450 <e20932#> {m11} @dt=0x5582ebdeef50@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4540 <e27950#> {c288} @dt=0x5582ebc161d0@(nw2)  ALU_src_B_decode [RV] <- VAR 0x5582ebc16690 <e26751#> {c43} @dt=0x5582ebc161d0@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x5582ebc81020 <e2871> {c289}  register_destination_decode -> VAR 0x5582ebdf06b0 <e20940#> {m12} @dt=0x5582ebdf01b0@(nw2)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4660 <e27951#> {c289} @dt=0x5582ebc172f0@(nw2)  register_destination_decode [RV] <- VAR 0x5582ebc177f0 <e26759#> {c44} @dt=0x5582ebc172f0@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x5582ebc814a0 <e2875> {c290}  HI_register_write_decode -> VAR 0x5582ebdf0bd0 <e20948#> {m13} @dt=0x5582ebdf0af0@(nw1)  HI_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4780 <e27952#> {c290} @dt=0x5582ebc1a550@(nw1)  HI_register_write_decode [RV] <- VAR 0x5582ebc1a630 <e26793#> {c52} @dt=0x5582ebc1a550@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x5582ebc81920 <e2879> {c291}  LO_register_write_decode -> VAR 0x5582ebdf10f0 <e20951#> {m14} @dt=0x5582ebdf1010@(nw1)  LO_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec48a0 <e27953#> {c291} @dt=0x5582ebc1a950@(nw1)  LO_register_write_decode [RV] <- VAR 0x5582ebc1aa30 <e26796#> {c53} @dt=0x5582ebc1a950@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x5582ebc81d60 <e2883> {c292}  ALU_function_decode -> VAR 0x5582ebdf2390 <e20954#> {m15} @dt=0x5582ebdf1e90@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec49c0 <e27954#> {c292} @dt=0x5582ebc18c70@(nw6)  ALU_function_decode [RV] <- VAR 0x5582ebc19130 <e26773#> {c47} @dt=0x5582ebc18c70@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x5582ebc82120 <e2887> {c293}  Rs_decode -> VAR 0x5582ebdfb760 <e21025#> {m34} @dt=0x5582ebdfb260@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4ae0 <e27955#> {c293} @dt=0x5582ebc21020@(nw5)  Rs_decode [RV] <- VAR 0x5582ebc21520 <e26889#> {c65} @dt=0x5582ebc21020@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x5582ebc824e0 <e2891> {c294}  Rt_decode -> VAR 0x5582ebdfc9d0 <e21033#> {m35} @dt=0x5582ebdfc4d0@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4c00 <e27956#> {c294} @dt=0x5582ebc24360@(nw5)  Rt_decode [RV] <- VAR 0x5582ebc24860 <e26999#> {c68} @dt=0x5582ebc24360@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x5582ebc828a0 <e2895> {c295}  Rd_decode -> VAR 0x5582ebdfdc40 <e21041#> {m36} @dt=0x5582ebdfd740@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4d20 <e27957#> {c295} @dt=0x5582ebc26f70@(nw5)  Rd_decode [RV] <- VAR 0x5582ebc27470 <e27101#> {c71} @dt=0x5582ebc26f70@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x5582ebc82c60 <e2899> {c296}  sign_imm_decode -> VAR 0x5582ebdfeeb0 <e21049#> {m37} @dt=0x5582ebdfe9b0@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4e40 <e27958#> {c296} @dt=0x5582ebc34750@(nw32)  sign_imm_decode [RV] <- VAR 0x5582ebc34c50 <e27320#> {c85} @dt=0x5582ebc34750@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x5582ebc830b0 <e2903> {c297}  program_counter_multiplexer_jump_decode -> VAR 0x5582ebdf28f0 <e20962#> {m16} @dt=0x5582ebdf2810@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec4f60 <e27959#> {c297} @dt=0x5582ebc19490@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x5582ebc19570 <e26781#> {c48} @dt=0x5582ebc19490@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x5582ebc83520 <e2907> {c298}  j_instruction_decode -> VAR 0x5582ebdf2e50 <e20965#> {m17} @dt=0x5582ebdf2d70@(nw1)  j_instruction_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec5080 <e27960#> {c298} @dt=0x5582ebc1a150@(nw1)  j_instruction_decode [RV] <- VAR 0x5582ebc1a230 <e26790#> {c51} @dt=0x5582ebc1a150@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x5582ebc83960 <e2911> {c299}  using_HI_LO_decode -> VAR 0x5582ebdf33f0 <e20968#> {m18} @dt=0x5582ebdf3310@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec51a0 <e27961#> {c299} @dt=0x5582ebc19cf0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x5582ebc19dd0 <e26787#> {c50} @dt=0x5582ebc19cf0@(nw1)  using_HI_LO_decode VAR
    1:2:1: PIN 0x5582ebc83d20 <e2915> {c300}  HALT_decode -> VAR 0x5582ebdf3950 <e20971#> {m19} @dt=0x5582ebdf3870@(nw1)  HALT_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec52c0 <e27962#> {c300} @dt=0x5582ebc1ad50@(nw1)  HALT_decode [RV] <- VAR 0x5582ebc1ae30 <e26799#> {c54} @dt=0x5582ebc1ad50@(nw1)  HALT_decode VAR
    1:2:1: PIN 0x5582ebc840e0 <e2919> {c301}  HALT_execute -> VAR 0x5582ebdfa510 <e21022#> {m32} @dt=0x5582ebdfa430@(nw1)  HALT_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec53e0 <e27963#> {c301} @dt=0x5582ebc3f110@(nw1)  HALT_execute [LV] => VAR 0x5582ebc3f1f0 <e27408#> {c103} @dt=0x5582ebc3f110@(nw1)  HALT_execute VAR
    1:2:1: PIN 0x5582ebc84560 <e2923> {c303}  register_write_execute -> VAR 0x5582ebdf3ef0 <e20974#> {m21} @dt=0x5582ebdf3e10@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5500 <e27964#> {c303} @dt=0x5582ebc3de80@(nw1)  register_write_execute [LV] => VAR 0x5582ebc3df60 <e27396#> {c99} @dt=0x5582ebc3de80@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x5582ebc849e0 <e2927> {c304}  memory_to_register_execute -> VAR 0x5582ebdf4450 <e20977#> {m22} @dt=0x5582ebdf4370@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5620 <e27965#> {c304} @dt=0x5582ebc396d0@(nw1)  memory_to_register_execute [LV] => VAR 0x5582ebc397b0 <e27360#> {c92} @dt=0x5582ebc396d0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5582ebc84e20 <e2931> {c305}  memory_write_execute -> VAR 0x5582ebdf49b0 <e20980#> {m23} @dt=0x5582ebdf48d0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5740 <e27966#> {c305} @dt=0x5582ebc39b60@(nw1)  memory_write_execute [LV] => VAR 0x5582ebc39c40 <e27363#> {c93} @dt=0x5582ebc39b60@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x5582ebc85260 <e2935> {c306}  ALU_src_B_execute -> VAR 0x5582ebdf5c70 <e20983#> {m24} @dt=0x5582ebdf5770@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5860 <e27967#> {c306} @dt=0x5582ebc3baa0@(nw2)  ALU_src_B_execute [LV] => VAR 0x5582ebc3bf60 <e27374#> {c95} @dt=0x5582ebc3baa0@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x5582ebc856e0 <e2939> {c307}  register_destination_execute -> VAR 0x5582ebdf6ed0 <e20991#> {m25} @dt=0x5582ebdf69d0@(nw2)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5980 <e27968#> {c307} @dt=0x5582ebc38df0@(nw2)  register_destination_execute [LV] => VAR 0x5582ebc392f0 <e27352#> {c91} @dt=0x5582ebc38df0@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x5582ebc85b60 <e2943> {c308}  HI_register_write_execute -> VAR 0x5582ebdf74b0 <e20999#> {m26} @dt=0x5582ebdf73d0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5aa0 <e27969#> {c308} @dt=0x5582ebc3d530@(nw1)  HI_register_write_execute [LV] => VAR 0x5582ebc3d610 <e27390#> {c97} @dt=0x5582ebc3d530@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x5582ebc85fe0 <e2947> {c309}  LO_register_write_execute -> VAR 0x5582ebdf7ac0 <e21002#> {m27} @dt=0x5582ebdf79e0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5bc0 <e27970#> {c309} @dt=0x5582ebc3d9f0@(nw1)  LO_register_write_execute [LV] => VAR 0x5582ebc3dad0 <e27393#> {c98} @dt=0x5582ebc3d9f0@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x5582ebc86420 <e2951> {c310}  ALU_function_execute -> VAR 0x5582ebdf8dc0 <e21005#> {m28} @dt=0x5582ebdf88c0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5ce0 <e27971#> {c310} @dt=0x5582ebc3cc50@(nw6)  ALU_function_execute [LV] => VAR 0x5582ebc3d110 <e27382#> {c96} @dt=0x5582ebc3cc50@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x5582ebc867e0 <e2955> {c311}  Rs_execute -> VAR 0x5582ebe00160 <e21057#> {m39} @dt=0x5582ebdffc60@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5e00 <e27972#> {c311} @dt=0x5582ebc48b40@(nw5)  Rs_execute [LV] => VAR 0x5582ebc49040 <e27475#> {c114} @dt=0x5582ebc48b40@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x5582ebc86ba0 <e2959> {c312}  Rt_execute -> VAR 0x5582ebe013d0 <e21065#> {m40} @dt=0x5582ebe00ed0@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec5f20 <e27973#> {c312} @dt=0x5582ebc49c90@(nw5)  Rt_execute [LV] => VAR 0x5582ebc4a190 <e27483#> {c115} @dt=0x5582ebc49c90@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x5582ebc86f60 <e2963> {c313}  Rd_execute -> VAR 0x5582ebe02640 <e21073#> {m41} @dt=0x5582ebe02140@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6040 <e27974#> {c313} @dt=0x5582ebc4ade0@(nw5)  Rd_execute [LV] => VAR 0x5582ebc4b2e0 <e27491#> {c116} @dt=0x5582ebc4ade0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x5582ebc873a0 <e2967> {c314}  sign_imm_execute -> VAR 0x5582ebe03940 <e21081#> {m42} @dt=0x5582ebe03440@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6160 <e27975#> {c314} @dt=0x5582ebc4bf90@(nw32)  sign_imm_execute [LV] => VAR 0x5582ebc4c450 <e27499#> {c117} @dt=0x5582ebc4bf90@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x5582ebc87860 <e2971> {c315}  program_counter_multiplexer_jump_execute -> VAR 0x5582ebdf93e0 <e21013#> {m29} @dt=0x5582ebdf9300@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6280 <e27976#> {c315} @dt=0x5582ebc3e3c0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5582ebc3e4a0 <e27399#> {c100} @dt=0x5582ebc3e3c0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5582ebc87ca0 <e2975> {c316}  j_instruction_execute -> VAR 0x5582ebdf99e0 <e21016#> {m30} @dt=0x5582ebdf9900@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec63a0 <e27977#> {c316} @dt=0x5582ebc3e850@(nw1)  j_instruction_execute [LV] => VAR 0x5582ebc3e930 <e27402#> {c101} @dt=0x5582ebc3e850@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x5582ebc880e0 <e2979> {c317}  using_HI_LO_execute -> VAR 0x5582ebdf9fb0 <e21019#> {m31} @dt=0x5582ebdf9ed0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec64c0 <e27978#> {c317} @dt=0x5582ebc3ece0@(nw1)  using_HI_LO_execute [LV] => VAR 0x5582ebc3edc0 <e27405#> {c102} @dt=0x5582ebc3ece0@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x5582ebc884a0 <e2983> {c318}  src_A_decode -> VAR 0x5582ebe04be0 <e21089#> {m45} @dt=0x5582ebe046e0@(nw32)  src_A_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec65e0 <e27979#> {c318} @dt=0x5582ebc324b0@(nw32)  src_A_decode [RV] <- VAR 0x5582ebc329b0 <e27304#> {c83} @dt=0x5582ebc324b0@(nw32)  src_A_decode VAR
    1:2:1: PIN 0x5582ebc88860 <e2987> {c319}  src_B_decode -> VAR 0x5582ebe05e50 <e21097#> {m46} @dt=0x5582ebe05950@(nw32)  src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec6700 <e27980#> {c319} @dt=0x5582ebc33600@(nw32)  src_B_decode [RV] <- VAR 0x5582ebc33b00 <e27312#> {c84} @dt=0x5582ebc33600@(nw32)  src_B_decode VAR
    1:2:1: PIN 0x5582ebc88cb0 <e2991> {c320}  program_counter_plus_four_decode -> VAR 0x5582ebe07150 <e21105#> {m47} @dt=0x5582ebe06c50@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec6820 <e27981#> {c320} @dt=0x5582ebc1d950@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x5582ebc1de50 <e26818#> {c61} @dt=0x5582ebc1d950@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x5582ebc89160 <e2995> {c321}  j_program_counter_decode -> VAR 0x5582ebe084b0 <e21113#> {m48} @dt=0x5582ebe07fb0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebec6940 <e27982#> {c321} @dt=0x5582ebc37bd0@(nw32)  j_program_counter_decode [RV] <- VAR 0x5582ebc380d0 <e27344#> {c88} @dt=0x5582ebc37bd0@(nw32)  j_program_counter_decode VAR
    1:2:1: PIN 0x5582ebc89520 <e2999> {c322}  src_A_execute -> VAR 0x5582ebe09760 <e21121#> {m50} @dt=0x5582ebe09260@(nw32)  src_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6a60 <e27983#> {c322} @dt=0x5582ebc3fe80@(nw32)  src_A_execute [LV] => VAR 0x5582ebc40380 <e27411#> {c106} @dt=0x5582ebc3fe80@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x5582ebc898e0 <e3003> {c323}  src_B_execute -> VAR 0x5582ebe0a9d0 <e21129#> {m51} @dt=0x5582ebe0a4d0@(nw32)  src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6b80 <e27984#> {c323} @dt=0x5582ebc40fd0@(nw32)  src_B_execute [LV] => VAR 0x5582ebc414d0 <e27419#> {c107} @dt=0x5582ebc40fd0@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x5582ebc89d30 <e3007> {c324}  program_counter_plus_four_execute -> VAR 0x5582ebe0bcd0 <e21137#> {m52} @dt=0x5582ebe0b7d0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6ca0 <e27985#> {c324} @dt=0x5582ebc4e320@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x5582ebc4e820 <e27515#> {c119} @dt=0x5582ebc4e320@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x5582ebc8a1e0 <e3011> {c325}  j_program_counter_execute -> VAR 0x5582ebe0d030 <e21145#> {m53} @dt=0x5582ebe0cb70@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec6dc0 <e27986#> {c325} @dt=0x5582ebc4f530@(nw32)  j_program_counter_execute [LV] => VAR 0x5582ebc4fa30 <e27523#> {c120} @dt=0x5582ebc4f530@(nw32)  j_program_counter_execute VAR
    1:2: CELL 0x5582ebc8b4f0 <e3031> {c328}  plus_four_adder_execute -> MODULE 0x5582ebcaef70 <e14090> {d1}  Adder  L3
    1:2:1: PIN 0x5582ebc8ab70 <e3020> {c329}  a -> VAR 0x5582ebcb01c0 <e26593#> {d3} @dt=0x5582ebcafce0@(nw32)  a INPUT PORT
    1:2:1:1: CONST 0x5582ebc8a8a0 <e3021> {c329} @dt=0x5582ebc70570@(G/w32)  32'h4
    1:2:1: PIN 0x5582ebc8af90 <e3025> {c330}  b -> VAR 0x5582ebcb09a0 <e26601#> {d3} @dt=0x5582ebcb04c0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x5582ebec6ee0 <e27987#> {c330} @dt=0x5582ebc4e320@(nw32)  program_counter_plus_four_execute [RV] <- VAR 0x5582ebc4e820 <e27515#> {c119} @dt=0x5582ebc4e320@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x5582ebc8b3b0 <e3029> {c331}  z -> VAR 0x5582ebcb1be0 <e26609#> {d4} @dt=0x5582ebcb1700@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec7000 <e27988#> {c331} @dt=0x5582ebc4d140@(nw32)  program_counter_plus_eight_execute [LV] => VAR 0x5582ebc4d640 <e27507#> {c118} @dt=0x5582ebc4d140@(nw32)  program_counter_plus_eight_execute VAR
    1:2: CELL 0x5582ebc8dda0 <e3076> {c334}  write_register_execute_mux -> MODULE 0x5582ebed11f0 <e19834> {j1}  MUX_4INPUT__B5  L3
    1:2:1: PIN 0x5582ebc8c200 <e3041> {c335}  control -> VAR 0x5582ebed16f0 <e21762#> {j6} @dt=0x5582ebed1870@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7120 <e27989#> {c335} @dt=0x5582ebc38df0@(nw2)  register_destination_execute [RV] <- VAR 0x5582ebc392f0 <e27352#> {c91} @dt=0x5582ebc38df0@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x5582ebc8c590 <e3046> {c336}  input_0 -> VAR 0x5582ebed1d70 <e21770#> {j7} @dt=0x5582ebed1ef0@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7240 <e27990#> {c336} @dt=0x5582ebc49c90@(nw5)  Rt_execute [RV] <- VAR 0x5582ebc4a190 <e27483#> {c115} @dt=0x5582ebc49c90@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x5582ebc8c950 <e3050> {c337}  input_1 -> VAR 0x5582ebed25d0 <e21807#> {j8} @dt=0x5582ebed2750@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7360 <e27991#> {c337} @dt=0x5582ebc4ade0@(nw5)  Rd_execute [RV] <- VAR 0x5582ebc4b2e0 <e27491#> {c116} @dt=0x5582ebc4ade0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x5582ebc8cf80 <e3058> {c338}  input_2 -> VAR 0x5582ebed2e30 <e21844#> {j9} @dt=0x5582ebed2fb0@(nw5)  input_2 INPUT PORT
    1:2:1:1: CONST 0x5582ebc8ccb0 <e3057> {c338} @dt=0x5582ebc8ce60@(G/w5)  5'h1f
    1:2:1: PIN 0x5582ebc8d5b0 <e3067> {c339}  input_3 -> VAR 0x5582ebed3690 <e21881#> {j10} @dt=0x5582ebed3810@(nw5)  input_3 INPUT PORT
    1:2:1:1: CONST 0x5582ebf2c310 <e28004#> {c339} @dt=0x5582ebed3810@(nw5)  5'h0
    1:2:1: PIN 0x5582ebc8d9d0 <e3071> {c340}  resolved -> VAR 0x5582ebed3ef0 <e21918#> {j12} @dt=0x5582ebed4070@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec7480 <e28005#> {c340} @dt=0x5582ebc3a8f0@(nw5)  write_register_execute [LV] => VAR 0x5582ebc3adb0 <e27366#> {c94} @dt=0x5582ebc3a8f0@(nw5)  write_register_execute VAR
    1:2: CELL 0x5582ebc92020 <e3137> {c343}  alu_input_mux -> MODULE 0x5582ebe741c0 <e14103> {q1}  ALU_Input_Mux  L3
    1:2:1: PIN 0x5582ebc8e3e0 <e3078> {c344}  ALU_src_B_execute -> VAR 0x5582ebe751d0 <e19970#> {q2} @dt=0x5582ebe74cd0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec75a0 <e28006#> {c344} @dt=0x5582ebc3baa0@(nw2)  ALU_src_B_execute [RV] <- VAR 0x5582ebc3bf60 <e27374#> {c95} @dt=0x5582ebc3baa0@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x5582ebc8e820 <e3083> {c345}  forward_one_execute -> VAR 0x5582ebe76290 <e19978#> {q3} @dt=0x5582ebe75d90@(nw3)  forward_one_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec76c0 <e28007#> {c345} @dt=0x5582ebc65730@(nw3)  forward_A_execute [RV] <- VAR 0x5582ebc65bf0 <e27700#> {c165} @dt=0x5582ebc65730@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x5582ebc8ec60 <e3087> {c346}  forward_two_execute -> VAR 0x5582ebe77550 <e19986#> {q4} @dt=0x5582ebe77050@(nw3)  forward_two_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec77e0 <e28008#> {c346} @dt=0x5582ebc668e0@(nw3)  forward_B_execute [RV] <- VAR 0x5582ebc66da0 <e27708#> {c166} @dt=0x5582ebc668e0@(nw3)  forward_B_execute VAR
    1:2:1: PIN 0x5582ebc8f020 <e3091> {c348}  read_data_1_reg -> VAR 0x5582ebe787f0 <e19994#> {q6} @dt=0x5582ebe782f0@(nw32)  read_data_1_reg INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7900 <e28009#> {c348} @dt=0x5582ebc3fe80@(nw32)  src_A_execute [RV] <- VAR 0x5582ebc40380 <e27411#> {c106} @dt=0x5582ebc3fe80@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x5582ebc8f460 <e3095> {c349}  result_writeback -> VAR 0x5582ebe79a90 <e20002#> {q7} @dt=0x5582ebe79590@(nw32)  result_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7a20 <e28010#> {c349} @dt=0x5582ebc5e870@(nw32)  result_writeback [RV] <- VAR 0x5582ebc5ed30 <e27645#> {c153} @dt=0x5582ebc5e870@(nw32)  result_writeback VAR
    1:2:1: PIN 0x5582ebc8f8a0 <e3099> {c350}  ALU_output_memory -> VAR 0x5582ebe7ad50 <e20010#> {q8} @dt=0x5582ebe7a850@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7b40 <e28011#> {c350} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e27566#> {c135} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x5582ebc8fce0 <e3103> {c351}  LO_result_writeback -> VAR 0x5582ebe7c010 <e20018#> {q9} @dt=0x5582ebe7bb10@(nw32)  LO_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7c60 <e28012#> {c351} @dt=0x5582ebc60bd0@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x5582ebc61090 <e27661#> {c155} @dt=0x5582ebc60bd0@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5582ebc90120 <e3107> {c352}  ALU_LO_output_memory -> VAR 0x5582ebe7d2d0 <e20026#> {q10} @dt=0x5582ebe7cdd0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7d80 <e28013#> {c352} @dt=0x5582ebc56610@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x5582ebc56ad0 <e27582#> {c137} @dt=0x5582ebc56610@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5582ebc904e0 <e3111> {c353}  read_data_2_reg -> VAR 0x5582ebe7e530 <e20034#> {q11} @dt=0x5582ebe7e030@(nw32)  read_data_2_reg INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7ea0 <e28014#> {c353} @dt=0x5582ebc40fd0@(nw32)  src_B_execute [RV] <- VAR 0x5582ebc414d0 <e27419#> {c107} @dt=0x5582ebc40fd0@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x5582ebc90920 <e3115> {c354}  ALU_HI_output_memory -> VAR 0x5582ebe7f7d0 <e20042#> {q12} @dt=0x5582ebe7f2d0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebec7fc0 <e28015#> {c354} @dt=0x5582ebc55460@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x5582ebc55920 <e27574#> {c136} @dt=0x5582ebc55460@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5582ebc90d60 <e3119> {c355}  HI_result_writeback -> VAR 0x5582ebe80a90 <e20050#> {q13} @dt=0x5582ebe80590@(nw32)  HI_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebec80e0 <e28016#> {c355} @dt=0x5582ebc5fa20@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x5582ebc5fee0 <e27653#> {c154} @dt=0x5582ebc5fa20@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5582ebc911a0 <e3123> {c356}  sign_imm_execute -> VAR 0x5582ebe81d50 <e20058#> {q14} @dt=0x5582ebe81850@(nw32)  sign_imm_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec8200 <e28017#> {c356} @dt=0x5582ebc4bf90@(nw32)  sign_imm_execute [RV] <- VAR 0x5582ebc4c450 <e27499#> {c117} @dt=0x5582ebc4bf90@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x5582ebc915f0 <e3127> {c357}  program_counter_plus_eight_execute -> VAR 0x5582ebe82fb0 <e20066#> {q15} @dt=0x5582ebe82ab0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec8320 <e28018#> {c357} @dt=0x5582ebc4d140@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x5582ebc4d640 <e27507#> {c118} @dt=0x5582ebc4d140@(nw32)  program_counter_plus_eight_execute VAR
    1:2:1: PIN 0x5582ebc91aa0 <e3131> {c359}  src_A_ALU_execute -> VAR 0x5582ebe84290 <e20074#> {q17} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec8440 <e28019#> {c359} @dt=0x5582ebc42180@(nw32)  src_A_ALU_execute [LV] => VAR 0x5582ebc42640 <e27427#> {c108} @dt=0x5582ebc42180@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x5582ebc91ee0 <e3135> {c360}  src_B_ALU_execute -> VAR 0x5582ebe85550 <e20082#> {q18} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec8560 <e28020#> {c360} @dt=0x5582ebc43330@(nw32)  src_B_ALU_execute [LV] => VAR 0x5582ebc437f0 <e27435#> {c109} @dt=0x5582ebc43330@(nw32)  src_B_ALU_execute VAR
    1:2: CELL 0x5582ebc93b60 <e3162> {c363}  alu -> MODULE 0x5582ebcb8780 <e14091> {e2}  ALU  L3
    1:2:1: PIN 0x5582ebc925e0 <e3139> {c364}  ALU_operation -> VAR 0x5582ebcb9730 <e25484#> {e4} @dt=0x5582ebcb9230@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x5582ebec8680 <e28021#> {c364} @dt=0x5582ebc3cc50@(nw6)  ALU_function_execute [RV] <- VAR 0x5582ebc3d110 <e27382#> {c96} @dt=0x5582ebc3cc50@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x5582ebc929e0 <e3144> {c365}  input_1 -> VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebec87a0 <e28022#> {c365} @dt=0x5582ebc42180@(nw32)  src_A_ALU_execute [RV] <- VAR 0x5582ebc42640 <e27427#> {c108} @dt=0x5582ebc42180@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x5582ebc92de0 <e3148> {c366}  input_2 -> VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x5582ebec88c0 <e28023#> {c366} @dt=0x5582ebc43330@(nw32)  src_B_ALU_execute [RV] <- VAR 0x5582ebc437f0 <e27435#> {c109} @dt=0x5582ebc43330@(nw32)  src_B_ALU_execute VAR
    1:2:1: PIN 0x5582ebc93220 <e3152> {c368}  ALU_output -> VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec89e0 <e28024#> {c368} @dt=0x5582ebc45690@(nw32)  ALU_output_execute [LV] => VAR 0x5582ebc45b50 <e27451#> {c111} @dt=0x5582ebc45690@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x5582ebc93620 <e3156> {c369}  ALU_HI_output -> VAR 0x5582ebcbdf30 <e25516#> {e9} @dt=0x5582ebcbda30@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec8b00 <e28025#> {c369} @dt=0x5582ebc46840@(nw32)  ALU_HI_output_execute [LV] => VAR 0x5582ebc46d00 <e27459#> {c112} @dt=0x5582ebc46840@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x5582ebc93a20 <e3160> {c370}  ALU_LO_output -> VAR 0x5582ebcbf1b0 <e25524#> {e10} @dt=0x5582ebcbecd0@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec8c20 <e28026#> {c370} @dt=0x5582ebc479f0@(nw32)  ALU_LO_output_execute [LV] => VAR 0x5582ebc47eb0 <e27467#> {c113} @dt=0x5582ebc479f0@(nw32)  ALU_LO_output_execute VAR
    1:2: ASSIGNW 0x5582ebc955e0 <e28028#> {c373} @dt=0x5582ebc37bd0@(nw32)
    1:2:1: REPLICATE 0x5582ebc951b0 <e28084#> {c373} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1: CONCAT 0x5582ebc950b0 <e28079#> {c373} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1:1: CONCAT 0x5582ebc94bf0 <e28074#> {c373} @dt=0x5582ebf2cc90@(G/w30)
    1:2:1:1:1:1: SEL 0x5582ebf2c7b0 <e28050#> {c373} @dt=0x5582ebc70340@(G/w4) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x5582ebec8d40 <e28041#> {c373} @dt=0x5582ebc1d950@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x5582ebc1de50 <e26818#> {c61} @dt=0x5582ebc1d950@(nw32)  program_counter_plus_four_decode VAR
    1:2:1:1:1:1:2: CONST 0x5582ebf2ca40 <e28069#> {c373} @dt=0x5582ebef3c50@(G/sw5)  5'h1c
    1:2:1:1:1:1:3: CONST 0x5582ebf2c560 <e28043#> {c373} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h4
    1:2:1:1:1:2: VARREF 0x5582ebec8e60 <e28070#> {c373} @dt=0x5582ebc2acd0@(nw26)  j_offset [RV] <- VAR 0x5582ebc2b1d0 <e27210#> {c75} @dt=0x5582ebc2acd0@(nw26)  j_offset VAR
    1:2:1:1:2: CONST 0x5582ebc94de0 <e3192> {c373} @dt=0x5582ebc94f90@(G/w2)  2'h0
    1:2:1:2: CONST 0x5582ebc95270 <e3201> {c373} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2: VARREF 0x5582ebec8f80 <e28027#> {c373} @dt=0x5582ebc37bd0@(nw32)  j_program_counter_decode [LV] => VAR 0x5582ebc380d0 <e27344#> {c88} @dt=0x5582ebc37bd0@(nw32)  j_program_counter_decode VAR
    1:2: CELL 0x5582ebc9d940 <e3331> {c375}  execute_memory_register -> MODULE 0x5582ebe255d0 <e14100> {n1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x5582ebc95b00 <e3212> {c376}  clk -> VAR 0x5582ebe25a40 <e20554#> {n3} @dt=0x5582ebe25960@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebec90a0 <e28085#> {c376} @dt=0x5582ebc0ea70@(nw1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e26693#> {c27} @dt=0x5582ebc0ea70@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc95ec0 <e3217> {c377}  reset -> VAR 0x5582ebe25e60 <e20557#> {n4} @dt=0x5582ebe25d80@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebec91c0 <e28086#> {c377} @dt=0x5582ebbf66b0@(nw1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e26630#> {c8} @dt=0x5582ebbf66b0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc962c0 <e3221> {c378}  register_write_execute -> VAR 0x5582ebe262a0 <e20560#> {n7} @dt=0x5582ebe261c0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec92e0 <e28087#> {c378} @dt=0x5582ebc3de80@(nw1)  register_write_execute [RV] <- VAR 0x5582ebc3df60 <e27396#> {c99} @dt=0x5582ebc3de80@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x5582ebc96740 <e3225> {c379}  memory_to_register_execute -> VAR 0x5582ebe26700 <e20563#> {n8} @dt=0x5582ebe26620@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9400 <e28088#> {c379} @dt=0x5582ebc396d0@(nw1)  memory_to_register_execute [RV] <- VAR 0x5582ebc397b0 <e27360#> {c92} @dt=0x5582ebc396d0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5582ebc96b80 <e3229> {c380}  memory_write_execute -> VAR 0x5582ebe26b60 <e20566#> {n9} @dt=0x5582ebe26a80@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9520 <e28089#> {c380} @dt=0x5582ebc39b60@(nw1)  memory_write_execute [RV] <- VAR 0x5582ebc39c40 <e27363#> {c93} @dt=0x5582ebc39b60@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x5582ebc97000 <e3233> {c381}  HI_register_write_execute -> VAR 0x5582ebe26fc0 <e20569#> {n10} @dt=0x5582ebe26ee0@(nw1)  HI_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9640 <e28090#> {c381} @dt=0x5582ebc3d530@(nw1)  HI_register_write_execute [RV] <- VAR 0x5582ebc3d610 <e27390#> {c97} @dt=0x5582ebc3d530@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x5582ebc97480 <e3237> {c382}  LO_register_write_execute -> VAR 0x5582ebe273e0 <e20572#> {n11} @dt=0x5582ebe27300@(nw1)  LO_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9760 <e28091#> {c382} @dt=0x5582ebc3d9f0@(nw1)  LO_register_write_execute [RV] <- VAR 0x5582ebc3dad0 <e27393#> {c98} @dt=0x5582ebc3d9f0@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x5582ebc97940 <e3241> {c383}  program_counter_multiplexer_jump_execute -> VAR 0x5582ebe279c0 <e20575#> {n12} @dt=0x5582ebe278e0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9880 <e28092#> {c383} @dt=0x5582ebc3e3c0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebc3e4a0 <e27399#> {c100} @dt=0x5582ebc3e3c0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5582ebc97d80 <e3245> {c384}  j_instruction_execute -> VAR 0x5582ebe27f60 <e20578#> {n13} @dt=0x5582ebe27e80@(nw1)  j_instruction_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec99a0 <e28093#> {c384} @dt=0x5582ebc3e850@(nw1)  j_instruction_execute [RV] <- VAR 0x5582ebc3e930 <e27402#> {c101} @dt=0x5582ebc3e850@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x5582ebc98140 <e3249> {c385}  HALT_execute -> VAR 0x5582ebe284c0 <e20581#> {n14} @dt=0x5582ebe283e0@(nw1)  HALT_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebec9ac0 <e28094#> {c385} @dt=0x5582ebc3f110@(nw1)  HALT_execute [RV] <- VAR 0x5582ebc3f1f0 <e27408#> {c103} @dt=0x5582ebc3f110@(nw1)  HALT_execute VAR
    1:2:1: PIN 0x5582ebc985c0 <e3253> {c387}  register_write_memory -> VAR 0x5582ebe28a60 <e20584#> {n16} @dt=0x5582ebe28980@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec9be0 <e28095#> {c387} @dt=0x5582ebc4fe20@(nw1)  register_write_memory [LV] => VAR 0x5582ebc4ff00 <e27531#> {c123} @dt=0x5582ebc4fe20@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x5582ebc98a40 <e3257> {c388}  memory_to_register_memory -> VAR 0x5582ebe29080 <e20587#> {n17} @dt=0x5582ebe28fa0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec9d00 <e28096#> {c388} @dt=0x5582ebc51490@(nw1)  memory_to_register_memory [LV] => VAR 0x5582ebc51570 <e27542#> {c125} @dt=0x5582ebc51490@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5582ebc98e80 <e3261> {c389}  memory_write_memory -> VAR 0x5582ebe29640 <e20590#> {n18} @dt=0x5582ebe29560@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec9e20 <e28097#> {c389} @dt=0x5582ebc51920@(nw1)  memory_write_memory [LV] => VAR 0x5582ebc51a00 <e27545#> {c126} @dt=0x5582ebc51920@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x5582ebc99300 <e3265> {c390}  HI_register_write_memory -> VAR 0x5582ebe29c60 <e20593#> {n19} @dt=0x5582ebe29b80@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebec9f40 <e28098#> {c390} @dt=0x5582ebc51de0@(nw1)  HI_register_write_memory [LV] => VAR 0x5582ebc51ec0 <e27548#> {c127} @dt=0x5582ebc51de0@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x5582ebc99780 <e3269> {c391}  LO_register_write_memory -> VAR 0x5582ebe2a270 <e20596#> {n20} @dt=0x5582ebe2a190@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeca060 <e28099#> {c391} @dt=0x5582ebc522a0@(nw1)  LO_register_write_memory [LV] => VAR 0x5582ebc52380 <e27551#> {c128} @dt=0x5582ebc522a0@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x5582ebc99bd0 <e3273> {c392}  program_counter_multiplexer_jump_memory -> VAR 0x5582ebe2a850 <e20599#> {n21} @dt=0x5582ebe2a770@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeca180 <e28100#> {c392} @dt=0x5582ebc52730@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5582ebc52810 <e27554#> {c129} @dt=0x5582ebc52730@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x5582ebc9a040 <e3277> {c393}  j_instruction_memory -> VAR 0x5582ebe2ae40 <e20602#> {n22} @dt=0x5582ebe2ad60@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeca2a0 <e28101#> {c393} @dt=0x5582ebc530b0@(nw1)  j_instruction_memory [LV] => VAR 0x5582ebc53190 <e27560#> {c131} @dt=0x5582ebc530b0@(nw1)  j_instruction_memory VAR
    1:2:1: PIN 0x5582ebc9a400 <e3281> {c394}  HALT_memory -> VAR 0x5582ebe2b3a0 <e20605#> {n23} @dt=0x5582ebe2b2c0@(nw1)  HALT_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeca3c0 <e28102#> {c394} @dt=0x5582ebc534e0@(nw1)  HALT_memory [LV] => VAR 0x5582ebc535c0 <e27563#> {c132} @dt=0x5582ebc534e0@(nw1)  HALT_memory VAR
    1:2:1: PIN 0x5582ebc9a880 <e3285> {c396}  ALU_output_execute -> VAR 0x5582ebe2c6c0 <e20608#> {n26} @dt=0x5582ebe2c1c0@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca4e0 <e28103#> {c396} @dt=0x5582ebc45690@(nw32)  ALU_output_execute [RV] <- VAR 0x5582ebc45b50 <e27451#> {c111} @dt=0x5582ebc45690@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x5582ebc9acc0 <e3289> {c397}  ALU_HI_output_execute -> VAR 0x5582ebe2d9b0 <e20616#> {n27} @dt=0x5582ebe2d4b0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca600 <e28104#> {c397} @dt=0x5582ebc46840@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x5582ebc46d00 <e27459#> {c112} @dt=0x5582ebc46840@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x5582ebc9b100 <e3293> {c398}  ALU_LO_output_execute -> VAR 0x5582ebe2eb00 <e20624#> {n28} @dt=0x5582ebe2e600@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca720 <e28105#> {c398} @dt=0x5582ebc479f0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x5582ebc47eb0 <e27467#> {c113} @dt=0x5582ebc479f0@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x5582ebc9b540 <e3297> {c399}  write_data_execute -> VAR 0x5582ebe2fdc0 <e20632#> {n29} @dt=0x5582ebe2f8c0@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca840 <e28106#> {c399} @dt=0x5582ebc444e0@(nw32)  write_data_execute [RV] <- VAR 0x5582ebc449a0 <e27443#> {c110} @dt=0x5582ebc444e0@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x5582ebc9b980 <e3301> {c400}  write_register_execute -> VAR 0x5582ebe310b0 <e20640#> {n30} @dt=0x5582ebe30bb0@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebeca960 <e28107#> {c400} @dt=0x5582ebc3a8f0@(nw5)  write_register_execute [RV] <- VAR 0x5582ebc3adb0 <e27366#> {c94} @dt=0x5582ebc3a8f0@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x5582ebc9be00 <e3305> {c401}  j_program_counter_execute -> VAR 0x5582ebe323d0 <e20648#> {n31} @dt=0x5582ebe31ed0@(nw32)  j_program_counter_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecaa80 <e28108#> {c401} @dt=0x5582ebc4f530@(nw32)  j_program_counter_execute [RV] <- VAR 0x5582ebc4fa30 <e27523#> {c120} @dt=0x5582ebc4f530@(nw32)  j_program_counter_execute VAR
    1:2:1: PIN 0x5582ebc9c280 <e3309> {c403}  ALU_output_memory -> VAR 0x5582ebe33710 <e20656#> {n33} @dt=0x5582ebe33210@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecaba0 <e28109#> {c403} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory [LV] => VAR 0x5582ebc54770 <e27566#> {c135} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x5582ebc9c6c0 <e3313> {c404}  ALU_HI_output_memory -> VAR 0x5582ebe34a00 <e20664#> {n34} @dt=0x5582ebe34500@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecacc0 <e28110#> {c404} @dt=0x5582ebc55460@(nw32)  ALU_HI_output_memory [LV] => VAR 0x5582ebc55920 <e27574#> {c136} @dt=0x5582ebc55460@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5582ebc9cb00 <e3317> {c405}  ALU_LO_output_memory -> VAR 0x5582ebe35cf0 <e20672#> {n35} @dt=0x5582ebe357f0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecade0 <e28111#> {c405} @dt=0x5582ebc56610@(nw32)  ALU_LO_output_memory [LV] => VAR 0x5582ebc56ad0 <e27582#> {c137} @dt=0x5582ebc56610@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5582ebc9cf40 <e3321> {c406}  write_data_memory -> VAR 0x5582ebe36fe0 <e20680#> {n36} @dt=0x5582ebe36ae0@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecaf00 <e28112#> {c406} @dt=0x5582ebc58970@(nw32)  write_data_memory [LV] => VAR 0x5582ebc58e30 <e27598#> {c139} @dt=0x5582ebc58970@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x5582ebc9d380 <e3325> {c407}  write_register_memory -> VAR 0x5582ebe382d0 <e20688#> {n37} @dt=0x5582ebe37dd0@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecb020 <e28113#> {c407} @dt=0x5582ebc50bb0@(nw5)  write_register_memory [LV] => VAR 0x5582ebc51070 <e27534#> {c124} @dt=0x5582ebc50bb0@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x5582ebc9d800 <e3329> {c408}  j_program_counter_memory -> VAR 0x5582ebe39630 <e20696#> {n38} @dt=0x5582ebe39130@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecb140 <e28114#> {c408} @dt=0x5582ebc5ad30@(nw32)  j_program_counter_memory [LV] => VAR 0x5582ebc5b230 <e27614#> {c141} @dt=0x5582ebc5ad30@(nw32)  j_program_counter_memory VAR
    1:2: ASSIGNW 0x5582ebc9e400 <e28116#> {c411} @dt=0x5582ebc59b50@(nw32)
    1:2:1: COND 0x5582ebc9e340 <e28125#> {c411} @dt=0x5582ebc59b50@(nw32)
    1:2:1:1: VARREF 0x5582ebecb260 <e28117#> {c411} @dt=0x5582ebc530b0@(nw1)  j_instruction_memory [RV] <- VAR 0x5582ebc53190 <e27560#> {c131} @dt=0x5582ebc530b0@(nw1)  j_instruction_memory VAR
    1:2:1:2: VARREF 0x5582ebecb380 <e28118#> {c411} @dt=0x5582ebc4f530@(nw32)  j_program_counter_execute [RV] <- VAR 0x5582ebc4fa30 <e27523#> {c120} @dt=0x5582ebc4f530@(nw32)  j_program_counter_execute VAR
    1:2:1:3: VARREF 0x5582ebecb4a0 <e28119#> {c411} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e27566#> {c135} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x5582ebecb5c0 <e28115#> {c411} @dt=0x5582ebc59b50@(nw32)  ALU_output_memory_resolved [LV] => VAR 0x5582ebc5a050 <e27606#> {c140} @dt=0x5582ebc59b50@(nw32)  ALU_output_memory_resolved VAR
    1:2: CELL 0x5582ebca4130 <e3432> {c413}  memory_writeback_register -> MODULE 0x5582ebe58ba0 <e14102> {p1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x5582ebc9e900 <e3345> {c414}  clk -> VAR 0x5582ebe59010 <e20169#> {p3} @dt=0x5582ebe58f30@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5582ebecb6e0 <e28126#> {c414} @dt=0x5582ebc0ea70@(nw1)  internal_clk [RV] <- VAR 0x5582ebc0eb50 <e26693#> {c27} @dt=0x5582ebc0ea70@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5582ebc9ecc0 <e3350> {c415}  reset -> VAR 0x5582ebe59430 <e20172#> {p4} @dt=0x5582ebe59350@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x5582ebecb800 <e28127#> {c415} @dt=0x5582ebbf66b0@(nw1)  reset [RV] <- VAR 0x5582ebbf6ed0 <e26630#> {c8} @dt=0x5582ebbf66b0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x5582ebc9f0e0 <e3354> {c416}  register_write_memory -> VAR 0x5582ebe59850 <e20175#> {p7} @dt=0x5582ebe59770@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecb920 <e28128#> {c416} @dt=0x5582ebc4fe20@(nw1)  register_write_memory [RV] <- VAR 0x5582ebc4ff00 <e27531#> {c123} @dt=0x5582ebc4fe20@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x5582ebc9f560 <e3358> {c417}  memory_to_register_memory -> VAR 0x5582ebe59c70 <e20178#> {p8} @dt=0x5582ebe59b90@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecba40 <e28129#> {c417} @dt=0x5582ebc51490@(nw1)  memory_to_register_memory [RV] <- VAR 0x5582ebc51570 <e27542#> {c125} @dt=0x5582ebc51490@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5582ebc9f9e0 <e3362> {c418}  HI_register_write_memory -> VAR 0x5582ebe5a090 <e20181#> {p9} @dt=0x5582ebe59fb0@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecbb60 <e28130#> {c418} @dt=0x5582ebc51de0@(nw1)  HI_register_write_memory [RV] <- VAR 0x5582ebc51ec0 <e27548#> {c127} @dt=0x5582ebc51de0@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x5582ebc9fe60 <e3366> {c419}  LO_register_write_memory -> VAR 0x5582ebe5a610 <e20184#> {p10} @dt=0x5582ebe5a530@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecbc80 <e28131#> {c419} @dt=0x5582ebc522a0@(nw1)  LO_register_write_memory [RV] <- VAR 0x5582ebc52380 <e27551#> {c128} @dt=0x5582ebc522a0@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x5582ebca02e0 <e3370> {c420}  register_write_writeback -> VAR 0x5582ebe5b1b0 <e20190#> {p13} @dt=0x5582ebe5b0d0@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecbda0 <e28132#> {c420} @dt=0x5582ebc5b650@(nw1)  register_write_writeback [LV] => VAR 0x5582ebc5b730 <e27622#> {c145} @dt=0x5582ebc5b650@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x5582ebca0760 <e3374> {c421}  memory_to_register_writeback -> VAR 0x5582ebe5b7c0 <e20193#> {p14} @dt=0x5582ebe5b6e0@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecbec0 <e28133#> {c421} @dt=0x5582ebc5c490@(nw1)  memory_to_register_writeback [LV] => VAR 0x5582ebc5c570 <e27631#> {c148} @dt=0x5582ebc5c490@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x5582ebca0be0 <e3378> {c422}  HI_register_write_writeback -> VAR 0x5582ebe5bdd0 <e20196#> {p15} @dt=0x5582ebe5bcf0@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecbfe0 <e28134#> {c422} @dt=0x5582ebc5bb10@(nw1)  HI_register_write_writeback [LV] => VAR 0x5582ebc5bbf0 <e27625#> {c146} @dt=0x5582ebc5bb10@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x5582ebca1060 <e3382> {c423}  LO_register_write_writeback -> VAR 0x5582ebe5c3e0 <e20199#> {p16} @dt=0x5582ebe5c300@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecc100 <e28135#> {c423} @dt=0x5582ebc5bfd0@(nw1)  LO_register_write_writeback [LV] => VAR 0x5582ebc5c0b0 <e27628#> {c147} @dt=0x5582ebc5bfd0@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x5582ebca1420 <e3386> {c424}  HALT_memory -> VAR 0x5582ebe5ab60 <e20187#> {p11} @dt=0x5582ebe5aa80@(nw1)  HALT_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc220 <e28136#> {c424} @dt=0x5582ebc534e0@(nw1)  HALT_memory [RV] <- VAR 0x5582ebc535c0 <e27563#> {c132} @dt=0x5582ebc534e0@(nw1)  HALT_memory VAR
    1:2:1: PIN 0x5582ebca17e0 <e3390> {c425}  HALT_writeback -> VAR 0x5582ebe5c930 <e20202#> {p17} @dt=0x5582ebe5c850@(nw1)  HALT_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecc340 <e28137#> {c425} @dt=0x5582ebc5c8c0@(nw1)  HALT_writeback [LV] => VAR 0x5582ebc5c9a0 <e27634#> {c149} @dt=0x5582ebc5c8c0@(nw1)  HALT_writeback VAR
    1:2:1: PIN 0x5582ebca1c60 <e3394> {c427}  ALU_output_memory -> VAR 0x5582ebe5dbf0 <e20205#> {p20} @dt=0x5582ebe5d6f0@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc460 <e28138#> {c427} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory [RV] <- VAR 0x5582ebc54770 <e27566#> {c135} @dt=0x5582ebc542b0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x5582ebca20a0 <e3398> {c428}  write_register_memory -> VAR 0x5582ebe5f020 <e20213#> {p21} @dt=0x5582ebe5eb20@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc580 <e28139#> {c428} @dt=0x5582ebc50bb0@(nw5)  write_register_memory [RV] <- VAR 0x5582ebc51070 <e27534#> {c124} @dt=0x5582ebc50bb0@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x5582ebca24e0 <e3402> {c429}  ALU_HI_output_memory -> VAR 0x5582ebe60310 <e20221#> {p22} @dt=0x5582ebe5fe10@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc6a0 <e28140#> {c429} @dt=0x5582ebc55460@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x5582ebc55920 <e27574#> {c136} @dt=0x5582ebc55460@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5582ebca2920 <e3406> {c430}  ALU_LO_output_memory -> VAR 0x5582ebe61600 <e20229#> {p23} @dt=0x5582ebe61100@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc7c0 <e28141#> {c430} @dt=0x5582ebc56610@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x5582ebc56ad0 <e27582#> {c137} @dt=0x5582ebc56610@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5582ebca2d60 <e3410> {c431}  read_data_memory -> VAR 0x5582ebe628f0 <e20237#> {p24} @dt=0x5582ebe623f0@(nw32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecc8e0 <e28142#> {c431} @dt=0x5582ebc577c0@(nw32)  read_data_memory [RV] <- VAR 0x5582ebc57c80 <e27590#> {c138} @dt=0x5582ebc577c0@(nw32)  read_data_memory VAR
    1:2:1: PIN 0x5582ebca31a0 <e3414> {c432}  ALU_output_writeback -> VAR 0x5582ebe63be0 <e20245#> {p26} @dt=0x5582ebe636e0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecca00 <e28143#> {c432} @dt=0x5582ebc61d80@(nw32)  ALU_output_writeback [LV] => VAR 0x5582ebc62240 <e27669#> {c156} @dt=0x5582ebc61d80@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x5582ebca3620 <e3418> {c433}  write_register_writeback -> VAR 0x5582ebe64f00 <e20253#> {p27} @dt=0x5582ebe64a00@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeccb20 <e28144#> {c433} @dt=0x5582ebc5d6c0@(nw5)  write_register_writeback [LV] => VAR 0x5582ebc5dbc0 <e27637#> {c152} @dt=0x5582ebc5d6c0@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x5582ebca3a60 <e3422> {c434}  ALU_HI_output_writeback -> VAR 0x5582ebe66200 <e20261#> {p28} @dt=0x5582ebe65d00@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeccc40 <e28145#> {c434} @dt=0x5582ebc5fa20@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x5582ebc5fee0 <e27653#> {c154} @dt=0x5582ebc5fa20@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5582ebca3dd0 <e3426> {c435}  ALU_LO_output_writeback -> VAR 0x5582ebe674f0 <e20269#> {p29} @dt=0x5582ebe66ff0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeccd60 <e28146#> {c435} @dt=0x5582ebc60bd0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x5582ebc61090 <e27661#> {c155} @dt=0x5582ebc60bd0@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5582ebca4030 <e3430> {c436}  read_data_writeback -> VAR 0x5582ebe687e0 <e20277#> {p30} @dt=0x5582ebe682e0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecce80 <e28147#> {c436} @dt=0x5582ebc62f30@(nw32)  read_data_writeback [LV] => VAR 0x5582ebc633f0 <e27677#> {c157} @dt=0x5582ebc62f30@(nw32)  read_data_writeback VAR
    1:2: CELL 0x5582ebca59d0 <e3460> {c440}  writeback_mux -> MODULE 0x5582ebe91b00 <e19821> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5582ebca4a10 <e3442> {c441}  control -> VAR 0x5582ebc06970 <e21972#> {i6} @dt=0x5582ebc06af0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5582ebeccfa0 <e28148#> {c441} @dt=0x5582ebc5c490@(nw1)  memory_to_register_writeback [RV] <- VAR 0x5582ebc5c570 <e27631#> {c148} @dt=0x5582ebc5c490@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x5582ebca4e00 <e3447> {c442}  input_0 -> VAR 0x5582ebc06bd0 <e21975#> {i7} @dt=0x5582ebc06d50@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd0c0 <e28149#> {c442} @dt=0x5582ebc61d80@(nw32)  ALU_output_writeback [RV] <- VAR 0x5582ebc62240 <e27669#> {c156} @dt=0x5582ebc61d80@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x5582ebca5200 <e3451> {c443}  input_1 -> VAR 0x5582ebecf940 <e22012#> {i8} @dt=0x5582ebecfac0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd1e0 <e28150#> {c443} @dt=0x5582ebc62f30@(nw32)  read_data_writeback [RV] <- VAR 0x5582ebc633f0 <e27677#> {c157} @dt=0x5582ebc62f30@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x5582ebca5600 <e3455> {c444}  resolved -> VAR 0x5582ebed01a0 <e22049#> {i10} @dt=0x5582ebed0320@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecd300 <e28151#> {c444} @dt=0x5582ebc5e870@(nw32)  result_writeback [LV] => VAR 0x5582ebc5ed30 <e27645#> {c153} @dt=0x5582ebc5e870@(nw32)  result_writeback VAR
    1:2: CELL 0x5582ebcaca90 <e3565> {c446}  hazard_unit -> MODULE 0x5582ebd8ee30 <e14094> {h1}  Hazard_Unit  L3
    1:2:1: PIN 0x5582ebca5ef0 <e3462> {c447}  branch_decode -> VAR 0x5582ebd8f2a0 <e22097#> {h2} @dt=0x5582ebd8f1c0@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd420 <e28152#> {c447} @dt=0x5582ebc17b10@(nw1)  branch_decode [RV] <- VAR 0x5582ebc17bf0 <e26767#> {c45} @dt=0x5582ebc17b10@(nw1)  branch_decode VAR
    1:2:1: PIN 0x5582ebca62b0 <e3467> {c448}  Rs_decode -> VAR 0x5582ebd900f0 <e22100#> {h3} @dt=0x5582ebd8fc10@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd540 <e28153#> {c448} @dt=0x5582ebc21020@(nw5)  Rs_decode [RV] <- VAR 0x5582ebc21520 <e26889#> {c65} @dt=0x5582ebc21020@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x5582ebca6670 <e3471> {c449}  Rt_decode -> VAR 0x5582ebd91130 <e22108#> {h4} @dt=0x5582ebd90c50@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd660 <e28154#> {c449} @dt=0x5582ebc24360@(nw5)  Rt_decode [RV] <- VAR 0x5582ebc24860 <e26999#> {c68} @dt=0x5582ebc24360@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x5582ebca6a30 <e3475> {c450}  Rs_execute -> VAR 0x5582ebd92370 <e22116#> {h5} @dt=0x5582ebd91e90@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd780 <e28155#> {c450} @dt=0x5582ebc48b40@(nw5)  Rs_execute [RV] <- VAR 0x5582ebc49040 <e27475#> {c114} @dt=0x5582ebc48b40@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x5582ebca6df0 <e3479> {c451}  Rt_execute -> VAR 0x5582ebd935b0 <e22124#> {h6} @dt=0x5582ebd930d0@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd8a0 <e28156#> {c451} @dt=0x5582ebc49c90@(nw5)  Rt_execute [RV] <- VAR 0x5582ebc4a190 <e27483#> {c115} @dt=0x5582ebc49c90@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x5582ebca7230 <e3483> {c452}  write_register_execute -> VAR 0x5582ebd94850 <e22132#> {h7} @dt=0x5582ebd94350@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecd9c0 <e28157#> {c452} @dt=0x5582ebc3a8f0@(nw5)  write_register_execute [RV] <- VAR 0x5582ebc3adb0 <e27366#> {c94} @dt=0x5582ebc3a8f0@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x5582ebca76b0 <e3487> {c453}  memory_to_register_execute -> VAR 0x5582ebd94db0 <e22140#> {h8} @dt=0x5582ebd94cd0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecdae0 <e28158#> {c453} @dt=0x5582ebc396d0@(nw1)  memory_to_register_execute [RV] <- VAR 0x5582ebc397b0 <e27360#> {c92} @dt=0x5582ebc396d0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5582ebca7af0 <e3491> {c454}  register_write_execute -> VAR 0x5582ebd95310 <e22143#> {h9} @dt=0x5582ebd95230@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebecdc00 <e28159#> {c454} @dt=0x5582ebc3de80@(nw1)  register_write_execute [RV] <- VAR 0x5582ebc3df60 <e27396#> {c99} @dt=0x5582ebc3de80@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x5582ebca7f30 <e3495> {c455}  write_register_memory -> VAR 0x5582ebd965d0 <e22146#> {h10} @dt=0x5582ebd960d0@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecdd20 <e28160#> {c455} @dt=0x5582ebc50bb0@(nw5)  write_register_memory [RV] <- VAR 0x5582ebc51070 <e27534#> {c124} @dt=0x5582ebc50bb0@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x5582ebca83b0 <e3499> {c456}  HI_register_write_memory -> VAR 0x5582ebd99520 <e22174#> {h16} @dt=0x5582ebd99440@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecde40 <e28161#> {c456} @dt=0x5582ebc51de0@(nw1)  HI_register_write_memory [RV] <- VAR 0x5582ebc51ec0 <e27548#> {c127} @dt=0x5582ebc51de0@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x5582ebca8830 <e3503> {c457}  LO_register_write_memory -> VAR 0x5582ebd99b30 <e22177#> {h17} @dt=0x5582ebd99a50@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebecdf60 <e28162#> {c457} @dt=0x5582ebc522a0@(nw1)  LO_register_write_memory [RV] <- VAR 0x5582ebc52380 <e27551#> {c128} @dt=0x5582ebc522a0@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x5582ebca8cb0 <e3507> {c458}  memory_to_register_memory -> VAR 0x5582ebd96b30 <e22154#> {h11} @dt=0x5582ebd96a50@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebece080 <e28163#> {c458} @dt=0x5582ebc51490@(nw1)  memory_to_register_memory [RV] <- VAR 0x5582ebc51570 <e27542#> {c125} @dt=0x5582ebc51490@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5582ebca90f0 <e3511> {c459}  register_write_memory -> VAR 0x5582ebd97090 <e22157#> {h12} @dt=0x5582ebd96fb0@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5582ebece1a0 <e28164#> {c459} @dt=0x5582ebc4fe20@(nw1)  register_write_memory [RV] <- VAR 0x5582ebc4ff00 <e27531#> {c123} @dt=0x5582ebc4fe20@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x5582ebca9570 <e3515> {c460}  write_register_writeback -> VAR 0x5582ebd982f0 <e22160#> {h13} @dt=0x5582ebd97e10@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebece2c0 <e28165#> {c460} @dt=0x5582ebc5d6c0@(nw5)  write_register_writeback [RV] <- VAR 0x5582ebc5dbc0 <e27637#> {c152} @dt=0x5582ebc5d6c0@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x5582ebca99f0 <e3519> {c461}  HI_register_write_writeback -> VAR 0x5582ebd9a750 <e22183#> {h19} @dt=0x5582ebd9a670@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebece3e0 <e28166#> {c461} @dt=0x5582ebc5bb10@(nw1)  HI_register_write_writeback [RV] <- VAR 0x5582ebc5bbf0 <e27625#> {c146} @dt=0x5582ebc5bb10@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x5582ebca9e70 <e3523> {c462}  LO_register_write_writeback -> VAR 0x5582ebd9a140 <e22180#> {h18} @dt=0x5582ebd9a060@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebece500 <e28167#> {c462} @dt=0x5582ebc5bfd0@(nw1)  LO_register_write_writeback [RV] <- VAR 0x5582ebc5c0b0 <e27628#> {c147} @dt=0x5582ebc5bfd0@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x5582ebcaa2f0 <e3527> {c463}  register_write_writeback -> VAR 0x5582ebd988c0 <e22168#> {h14} @dt=0x5582ebd987e0@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x5582ebece620 <e28168#> {c463} @dt=0x5582ebc5b650@(nw1)  register_write_writeback [RV] <- VAR 0x5582ebc5b730 <e27622#> {c145} @dt=0x5582ebc5b650@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x5582ebcaa7b0 <e3531> {c464}  program_counter_multiplexer_jump_execute -> VAR 0x5582ebd98ed0 <e22171#> {h15} @dt=0x5582ebd98df0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebece740 <e28169#> {c464} @dt=0x5582ebc3e3c0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebc3e4a0 <e27399#> {c100} @dt=0x5582ebc3e3c0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5582ebcaabf0 <e3535> {c465}  using_HI_LO_execute -> VAR 0x5582ebd9ad10 <e22186#> {h20} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:1:1: VARREF 0x5582ebece860 <e28170#> {c465} @dt=0x5582ebc3ece0@(nw1)  using_HI_LO_execute [RV] <- VAR 0x5582ebc3edc0 <e27405#> {c102} @dt=0x5582ebc3ece0@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x5582ebcaafb0 <e3539> {c466}  stall_fetch -> VAR 0x5582ebd9b2b0 <e22189#> {h22} @dt=0x5582ebd9b1d0@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebece980 <e28171#> {c466} @dt=0x5582ebc637c0@(nw1)  stall_fetch [LV] => VAR 0x5582ebc638a0 <e27685#> {c160} @dt=0x5582ebc637c0@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x5582ebcab370 <e3543> {c467}  stall_decode -> VAR 0x5582ebd9b800 <e22192#> {h23} @dt=0x5582ebd9b720@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebeceaa0 <e28172#> {c467} @dt=0x5582ebc63bf0@(nw1)  stall_decode [LV] => VAR 0x5582ebc63cd0 <e27688#> {c161} @dt=0x5582ebc63bf0@(nw1)  stall_decode VAR
    1:2:1: PIN 0x5582ebcab7c0 <e3547> {c468}  forward_register_file_output_A_decode -> VAR 0x5582ebd9bde0 <e22195#> {h24} @dt=0x5582ebd9bd00@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecebc0 <e28173#> {c468} @dt=0x5582ebc64080@(nw1)  forward_A_decode [LV] => VAR 0x5582ebc64160 <e27691#> {c162} @dt=0x5582ebc64080@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x5582ebcabc20 <e3551> {c469}  forward_register_file_output_B_decode -> VAR 0x5582ebd9c3f0 <e22198#> {h25} @dt=0x5582ebd9c310@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecece0 <e28174#> {c469} @dt=0x5582ebc64510@(nw1)  forward_B_decode [LV] => VAR 0x5582ebc645f0 <e27694#> {c163} @dt=0x5582ebc64510@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x5582ebcac070 <e3555> {c470}  flush_execute_register -> VAR 0x5582ebd9c9e0 <e22201#> {h26} @dt=0x5582ebd9c900@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecee00 <e28175#> {c470} @dt=0x5582ebc649a0@(nw1)  flush_execute_register [LV] => VAR 0x5582ebc64a80 <e27697#> {c164} @dt=0x5582ebc649a0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x5582ebcac4c0 <e3559> {c471}  forward_register_file_output_A_execute -> VAR 0x5582ebd9dcd0 <e22204#> {h27} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecef20 <e28176#> {c471} @dt=0x5582ebc65730@(nw3)  forward_A_execute [LV] => VAR 0x5582ebc65bf0 <e27700#> {c165} @dt=0x5582ebc65730@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x5582ebcac920 <e3563> {c472}  forward_register_file_output_B_execute -> VAR 0x5582ebd9f000 <e22212#> {h28} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5582ebecf040 <e28177#> {c472} @dt=0x5582ebc668e0@(nw3)  forward_B_execute [LV] => VAR 0x5582ebc66da0 <e27708#> {c166} @dt=0x5582ebc668e0@(nw3)  forward_B_execute VAR
    1:2: ASSIGNW 0x5582ebcad150 <e28179#> {c474} @dt=0x5582ebbf8400@(nw1)
    1:2:1: LOGNOT 0x5582ebcacfb0 <e3575> {c474} @dt=0x5582ebcad070@(G/nw1)
    1:2:1:1: VARREF 0x5582ebecf160 <e28180#> {c474} @dt=0x5582ebc5c8c0@(nw1)  HALT_writeback [RV] <- VAR 0x5582ebc5c9a0 <e27634#> {c149} @dt=0x5582ebc5c8c0@(nw1)  HALT_writeback VAR
    1:2:2: VARREF 0x5582ebecf280 <e28178#> {c474} @dt=0x5582ebbf8400@(nw1)  active [LV] => VAR 0x5582ebbf8df0 <e26633#> {c9} @dt=0x5582ebbf8400@(nw1)  active OUTPUT PORT
    1:2: ALWAYS 0x5582ebcae480 <e3597> {c476} [always_ff]
    1:2:1: SENTREE 0x5582ebcad830 <e3585> {c476}
    1:2:1:1: SENITEM 0x5582ebcad4e0 <e3579> {c476} [POS]
    1:2:1:1:1: VARREF 0x5582ebecf3a0 <e28181#> {c476} @dt=0x5582ebbe3990@(nw1)  clk [RV] <- VAR 0x5582ebbe4400 <e26627#> {c6} @dt=0x5582ebbe3990@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebcad770 <e3584> {c476} [NEG]
    1:2:1:1:1: VARREF 0x5582ebecf4c0 <e28182#> {c476} @dt=0x5582ebbe3990@(nw1)  clk [RV] <- VAR 0x5582ebbe4400 <e26627#> {c6} @dt=0x5582ebbe3990@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x5582ebcad970 <e3586> {c476} [UNNAMED]
    1:2:2:1: IF 0x5582ebcae300 <e3594> {c477}
    1:2:2:1:1: VARREF 0x5582ebecf5e0 <e28186#> {c477} @dt=0x5582ebc092f0@(nw1)  clk_enable [RV] <- VAR 0x5582ebc093d0 <e26644#> {c13} @dt=0x5582ebc092f0@(nw1)  clk_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebcadd80 <e3588> {c477} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebcae1c0 <e28184#> {c478} @dt=0x5582ebc0ea70@(nw1)
    1:2:2:1:2:1:1: VARREF 0x5582ebecf700 <e28185#> {c478} @dt=0x5582ebbe3990@(nw1)  clk [RV] <- VAR 0x5582ebbe4400 <e26627#> {c6} @dt=0x5582ebbe3990@(nw1)  clk INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5582ebecf820 <e28183#> {c478} @dt=0x5582ebc0ea70@(nw1)  internal_clk [LV] => VAR 0x5582ebc0eb50 <e26693#> {c27} @dt=0x5582ebc0ea70@(nw1)  internal_clk VAR
    1: MODULE 0x5582ebcaef70 <e14090> {d1}  Adder  L3
    1:2: VAR 0x5582ebcb01c0 <e26593#> {d3} @dt=0x5582ebcafce0@(nw32)  a INPUT PORT
    1:2: VAR 0x5582ebcb09a0 <e26601#> {d3} @dt=0x5582ebcb04c0@(nw32)  b INPUT PORT
    1:2: VAR 0x5582ebcb1be0 <e26609#> {d4} @dt=0x5582ebcb1700@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x5582ebcb2340 <e26616#> {d7} @dt=0x5582ebcb1700@(nw32)
    1:2:1: ADD 0x5582ebcb2280 <e26624#> {d7} @dt=0x5582ebcb1700@(nw32)
    1:2:1:1: VARREF 0x5582ebebb8a0 <e26617#> {d7} @dt=0x5582ebcafce0@(nw32)  a [RV] <- VAR 0x5582ebcb01c0 <e26593#> {d3} @dt=0x5582ebcafce0@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x5582ebebb9c0 <e26618#> {d7} @dt=0x5582ebcb04c0@(nw32)  b [RV] <- VAR 0x5582ebcb09a0 <e26601#> {d3} @dt=0x5582ebcb04c0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x5582ebebbae0 <e26615#> {d7} @dt=0x5582ebcb1700@(nw32)  z [LV] => VAR 0x5582ebcb1be0 <e26609#> {d4} @dt=0x5582ebcb1700@(nw32)  z OUTPUT PORT
    1: MODULE 0x5582ebcb8780 <e14091> {e2}  ALU  L3
    1:2: VAR 0x5582ebcb9730 <e25484#> {e4} @dt=0x5582ebcb9230@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x5582ebcbdf30 <e25516#> {e9} @dt=0x5582ebcbda30@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x5582ebcbf1b0 <e25524#> {e10} @dt=0x5582ebcbecd0@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x5582ebcc0350 <e25532#> {e14} @dt=0x5582ebcbfe50@(nw5)  shift_amount VAR
    1:2: VAR 0x5582ebcc1450 <e25540#> {e15} @dt=0x5582ebcc0fd0@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x5582ebcc21f0 <e25548#> {e16} @dt=0x5582ebcc1d70@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x5582ebcc32f0 <e25556#> {e17} @dt=0x5582ebcc2e30@(nw64)  extended_input_1 VAR
    1:2: VAR 0x5582ebcc4470 <e25564#> {e18} @dt=0x5582ebcc3fb0@(nw64)  extended_input_2 VAR
    1:2: VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x5582ebcc63b0 <e25579#> {e21} @dt=0x5582ebcbfe50@(nw5)
    1:2:1: SEL 0x5582ebf1d6a0 <e25601#> {e21} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5582ebeb3f20 <e25592#> {e21} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x5582ebf1d930 <e25620#> {e21} @dt=0x5582ebef3c50@(G/sw5)  5'h6
    1:2:1:3: CONST 0x5582ebf1d450 <e25594#> {e21} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5582ebeb4040 <e25578#> {e21} @dt=0x5582ebcbfe50@(nw5)  shift_amount [LV] => VAR 0x5582ebcc0350 <e25532#> {e14} @dt=0x5582ebcbfe50@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x5582ebcc8310 <e25626#> {e22} @dt=0x5582ebcc0fd0@(nw64)
    1:2:1: REPLICATE 0x5582ebcc7ee0 <e25718#> {e22} @dt=0x5582ebcce630@(G/w64)
    1:2:1:1: CONCAT 0x5582ebcc7de0 <e25713#> {e22} @dt=0x5582ebcce630@(G/w64)
    1:2:1:1:1: REPLICATE 0x5582ebcc7170 <e25668#> {e22} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1:1:1: SEL 0x5582ebf1deb0 <e25646#> {e22} @dt=0x5582ebc6fc80@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x5582ebeb4160 <e25637#> {e22} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x5582ebf1e140 <e25663#> {e22} @dt=0x5582ebef3c50@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x5582ebf1dc60 <e25639#> {e22} @dt=0x5582ebf1ddd0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x5582ebcc6800 <e4031> {e22} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x5582ebf1e6c0 <e25689#> {e22} @dt=0x5582ebc70570@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x5582ebeb4280 <e25680#> {e22} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x5582ebf1e950 <e25708#> {e22} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x5582ebf1e470 <e25682#> {e22} @dt=0x5582ebf1e5e0@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x5582ebcc7fa0 <e4065> {e22} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2: VARREF 0x5582ebeb43a0 <e25625#> {e22} @dt=0x5582ebcc0fd0@(nw64)  sign_extened_input_1 [LV] => VAR 0x5582ebcc1450 <e25540#> {e15} @dt=0x5582ebcc0fd0@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x5582ebcca2d0 <e25720#> {e23} @dt=0x5582ebcc1d70@(nw64)
    1:2:1: REPLICATE 0x5582ebcc9ea0 <e25814#> {e23} @dt=0x5582ebcce630@(G/w64)
    1:2:1:1: CONCAT 0x5582ebcc9da0 <e25809#> {e23} @dt=0x5582ebcce630@(G/w64)
    1:2:1:1:1: REPLICATE 0x5582ebcc9130 <e25763#> {e23} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1:1:1: SEL 0x5582ebf1efb0 <e25741#> {e23} @dt=0x5582ebc6fc80@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x5582ebeb44c0 <e25732#> {e23} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x5582ebf1f240 <e25758#> {e23} @dt=0x5582ebef3c50@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x5582ebf1ed60 <e25734#> {e23} @dt=0x5582ebf1ddd0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x5582ebcc87c0 <e4094> {e23} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x5582ebf1f7c0 <e25785#> {e23} @dt=0x5582ebc70570@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x5582ebeb45e0 <e25776#> {e23} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x5582ebf1fa50 <e25804#> {e23} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x5582ebf1f570 <e25778#> {e23} @dt=0x5582ebf1e5e0@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x5582ebcc9f60 <e4128> {e23} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2: VARREF 0x5582ebeb4700 <e25719#> {e23} @dt=0x5582ebcc1d70@(nw64)  sign_extened_input_2 [LV] => VAR 0x5582ebcc21f0 <e25548#> {e16} @dt=0x5582ebcc1d70@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x5582ebccb700 <e25816#> {e24} @dt=0x5582ebcc2e30@(nw64)
    1:2:1: REPLICATE 0x5582ebccb2d0 <e25831#> {e24} @dt=0x5582ebcce630@(G/w64)
    1:2:1:1: CONCAT 0x5582ebccb1d0 <e25826#> {e24} @dt=0x5582ebcce630@(G/w64)
    1:2:1:1:1: REPLICATE 0x5582ebccae90 <e4161> {e24} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1:1:1: CONST 0x5582ebccab80 <e4152> {e24} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x5582ebcca780 <e4153> {e24} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x5582ebeb4820 <e25821#> {e24} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x5582ebccb390 <e4171> {e24} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2: VARREF 0x5582ebeb4940 <e25815#> {e24} @dt=0x5582ebcc2e30@(nw64)  extended_input_1 [LV] => VAR 0x5582ebcc32f0 <e25556#> {e17} @dt=0x5582ebcc2e30@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x5582ebcccb30 <e25833#> {e25} @dt=0x5582ebcc3fb0@(nw64)
    1:2:1: REPLICATE 0x5582ebccc700 <e25848#> {e25} @dt=0x5582ebcce630@(G/w64)
    1:2:1:1: CONCAT 0x5582ebccc600 <e25843#> {e25} @dt=0x5582ebcce630@(G/w64)
    1:2:1:1:1: REPLICATE 0x5582ebccc2c0 <e4204> {e25} @dt=0x5582ebc70570@(G/w32)
    1:2:1:1:1:1: CONST 0x5582ebccbfb0 <e4195> {e25} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x5582ebccbbb0 <e4196> {e25} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x5582ebeb4a60 <e25838#> {e25} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x5582ebccc7c0 <e4214> {e25} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2: VARREF 0x5582ebeb4b80 <e25832#> {e25} @dt=0x5582ebcc3fb0@(nw64)  extended_input_2 [LV] => VAR 0x5582ebcc4470 <e25564#> {e18} @dt=0x5582ebcc3fb0@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x5582ebcf2cc0 <e5288> {e29} [always_comb]
    1:2:2: BEGIN 0x5582ebcccd40 <e4224> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x5582ebccda30 <e25850#> {e30} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:1: REPLICATE 0x5582ebccd850 <e4247> {e30} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:1:1: CONST 0x5582ebccd540 <e4239> {e30} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x5582ebccd140 <e4240> {e30} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x5582ebeb4ca0 <e25849#> {e30} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebcce750 <e25856#> {e31} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:1: REPLICATE 0x5582ebcce570 <e4269> {e31} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:1:1: CONST 0x5582ebcce260 <e4262> {e31} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x5582ebccde60 <e4263> {e31} @dt=0x5582ebcce010@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x5582ebeb4dc0 <e25855#> {e31} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x5582ebcce9f0 <e5242> {e32}
    1:2:2:1:1: VARREF 0x5582ebeb4ee0 <e25861#> {e32} @dt=0x5582ebcb9230@(nw6)  ALU_operation [RV] <- VAR 0x5582ebcb9730 <e25484#> {e4} @dt=0x5582ebcb9230@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebccf4f0 <e4289> {e33}
    1:2:2:1:2:1: CONST 0x5582ebccebf0 <e4279> {e33} @dt=0x5582ebcceda0@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebccf430 <e25863#> {e33} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x5582ebccf370 <e25872#> {e33} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb5000 <e25864#> {e33} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb5120 <e25865#> {e33} @dt=0x5582ebcbfe50@(nw5)  shift_amount [RV] <- VAR 0x5582ebcc0350 <e25532#> {e14} @dt=0x5582ebcbfe50@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb5240 <e25862#> {e33} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebccffe0 <e4306> {e34}
    1:2:2:1:2:1: CONST 0x5582ebccf6e0 <e4295> {e34} @dt=0x5582ebcceda0@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebccff20 <e25874#> {e34} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x5582ebccfe60 <e25883#> {e34} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb5360 <e25875#> {e34} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb5480 <e25876#> {e34} @dt=0x5582ebcbfe50@(nw5)  shift_amount [RV] <- VAR 0x5582ebcc0350 <e25532#> {e14} @dt=0x5582ebcbfe50@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb55a0 <e25873#> {e34} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd0ad0 <e4323> {e35}
    1:2:2:1:2:1: CONST 0x5582ebcd01d0 <e4312> {e35} @dt=0x5582ebcceda0@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x5582ebcd0a10 <e25885#> {e35} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x5582ebf20800 <e25902#> {e35} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb56c0 <e25898#> {e35} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb57e0 <e25899#> {e35} @dt=0x5582ebcbfe50@(nw5)  shift_amount [RV] <- VAR 0x5582ebcc0350 <e25532#> {e14} @dt=0x5582ebcbfe50@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb5900 <e25884#> {e35} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd1ec0 <e4356> {e36}
    1:2:2:1:2:1: CONST 0x5582ebcd0cc0 <e4329> {e36} @dt=0x5582ebcceda0@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x5582ebcd1e00 <e25904#> {e36} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x5582ebcd1d40 <e25953#> {e36} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb5a20 <e25905#> {e36} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x5582ebf20b10 <e25927#> {e36} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x5582ebeb5b40 <e25918#> {e36} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x5582ebf20da0 <e25946#> {e36} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x5582ebf208c0 <e25920#> {e36} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x5582ebeb5c60 <e25903#> {e36} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd32b0 <e4389> {e37}
    1:2:2:1:2:1: CONST 0x5582ebcd20b0 <e4362> {e37} @dt=0x5582ebcceda0@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x5582ebcd31f0 <e25955#> {e37} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x5582ebcd3130 <e26004#> {e37} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb5d80 <e25956#> {e37} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x5582ebf21320 <e25978#> {e37} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x5582ebeb5ea0 <e25969#> {e37} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x5582ebf215b0 <e25997#> {e37} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x5582ebf210d0 <e25971#> {e37} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x5582ebeb5fc0 <e25954#> {e37} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd46a0 <e4422> {e38}
    1:2:2:1:2:1: CONST 0x5582ebcd34a0 <e4395> {e38} @dt=0x5582ebcceda0@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x5582ebcd45e0 <e26006#> {e38} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x5582ebf220f0 <e26063#> {e38} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb60e0 <e26059#> {e38} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x5582ebf21b30 <e26060#> {e38} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x5582ebeb6200 <e26020#> {e38} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x5582ebf21dc0 <e26048#> {e38} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x5582ebf218e0 <e26022#> {e38} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x5582ebeb6320 <e26005#> {e38} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd4f40 <e4435> {e39}
    1:2:2:1:2:1: CONST 0x5582ebcd4890 <e4428> {e39} @dt=0x5582ebcceda0@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x5582ebcd4e80 <e26065#> {e39} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6440 <e26066#> {e39} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb6560 <e26064#> {e39} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd57e0 <e4448> {e40}
    1:2:2:1:2:1: CONST 0x5582ebcd5130 <e4441> {e40} @dt=0x5582ebcceda0@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x5582ebcd5720 <e26068#> {e40} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6680 <e26069#> {e40} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb67a0 <e26067#> {e40} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd6080 <e4461> {e41}
    1:2:2:1:2:1: CONST 0x5582ebcd59d0 <e4454> {e41} @dt=0x5582ebcceda0@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x5582ebcd5fc0 <e26071#> {e41} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb68c0 <e26072#> {e41} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb69e0 <e26070#> {e41} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd6920 <e4474> {e42}
    1:2:2:1:2:1: CONST 0x5582ebcd6270 <e4467> {e42} @dt=0x5582ebcceda0@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x5582ebcd6860 <e26074#> {e42} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6b00 <e26075#> {e42} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb6c20 <e26073#> {e42} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd71c0 <e4487> {e43}
    1:2:2:1:2:1: CONST 0x5582ebcd6b10 <e4480> {e43} @dt=0x5582ebcceda0@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x5582ebcd7100 <e26077#> {e43} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6d40 <e26078#> {e43} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb6e60 <e26076#> {e43} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd7a60 <e4500> {e44}
    1:2:2:1:2:1: CONST 0x5582ebcd73b0 <e4493> {e44} @dt=0x5582ebcceda0@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x5582ebcd79a0 <e26080#> {e44} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebeb6f80 <e26081#> {e44} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb70a0 <e26079#> {e44} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcd8960 <e4521> {e45}
    1:2:2:1:2:1: CONST 0x5582ebcd7c50 <e4506> {e45} @dt=0x5582ebcceda0@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x5582ebcd88a0 <e26083#> {e45} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1: MULS 0x5582ebf22530 <e26111#> {e45} @dt=0x5582ebf221b0@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb71c0 <e28190#> {e45} @dt=0x5582ebf221b0@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x5582ebcc1450 <e25540#> {e15} @dt=0x5582ebcc0fd0@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb72e0 <e28194#> {e45} @dt=0x5582ebf221b0@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x5582ebcc21f0 <e25548#> {e16} @dt=0x5582ebcc1d70@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb7400 <e26082#> {e45} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebcd9510 <e4538> {e46}
    1:2:2:1:2:1: CONST 0x5582ebcd8b30 <e4527> {e46} @dt=0x5582ebcceda0@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x5582ebcd9450 <e26113#> {e46} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1: MUL 0x5582ebcd9390 <e26121#> {e46} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb7520 <e26114#> {e46} @dt=0x5582ebcc2e30@(nw64)  extended_input_1 [RV] <- VAR 0x5582ebcc32f0 <e25556#> {e17} @dt=0x5582ebcc2e30@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb7640 <e26115#> {e46} @dt=0x5582ebcc3fb0@(nw64)  extended_input_2 [RV] <- VAR 0x5582ebcc4470 <e25564#> {e18} @dt=0x5582ebcc3fb0@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebeb7760 <e26112#> {e46} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebcdd1d0 <e4652> {e47}
    1:2:2:1:2:1: CONST 0x5582ebcd96e0 <e4544> {e47} @dt=0x5582ebcceda0@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x5582ebcd9ac0 <e4545> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebcdb3d0 <e26123#> {e48} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x5582ebcdafa0 <e26162#> {e48} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x5582ebcdaea0 <e26157#> {e48} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x5582ebf22970 <e26148#> {e48} @dt=0x5582ebee5320@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x5582ebeb7880 <e28198#> {e48} @dt=0x5582ebee5320@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x5582ebeb79a0 <e28202#> {e48} @dt=0x5582ebee5320@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x5582ebcdacc0 <e4578> {e48} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x5582ebcda9b0 <e4569> {e48} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x5582ebcda5b0 <e4570> {e48} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x5582ebcdb060 <e4587> {e48} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb7ac0 <e26122#> {e48} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x5582ebcdcfa0 <e26164#> {e49} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x5582ebcdcee0 <e26210#> {e49} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeb7be0 <e26165#> {e49} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x5582ebcdcab0 <e26204#> {e49} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x5582ebcdc9b0 <e26199#> {e49} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x5582ebcdc120 <e4628> {e49} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x5582ebcdbe10 <e4611> {e49} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x5582ebcdba10 <e4612> {e49} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x5582ebf23050 <e26194#> {e49} @dt=0x5582ebee5320@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x5582ebeb7d00 <e28206#> {e49} @dt=0x5582ebee5320@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x5582ebeb7e20 <e28210#> {e49} @dt=0x5582ebee5320@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x5582ebcdcb70 <e4638> {e49} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb7f40 <e26163#> {e49} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebce07b0 <e4758> {e51}
    1:2:2:1:2:1: CONST 0x5582ebcdd290 <e4658> {e51} @dt=0x5582ebcceda0@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x5582ebcdd6a0 <e4659> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebcdecb0 <e26212#> {e52} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x5582ebcde880 <e26233#> {e52} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x5582ebcde780 <e26228#> {e52} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x5582ebcddc80 <e26219#> {e52} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x5582ebeb8060 <e26213#> {e52} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x5582ebeb8180 <e26214#> {e52} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x5582ebcde5a0 <e4688> {e52} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x5582ebcde290 <e4679> {e52} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x5582ebcdde90 <e4680> {e52} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x5582ebcde940 <e4697> {e52} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb82a0 <e26211#> {e52} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x5582ebce0580 <e26235#> {e53} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x5582ebce04c0 <e26263#> {e53} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeb83c0 <e26236#> {e53} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x5582ebce0090 <e26257#> {e53} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x5582ebcdff90 <e26252#> {e53} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x5582ebcdfa00 <e4734> {e53} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x5582ebcdf6f0 <e4721> {e53} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x5582ebcdf2f0 <e4722> {e53} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x5582ebcdfed0 <e26247#> {e53} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x5582ebeb84e0 <e26241#> {e53} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x5582ebeb8600 <e26242#> {e53} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x5582ebce0150 <e4744> {e53} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb8720 <e26234#> {e53} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebce1470 <e4779> {e55}
    1:2:2:1:2:1: CONST 0x5582ebce0870 <e4764> {e55} @dt=0x5582ebcceda0@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x5582ebce13b0 <e26265#> {e55} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: ADD 0x5582ebce12f0 <e26282#> {e55} @dt=0x5582ebee5320@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb8840 <e28214#> {e55} @dt=0x5582ebee5320@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb8960 <e28218#> {e55} @dt=0x5582ebee5320@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb8a80 <e26264#> {e55} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce1f60 <e4796> {e56}
    1:2:2:1:2:1: CONST 0x5582ebce1660 <e4785> {e56} @dt=0x5582ebcceda0@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x5582ebce1ea0 <e26288#> {e56} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: ADD 0x5582ebce1de0 <e26296#> {e56} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb8ba0 <e26289#> {e56} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb8cc0 <e26290#> {e56} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb8de0 <e26287#> {e56} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce2d50 <e4817> {e57}
    1:2:2:1:2:1: CONST 0x5582ebce2150 <e4802> {e57} @dt=0x5582ebcceda0@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x5582ebce2c90 <e26298#> {e57} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: SUB 0x5582ebce2bd0 <e26315#> {e57} @dt=0x5582ebee5320@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb8f00 <e28222#> {e57} @dt=0x5582ebee5320@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb9020 <e28226#> {e57} @dt=0x5582ebee5320@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb9140 <e26297#> {e57} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce3840 <e4834> {e58}
    1:2:2:1:2:1: CONST 0x5582ebce2f40 <e4823> {e58} @dt=0x5582ebcceda0@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x5582ebce3780 <e26321#> {e58} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: SUB 0x5582ebce36c0 <e26329#> {e58} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb9260 <e26322#> {e58} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb9380 <e26323#> {e58} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb94a0 <e26320#> {e58} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce4330 <e4851> {e59}
    1:2:2:1:2:1: CONST 0x5582ebce3a30 <e4840> {e59} @dt=0x5582ebcceda0@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x5582ebce4270 <e26331#> {e59} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: AND 0x5582ebce41b0 <e26339#> {e59} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb95c0 <e26332#> {e59} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb96e0 <e26333#> {e59} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb9800 <e26330#> {e59} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce4e20 <e4868> {e60}
    1:2:2:1:2:1: CONST 0x5582ebce4520 <e4857> {e60} @dt=0x5582ebcceda0@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x5582ebce4d60 <e26341#> {e60} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: OR 0x5582ebce4ca0 <e26349#> {e60} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb9920 <e26342#> {e60} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb9a40 <e26343#> {e60} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb9b60 <e26340#> {e60} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce5a50 <e4885> {e61}
    1:2:2:1:2:1: CONST 0x5582ebce5010 <e4874> {e61} @dt=0x5582ebcceda0@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x5582ebce5990 <e26351#> {e61} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: XNOR 0x5582ebce58d0 <e26359#> {e61} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb9c80 <e26352#> {e61} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb9da0 <e26353#> {e61} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeb9ec0 <e26350#> {e61} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce66c0 <e4904> {e62}
    1:2:2:1:2:1: CONST 0x5582ebce5c40 <e4891> {e62} @dt=0x5582ebcceda0@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x5582ebce6600 <e26361#> {e62} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: NOT 0x5582ebce6540 <e26370#> {e62} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: OR 0x5582ebce6440 <e26371#> {e62} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeb9fe0 <e26362#> {e62} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebeba100 <e26363#> {e62} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebeba220 <e26360#> {e62} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebce9500 <e4998> {e63}
    1:2:2:1:2:1: CONST 0x5582ebce68b0 <e4910> {e63} @dt=0x5582ebcceda0@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x5582ebce9440 <e26373#> {e63} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: COND 0x5582ebce9380 <e26418#> {e63} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x5582ebf24990 <e26393#> {e63} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeba340 <e28230#> {e63} @dt=0x5582ebee5320@(G/sw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebeba460 <e28234#> {e63} @dt=0x5582ebee5320@(G/sw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x5582ebce84f0 <e4991> {e63} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x5582ebce8310 <e4962> {e63} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x5582ebce7d30 <e4948> {e63} @dt=0x5582ebce7df0@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x5582ebce7a20 <e4935> {e63} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x5582ebce7620 <e4936> {e63} @dt=0x5582ebbf9850@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x5582ebce8040 <e4949> {e63} @dt=0x5582ebc6fc80@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x5582ebce85b0 <e4963> {e63} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x5582ebce91a0 <e4992> {e63} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x5582ebce8e90 <e4982> {e63} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x5582ebce8a90 <e4983> {e63} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x5582ebeba580 <e26372#> {e63} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcec040 <e5089> {e64}
    1:2:2:1:2:1: CONST 0x5582ebce96f0 <e5004> {e64} @dt=0x5582ebcceda0@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x5582ebcebf80 <e26420#> {e64} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: COND 0x5582ebcebec0 <e26447#> {e64} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1:1: LT 0x5582ebce9eb0 <e5081> {e64} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebeba6a0 <e26421#> {e64} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebeba7c0 <e26422#> {e64} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x5582ebceb030 <e5082> {e64} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x5582ebceae50 <e5053> {e64} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x5582ebcea870 <e5039> {e64} @dt=0x5582ebce7df0@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x5582ebcea560 <e5025> {e64} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x5582ebcea160 <e5026> {e64} @dt=0x5582ebbf9850@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x5582ebceab80 <e5040> {e64} @dt=0x5582ebc6fc80@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x5582ebceb0f0 <e5054> {e64} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x5582ebcebce0 <e5083> {e64} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x5582ebceb9d0 <e5073> {e64} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x5582ebceb5d0 <e5074> {e64} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x5582ebeba8e0 <e26419#> {e64} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebced8f0 <e5139> {e65}
    1:2:2:1:2:1: CONST 0x5582ebcec230 <e5095> {e65} @dt=0x5582ebcceda0@(G/w6)  6'h3c
    1:2:2:1:2:2: ASSIGN 0x5582ebced830 <e26449#> {e65} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1: REPLICATE 0x5582ebced400 <e26464#> {e65} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x5582ebced300 <e26459#> {e65} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:1: REPLICATE 0x5582ebcecfc0 <e5119> {e65} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:1:1:1: CONST 0x5582ebceccb0 <e5110> {e65} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2: CONST 0x5582ebcec8b0 <e5111> {e65} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebebaa00 <e26454#> {e65} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x5582ebced4c0 <e5129> {e65} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2:1:2:2:2: VARREF 0x5582ebebab20 <e26448#> {e65} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebcef1a0 <e5189> {e66}
    1:2:2:1:2:1: CONST 0x5582ebcedae0 <e5145> {e66} @dt=0x5582ebcceda0@(G/w6)  6'h3d
    1:2:2:1:2:2: ASSIGN 0x5582ebcef0e0 <e26466#> {e66} @dt=0x5582ebcc5130@(nw64)
    1:2:2:1:2:2:1: REPLICATE 0x5582ebceecb0 <e26481#> {e66} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x5582ebceebb0 <e26476#> {e66} @dt=0x5582ebcce630@(G/w64)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebebac40 <e26467#> {e66} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: REPLICATE 0x5582ebcee9d0 <e5170> {e66} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:1:2:1: CONST 0x5582ebcee6c0 <e5161> {e66} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:2: CONST 0x5582ebcee2c0 <e5162> {e66} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:2: CONST 0x5582ebceed70 <e5179> {e66} @dt=0x5582ebc70570@(G/w32)  32'h1
    1:2:2:1:2:2:2: VARREF 0x5582ebebad60 <e26465#> {e66} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5582ebcefa40 <e5202> {e67}
    1:2:2:1:2:1: CONST 0x5582ebcef390 <e5195> {e67} @dt=0x5582ebcceda0@(G/w6)  6'h3e
    1:2:2:1:2:2: ASSIGN 0x5582ebcef980 <e26483#> {e67} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebebae80 <e26484#> {e67} @dt=0x5582ebcba330@(nw32)  input_1 [RV] <- VAR 0x5582ebcba830 <e25492#> {e5} @dt=0x5582ebcba330@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebebafa0 <e26482#> {e67} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcf02e0 <e5215> {e68}
    1:2:2:1:2:1: CONST 0x5582ebcefc30 <e5208> {e68} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x5582ebcf0220 <e26486#> {e68} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebebb0c0 <e26487#> {e68} @dt=0x5582ebcbb570@(nw32)  input_2 [RV] <- VAR 0x5582ebcbba70 <e25500#> {e6} @dt=0x5582ebcbb570@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebebb1e0 <e26485#> {e68} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebcf10d0 <e5241> {e69}
    1:2:2:1:2:2: ASSIGN 0x5582ebcf1010 <e26489#> {e69} @dt=0x5582ebcbc7f0@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x5582ebcf0e30 <e5238> {e69} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x5582ebcf0b20 <e5230> {e69} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x5582ebcf0720 <e5231> {e69} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x5582ebebb300 <e26488#> {e69} @dt=0x5582ebcbc7f0@(nw32)  ALU_output [LV] => VAR 0x5582ebcbccf0 <e25508#> {e8} @dt=0x5582ebcbc7f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebcf1e60 <e26499#> {e71} @dt=0x5582ebcbda30@(nw32)
    1:2:2:1:1: SEL 0x5582ebf25e20 <e26521#> {e71} @dt=0x5582ebc70570@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x5582ebebb420 <e26512#> {e71} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x5582ebf260b0 <e26539#> {e71} @dt=0x5582ebf25fd0@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x5582ebf25bd0 <e26514#> {e71} @dt=0x5582ebf1e5e0@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x5582ebebb540 <e26498#> {e71} @dt=0x5582ebcbda30@(nw32)  ALU_HI_output [LV] => VAR 0x5582ebcbdf30 <e25516#> {e9} @dt=0x5582ebcbda30@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebcf2b80 <e26545#> {e72} @dt=0x5582ebcbecd0@(nw32)
    1:2:2:1:1: SEL 0x5582ebf26630 <e26567#> {e72} @dt=0x5582ebc70570@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x5582ebebb660 <e26558#> {e72} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x5582ebcc55f0 <e25572#> {e19} @dt=0x5582ebcc5130@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x5582ebf268c0 <e26586#> {e72} @dt=0x5582ebf25fd0@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x5582ebf263e0 <e26560#> {e72} @dt=0x5582ebf1e5e0@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x5582ebebb780 <e26544#> {e72} @dt=0x5582ebcbecd0@(nw32)  ALU_LO_output [LV] => VAR 0x5582ebcbf1b0 <e25524#> {e10} @dt=0x5582ebcbecd0@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x5582ebcf48e0 <e14092> {f1}  Control_Unit  L3
    1:2: VAR 0x5582ebd04ad0 <e22663#> {f3} @dt=0x5582ebd02f00@(nw32)  instruction INPUT PORT
    1:2: VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2: VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2: VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2: VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2: VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2: VAR 0x5582ebd0f0f0 <e22722#> {f19} @dt=0x5582ebd0ebf0@(nw6)  op VAR
    1:2: VAR 0x5582ebd10210 <e22730#> {f20} @dt=0x5582ebd0fd10@(nw5)  rt VAR
    1:2: VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2: ALWAYS 0x5582ebd76d60 <e8304> {f23} [always_comb]
    1:2:2: BEGIN 0x5582ebd11570 <e5561> {f23} [UNNAMED]
    1:2:2:1: ASSIGN 0x5582ebd121e0 <e22745#> {f24} @dt=0x5582ebd0ebf0@(nw6)
    1:2:2:1:1: SEL 0x5582ebd6ba30 <e22766#> {f24} @dt=0x5582ebcceda0@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x5582ebea0930 <e22757#> {f24} @dt=0x5582ebd02f00@(nw32)  instruction [RV] <- VAR 0x5582ebd04ad0 <e22663#> {f3} @dt=0x5582ebd02f00@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x5582ebefb260 <e22785#> {f24} @dt=0x5582ebef3c50@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x5582ebefae50 <e22759#> {f24} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x5582ebea0a50 <e22744#> {f24} @dt=0x5582ebd0ebf0@(nw6)  op [LV] => VAR 0x5582ebd0f0f0 <e22722#> {f19} @dt=0x5582ebd0ebf0@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x5582ebd12e60 <e22791#> {f25} @dt=0x5582ebd0fd10@(nw5)
    1:2:2:1:1: SEL 0x5582ebe9ae60 <e22813#> {f25} @dt=0x5582ebc8ce60@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x5582ebea0b70 <e22804#> {f25} @dt=0x5582ebd02f00@(nw32)  instruction [RV] <- VAR 0x5582ebd04ad0 <e22663#> {f3} @dt=0x5582ebd02f00@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x5582ebefb9a0 <e22832#> {f25} @dt=0x5582ebef3c50@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x5582ebefb590 <e22806#> {f25} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x5582ebea0c90 <e22790#> {f25} @dt=0x5582ebd0fd10@(nw5)  rt [LV] => VAR 0x5582ebd10210 <e22730#> {f20} @dt=0x5582ebd0fd10@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x5582ebd13ae0 <e22838#> {f26} @dt=0x5582ebd10e30@(nw6)
    1:2:2:1:1: SEL 0x5582ebefbf20 <e22860#> {f26} @dt=0x5582ebcceda0@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x5582ebea0db0 <e22851#> {f26} @dt=0x5582ebd02f00@(nw32)  instruction [RV] <- VAR 0x5582ebd04ad0 <e22663#> {f3} @dt=0x5582ebd02f00@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x5582ebefc1b0 <e22879#> {f26} @dt=0x5582ebef3c50@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x5582ebefbcd0 <e22853#> {f26} @dt=0x5582ebefafc0@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x5582ebea0ed0 <e22837#> {f26} @dt=0x5582ebd10e30@(nw6)  funct [LV] => VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1: CASE 0x5582ebcfaad0 <e8302> {f27}
    1:2:2:1:1: VARREF 0x5582ebea0ff0 <e22884#> {f27} @dt=0x5582ebd0ebf0@(nw6)  op [RV] <- VAR 0x5582ebd0f0f0 <e22722#> {f19} @dt=0x5582ebd0ebf0@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x5582ebd21590 <e6014> {f28}
    1:2:2:1:2:1: CONST 0x5582ebd13eb0 <e5635> {f28} @dt=0x5582ebcceda0@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x5582ebd14200 <e5636> {f28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd14810 <e22886#> {f29} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefc5c0 <e22899#> {f29} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1110 <e22885#> {f29} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd14e70 <e22901#> {f30} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefc8f0 <e22914#> {f30} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1230 <e22900#> {f30} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd15490 <e22916#> {f31} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefcc20 <e22929#> {f31} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1350 <e22915#> {f31} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd15ab0 <e22931#> {f32} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefcf50 <e22944#> {f32} @dt=0x5582ebd09cf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1470 <e22930#> {f32} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd16110 <e22946#> {f33} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefd280 <e22959#> {f33} @dt=0x5582ebd0ab70@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1590 <e22945#> {f33} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd16730 <e22961#> {f34} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefd5b0 <e22974#> {f34} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea16b0 <e22960#> {f34} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd18bb0 <e22976#> {f35} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x5582ebd18ab0 <e5775> {f35} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x5582ebd183d0 <e5771> {f35} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x5582ebd17cf0 <e5756> {f35} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: LOGOR 0x5582ebd17610 <e5741> {f35} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: EQ 0x5582ebd16f30 <e5726> {f35} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1:1: VARREF 0x5582ebea17d0 <e22977#> {f35} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:1:2: CONST 0x5582ebd16c60 <e5712> {f35} @dt=0x5582ebcceda0@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:1:2: EQ 0x5582ebd17550 <e5727> {f35} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:2:1: VARREF 0x5582ebea18f0 <e22982#> {f35} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2:2: CONST 0x5582ebd17280 <e5723> {f35} @dt=0x5582ebcceda0@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x5582ebd17c30 <e5742> {f35} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x5582ebea1a10 <e22987#> {f35} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x5582ebd17960 <e5738> {f35} @dt=0x5582ebcceda0@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:1:2: EQ 0x5582ebd18310 <e5757> {f35} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x5582ebea1b30 <e22992#> {f35} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x5582ebd18040 <e5753> {f35} @dt=0x5582ebcceda0@(G/w6)  6'h1b
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd189f0 <e5772> {f35} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5582ebea1c50 <e22997#> {f35} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5582ebd18720 <e5768> {f35} @dt=0x5582ebcceda0@(G/w6)  6'h11
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea1d70 <e22975#> {f35} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd1b030 <e23003#> {f36} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x5582ebd1af30 <e5851> {f36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x5582ebd1a850 <e5847> {f36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x5582ebd1a170 <e5832> {f36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: LOGOR 0x5582ebd19a90 <e5817> {f36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: EQ 0x5582ebd193b0 <e5802> {f36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1:1: VARREF 0x5582ebea1e90 <e23004#> {f36} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:1:2: CONST 0x5582ebd190e0 <e5788> {f36} @dt=0x5582ebcceda0@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:1:2: EQ 0x5582ebd199d0 <e5803> {f36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:2:1: VARREF 0x5582ebea1fb0 <e23009#> {f36} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2:2: CONST 0x5582ebd19700 <e5799> {f36} @dt=0x5582ebcceda0@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x5582ebd1a0b0 <e5818> {f36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x5582ebea20d0 <e23014#> {f36} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x5582ebd19de0 <e5814> {f36} @dt=0x5582ebcceda0@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:1:2: EQ 0x5582ebd1a790 <e5833> {f36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x5582ebea21f0 <e23019#> {f36} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x5582ebd1a4c0 <e5829> {f36} @dt=0x5582ebcceda0@(G/w6)  6'h1b
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd1ae70 <e5848> {f36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5582ebea2310 <e23024#> {f36} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5582ebd1aba0 <e5844> {f36} @dt=0x5582ebcceda0@(G/w6)  6'h13
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea2430 <e23002#> {f36} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: CASE 0x5582ebd1b2d0 <e5940> {f37}
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea2550 <e23029#> {f37} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1c060 <e5874> {f38}
    1:2:2:1:2:2:1:2:1: CONST 0x5582ebd1b4d0 <e5862> {f38} @dt=0x5582ebcceda0@(G/w6)  6'h11
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1b820 <e5863> {f38} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1be30 <e23031#> {f39} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x5582ebd1bb60 <e5872> {f39} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea2670 <e23030#> {f39} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1cd50 <e5893> {f41}
    1:2:2:1:2:2:1:2:1: CONST 0x5582ebd1c120 <e5880> {f41} @dt=0x5582ebcceda0@(G/w6)  6'h13
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1c470 <e5881> {f41} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1cb20 <e23033#> {f42} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x5582ebd1c850 <e5890> {f42} @dt=0x5582ebcceda0@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea2790 <e23032#> {f42} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1da40 <e5912> {f44}
    1:2:2:1:2:2:1:2:1: CONST 0x5582ebd1ce10 <e5899> {f44} @dt=0x5582ebcceda0@(G/w6)  6'h10
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1d160 <e5900> {f44} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1d810 <e23035#> {f45} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x5582ebd1d540 <e5909> {f45} @dt=0x5582ebcceda0@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea28b0 <e23034#> {f45} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1e690 <e5931> {f47}
    1:2:2:1:2:2:1:2:1: CONST 0x5582ebd1db00 <e5918> {f47} @dt=0x5582ebcceda0@(G/w6)  6'h12
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1de50 <e5919> {f47} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1e550 <e23037#> {f48} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x5582ebd1e280 <e5928> {f48} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea29d0 <e23036#> {f48} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x5582ebd1edb0 <e5939> {f50}
    1:2:2:1:2:2:1:2:2: BEGIN 0x5582ebd1e810 <e5932> {f50} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x5582ebd1ec70 <e23039#> {f51} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: VARREF 0x5582ebea2af0 <e23040#> {f51} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x5582ebea2c10 <e23038#> {f51} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd1fda0 <e23046#> {f54} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x5582ebd1fca0 <e5969> {f54} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x5582ebd1f5c0 <e5965> {f54} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5582ebea2d30 <e23047#> {f54} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x5582ebd1f2f0 <e5951> {f54} @dt=0x5582ebcceda0@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd1fbe0 <e5966> {f54} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5582ebea2e50 <e23052#> {f54} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5582ebd1f910 <e5962> {f54} @dt=0x5582ebcceda0@(G/w6)  6'h9
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea2f70 <e23045#> {f54} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd203c0 <e23058#> {f55} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefe440 <e23071#> {f55} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3090 <e23057#> {f55} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd21360 <e23073#> {f56} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x5582ebd21260 <e6011> {f56} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x5582ebd20b80 <e6007> {f56} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5582ebea31b0 <e23074#> {f56} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x5582ebd208b0 <e5993> {f56} @dt=0x5582ebcceda0@(G/w6)  6'h10
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd211a0 <e6008> {f56} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5582ebea32d0 <e23079#> {f56} @dt=0x5582ebd10e30@(nw6)  funct [RV] <- VAR 0x5582ebd11330 <e22738#> {f21} @dt=0x5582ebd10e30@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5582ebd20ed0 <e6004> {f56} @dt=0x5582ebcceda0@(G/w6)  6'h12
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea33f0 <e23072#> {f56} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd267b0 <e6169> {f59}
    1:2:2:1:2:1: CONST 0x5582ebd21650 <e6020> {f59} @dt=0x5582ebcceda0@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x5582ebd219a0 <e6021> {f59} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd229d0 <e23085#> {f60} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x5582ebd228d0 <e6050> {f60} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x5582ebd221f0 <e6046> {f60} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5582ebea3510 <e23086#> {f60} @dt=0x5582ebd0fd10@(nw5)  rt [RV] <- VAR 0x5582ebd10210 <e22730#> {f20} @dt=0x5582ebd0fd10@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x5582ebd21f20 <e6032> {f60} @dt=0x5582ebc8ce60@(G/w5)  5'h11
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd22810 <e6047> {f60} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5582ebea3630 <e23091#> {f60} @dt=0x5582ebd0fd10@(nw5)  rt [RV] <- VAR 0x5582ebd10210 <e22730#> {f20} @dt=0x5582ebd0fd10@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5582ebd22540 <e6043> {f60} @dt=0x5582ebc8ce60@(G/w5)  5'h10
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3750 <e23084#> {f60} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd23030 <e23097#> {f61} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefeaf0 <e23110#> {f61} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3870 <e23096#> {f61} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd23650 <e23112#> {f62} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefee20 <e23125#> {f62} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3990 <e23111#> {f62} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd23c70 <e23127#> {f63} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd239a0 <e6082> {f63} @dt=0x5582ebc94f90@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3ab0 <e23126#> {f63} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd24230 <e23129#> {f64} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd23fe0 <e6093> {f64} @dt=0x5582ebc94f90@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3bd0 <e23128#> {f64} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd246d0 <e23131#> {f65} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeff150 <e23144#> {f65} @dt=0x5582ebd0b330@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3cf0 <e23130#> {f65} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd24b70 <e23146#> {f66} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeff480 <e23159#> {f66} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea3e10 <e23145#> {f66} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd24eb0 <e23161#> {f67} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea3f30 <e23162#> {f67} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4050 <e23160#> {f67} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd25450 <e23164#> {f68} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd251c0 <e6132> {f68} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4170 <e23163#> {f68} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd25a40 <e23166#> {f69} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeff7b0 <e23179#> {f69} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4290 <e23165#> {f69} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd25fe0 <e23181#> {f70} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeffae0 <e23194#> {f70} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea43b0 <e23180#> {f70} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd26580 <e23196#> {f71} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebeffe10 <e23209#> {f71} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea44d0 <e23195#> {f71} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd2b1f0 <e6304> {f75}
    1:2:2:1:2:1: CONST 0x5582ebd26870 <e6175> {f75} @dt=0x5582ebcceda0@(G/w6)  6'h2
    1:2:2:1:2:2: BEGIN 0x5582ebd26b80 <e6176> {f75} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd271b0 <e23211#> {f76} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf00140 <e23224#> {f76} @dt=0x5582ebd05d90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea45f0 <e23210#> {f76} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd27750 <e23226#> {f77} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf00470 <e23239#> {f77} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4710 <e23225#> {f77} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd27cf0 <e23241#> {f78} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf007a0 <e23254#> {f78} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4830 <e23240#> {f78} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd28290 <e23256#> {f79} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd28000 <e6217> {f79} @dt=0x5582ebc94f90@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4950 <e23255#> {f79} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd28830 <e23258#> {f80} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd285a0 <e6228> {f80} @dt=0x5582ebc94f90@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4a70 <e23257#> {f80} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd28dd0 <e23260#> {f81} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf00ad0 <e23273#> {f81} @dt=0x5582ebd0b330@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4b90 <e23259#> {f81} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd29370 <e23275#> {f82} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf00e00 <e23288#> {f82} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4cb0 <e23274#> {f82} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd296f0 <e23290#> {f83} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea4dd0 <e23291#> {f83} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea4ef0 <e23289#> {f83} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd29d10 <e23293#> {f84} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd29a40 <e6267> {f84} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5010 <e23292#> {f84} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2a380 <e23295#> {f85} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01130 <e23308#> {f85} @dt=0x5582ebd0c8f0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5130 <e23294#> {f85} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2a9a0 <e23310#> {f86} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01460 <e23323#> {f86} @dt=0x5582ebd0ce10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5250 <e23309#> {f86} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2afc0 <e23325#> {f87} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01790 <e23338#> {f87} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5370 <e23324#> {f87} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd30280 <e6439> {f89}
    1:2:2:1:2:1: CONST 0x5582ebd2b2b0 <e6310> {f89} @dt=0x5582ebcceda0@(G/w6)  6'h3
    1:2:2:1:2:2: BEGIN 0x5582ebd2b600 <e6311> {f89} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2bcb0 <e23340#> {f90} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01ac0 <e23353#> {f90} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5490 <e23339#> {f90} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2c310 <e23355#> {f91} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf01df0 <e23368#> {f91} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea55b0 <e23354#> {f91} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2c930 <e23370#> {f92} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02120 <e23383#> {f92} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea56d0 <e23369#> {f92} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2cf50 <e23385#> {f93} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd2cc80 <e6352> {f93} @dt=0x5582ebc94f90@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea57f0 <e23384#> {f93} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2d5b0 <e23387#> {f94} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd2d2e0 <e6363> {f94} @dt=0x5582ebc94f90@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5910 <e23386#> {f94} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2dbd0 <e23389#> {f95} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02450 <e23402#> {f95} @dt=0x5582ebd0b330@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5a30 <e23388#> {f95} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2e230 <e23404#> {f96} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02780 <e23417#> {f96} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5b50 <e23403#> {f96} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2e680 <e23419#> {f97} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea5c70 <e23420#> {f97} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5d90 <e23418#> {f97} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2ecb0 <e23422#> {f98} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd2e9e0 <e6402> {f98} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5eb0 <e23421#> {f98} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2f3b0 <e23424#> {f99} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02ab0 <e23437#> {f99} @dt=0x5582ebd0c8f0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea5fd0 <e23423#> {f99} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd2fa00 <e23439#> {f100} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf02de0 <e23452#> {f100} @dt=0x5582ebd0ce10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea60f0 <e23438#> {f100} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd30050 <e23454#> {f101} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03110 <e23467#> {f101} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6210 <e23453#> {f101} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd35490 <e6574> {f103}
    1:2:2:1:2:1: CONST 0x5582ebd30340 <e6445> {f103} @dt=0x5582ebcceda0@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x5582ebd30690 <e6446> {f103} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd30d70 <e23469#> {f104} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03440 <e23482#> {f104} @dt=0x5582ebd05d90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6330 <e23468#> {f104} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd31400 <e23484#> {f105} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03770 <e23497#> {f105} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6450 <e23483#> {f105} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd31a50 <e23499#> {f106} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03aa0 <e23512#> {f106} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6570 <e23498#> {f106} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd320a0 <e23514#> {f107} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf03dd0 <e23527#> {f107} @dt=0x5582ebd09cf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6690 <e23513#> {f107} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd32730 <e23529#> {f108} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04100 <e23542#> {f108} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea67b0 <e23528#> {f108} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd32d80 <e23544#> {f109} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04430 <e23557#> {f109} @dt=0x5582ebd0b330@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea68d0 <e23543#> {f109} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd33410 <e23559#> {f110} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04760 <e23572#> {f110} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea69f0 <e23558#> {f110} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd33890 <e23574#> {f111} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea6b10 <e23575#> {f111} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6c30 <e23573#> {f111} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd33ec0 <e23577#> {f112} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd33bf0 <e6537> {f112} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6d50 <e23576#> {f112} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd345c0 <e23579#> {f113} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04a90 <e23592#> {f113} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6e70 <e23578#> {f113} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd34c10 <e23594#> {f114} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf04dc0 <e23607#> {f114} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea6f90 <e23593#> {f114} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd35260 <e23609#> {f115} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf050f0 <e23622#> {f115} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea70b0 <e23608#> {f115} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd3a6a0 <e6709> {f118}
    1:2:2:1:2:1: CONST 0x5582ebd35550 <e6580> {f118} @dt=0x5582ebcceda0@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x5582ebd358a0 <e6581> {f118} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd35f80 <e23624#> {f119} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf05420 <e23637#> {f119} @dt=0x5582ebd05d90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea71d0 <e23623#> {f119} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd36610 <e23639#> {f120} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf05750 <e23652#> {f120} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea72f0 <e23638#> {f120} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd36c60 <e23654#> {f121} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf05a80 <e23667#> {f121} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7410 <e23653#> {f121} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd372b0 <e23669#> {f122} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf05db0 <e23682#> {f122} @dt=0x5582ebd09cf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7530 <e23668#> {f122} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd37940 <e23684#> {f123} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf060e0 <e23697#> {f123} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7650 <e23683#> {f123} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd37f90 <e23699#> {f124} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf06410 <e23712#> {f124} @dt=0x5582ebd0b330@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7770 <e23698#> {f124} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd38620 <e23714#> {f125} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf06740 <e23727#> {f125} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7890 <e23713#> {f125} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd38aa0 <e23729#> {f126} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea79b0 <e23730#> {f126} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7ad0 <e23728#> {f126} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd390d0 <e23732#> {f127} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd38e00 <e6672> {f127} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7bf0 <e23731#> {f127} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd397d0 <e23734#> {f128} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf06a70 <e23747#> {f128} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7d10 <e23733#> {f128} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd39e20 <e23749#> {f129} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf06da0 <e23762#> {f129} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7e30 <e23748#> {f129} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3a470 <e23764#> {f130} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf070d0 <e23777#> {f130} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea7f50 <e23763#> {f130} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd3f8b0 <e6844> {f134}
    1:2:2:1:2:1: CONST 0x5582ebd3a760 <e6715> {f134} @dt=0x5582ebcceda0@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x5582ebd3aab0 <e6716> {f134} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3b190 <e23779#> {f135} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf07400 <e23792#> {f135} @dt=0x5582ebd05d90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8070 <e23778#> {f135} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3b820 <e23794#> {f136} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf07730 <e23807#> {f136} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8190 <e23793#> {f136} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3be70 <e23809#> {f137} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf07a60 <e23822#> {f137} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea82b0 <e23808#> {f137} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3c4c0 <e23824#> {f138} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf07d90 <e23837#> {f138} @dt=0x5582ebd09cf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea83d0 <e23823#> {f138} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3cb50 <e23839#> {f139} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf080c0 <e23852#> {f139} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea84f0 <e23838#> {f139} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3d1a0 <e23854#> {f140} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf083f0 <e23867#> {f140} @dt=0x5582ebd0b330@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8610 <e23853#> {f140} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3d830 <e23869#> {f141} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf08720 <e23882#> {f141} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8730 <e23868#> {f141} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3dcb0 <e23884#> {f142} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea8850 <e23885#> {f142} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8970 <e23883#> {f142} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3e2e0 <e23887#> {f143} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd3e010 <e6807> {f143} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8a90 <e23886#> {f143} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3e9e0 <e23889#> {f144} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf08a50 <e23902#> {f144} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8bb0 <e23888#> {f144} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3f030 <e23904#> {f145} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf08d80 <e23917#> {f145} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8cd0 <e23903#> {f145} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd3f680 <e23919#> {f146} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf090b0 <e23932#> {f146} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8df0 <e23918#> {f146} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd44ac0 <e6979> {f148}
    1:2:2:1:2:1: CONST 0x5582ebd3f970 <e6850> {f148} @dt=0x5582ebcceda0@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x5582ebd3fcc0 <e6851> {f148} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd403a0 <e23934#> {f149} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf093e0 <e23947#> {f149} @dt=0x5582ebd05d90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea8f10 <e23933#> {f149} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd40a30 <e23949#> {f150} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf09710 <e23962#> {f150} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9030 <e23948#> {f150} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd41080 <e23964#> {f151} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf09a40 <e23977#> {f151} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9150 <e23963#> {f151} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd416d0 <e23979#> {f152} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf09d70 <e23992#> {f152} @dt=0x5582ebd09cf0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9270 <e23978#> {f152} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd41d60 <e23994#> {f153} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0a0a0 <e24007#> {f153} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9390 <e23993#> {f153} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd423b0 <e24009#> {f154} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0a3d0 <e24022#> {f154} @dt=0x5582ebd0b330@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea94b0 <e24008#> {f154} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd42a40 <e24024#> {f155} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0a700 <e24037#> {f155} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea95d0 <e24023#> {f155} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd42ec0 <e24039#> {f156} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebea96f0 <e24040#> {f156} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9810 <e24038#> {f156} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd434f0 <e24042#> {f157} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd43220 <e6942> {f157} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9930 <e24041#> {f157} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd43bf0 <e24044#> {f158} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0aa30 <e24057#> {f158} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9a50 <e24043#> {f158} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd44240 <e24059#> {f159} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0ad60 <e24072#> {f159} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9b70 <e24058#> {f159} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd44890 <e24074#> {f160} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0b090 <e24087#> {f160} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9c90 <e24073#> {f160} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd49cd0 <e7114> {f163}
    1:2:2:1:2:1: CONST 0x5582ebd44b80 <e6985> {f163} @dt=0x5582ebcceda0@(G/w6)  6'h8
    1:2:2:1:2:2: BEGIN 0x5582ebd44ed0 <e6986> {f163} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd455b0 <e24089#> {f164} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0b3c0 <e24102#> {f164} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9db0 <e24088#> {f164} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd45c40 <e24104#> {f165} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0b6f0 <e24117#> {f165} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9ed0 <e24103#> {f165} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd46290 <e24119#> {f166} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0ba20 <e24132#> {f166} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea9ff0 <e24118#> {f166} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd468e0 <e24134#> {f167} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0bd50 <e24147#> {f167} @dt=0x5582ebd09cf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa110 <e24133#> {f167} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd46f70 <e24149#> {f168} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0c080 <e24162#> {f168} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa230 <e24148#> {f168} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd475c0 <e24164#> {f169} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0c3b0 <e24177#> {f169} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa350 <e24163#> {f169} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd47c50 <e24179#> {f170} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0c6e0 <e24192#> {f170} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa470 <e24178#> {f170} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd480d0 <e24194#> {f171} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeaa590 <e24195#> {f171} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa6b0 <e24193#> {f171} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd48700 <e24197#> {f172} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd48430 <e7077> {f172} @dt=0x5582ebcceda0@(G/w6)  6'h20
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa7d0 <e24196#> {f172} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd48e00 <e24199#> {f173} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0ca10 <e24212#> {f173} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaa8f0 <e24198#> {f173} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd49450 <e24214#> {f174} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0cd40 <e24227#> {f174} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaaa10 <e24213#> {f174} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd49aa0 <e24229#> {f175} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0d070 <e24242#> {f175} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaab30 <e24228#> {f175} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd4eee0 <e7249> {f178}
    1:2:2:1:2:1: CONST 0x5582ebd49d90 <e7120> {f178} @dt=0x5582ebcceda0@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x5582ebd4a0e0 <e7121> {f178} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4a7c0 <e24244#> {f179} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0d3a0 <e24257#> {f179} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaac50 <e24243#> {f179} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4ae50 <e24259#> {f180} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0d6d0 <e24272#> {f180} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaad70 <e24258#> {f180} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4b4a0 <e24274#> {f181} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0da00 <e24287#> {f181} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaae90 <e24273#> {f181} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4baf0 <e24289#> {f182} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0dd30 <e24302#> {f182} @dt=0x5582ebd09cf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaafb0 <e24288#> {f182} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4c180 <e24304#> {f183} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0e060 <e24317#> {f183} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab0d0 <e24303#> {f183} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4c7d0 <e24319#> {f184} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0e390 <e24332#> {f184} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab1f0 <e24318#> {f184} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4ce60 <e24334#> {f185} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0e6c0 <e24347#> {f185} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab310 <e24333#> {f185} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4d2e0 <e24349#> {f186} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeab430 <e24350#> {f186} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab550 <e24348#> {f186} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4d910 <e24352#> {f187} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd4d640 <e7212> {f187} @dt=0x5582ebcceda0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab670 <e24351#> {f187} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4e010 <e24354#> {f188} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0e9f0 <e24367#> {f188} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab790 <e24353#> {f188} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4e660 <e24369#> {f189} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0ed20 <e24382#> {f189} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab8b0 <e24368#> {f189} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4ecb0 <e24384#> {f190} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0f050 <e24397#> {f190} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeab9d0 <e24383#> {f190} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd541a0 <e7384> {f193}
    1:2:2:1:2:1: CONST 0x5582ebd4efa0 <e7255> {f193} @dt=0x5582ebcceda0@(G/w6)  6'ha
    1:2:2:1:2:2: BEGIN 0x5582ebd4f2f0 <e7256> {f193} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd4f9d0 <e24399#> {f194} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0f380 <e24412#> {f194} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabaf0 <e24398#> {f194} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd50060 <e24414#> {f195} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf0fec0 <e24427#> {f195} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabc10 <e24413#> {f195} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd506b0 <e24429#> {f196} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf101f0 <e24442#> {f196} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabd30 <e24428#> {f196} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd50d00 <e24444#> {f197} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf10520 <e24457#> {f197} @dt=0x5582ebd09cf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabe50 <e24443#> {f197} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd51390 <e24459#> {f198} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf10850 <e24472#> {f198} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeabf70 <e24458#> {f198} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd519e0 <e24474#> {f199} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf10b80 <e24487#> {f199} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac090 <e24473#> {f199} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd52070 <e24489#> {f200} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf10eb0 <e24502#> {f200} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac1b0 <e24488#> {f200} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd524f0 <e24504#> {f201} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeac2d0 <e24505#> {f201} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac3f0 <e24503#> {f201} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd52b20 <e24507#> {f202} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd52850 <e7347> {f202} @dt=0x5582ebcceda0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac510 <e24506#> {f202} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd53220 <e24509#> {f203} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf111e0 <e24522#> {f203} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeac630 <e24508#> {f203} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd53870 <e24524#> {f204} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf11510 <e24537#> {f204} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe99f20 <e24523#> {f204} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd53ec0 <e24539#> {f205} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf11840 <e24552#> {f205} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a040 <e24538#> {f205} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd59380 <e7519> {f222}
    1:2:2:1:2:1: CONST 0x5582ebd54260 <e7390> {f222} @dt=0x5582ebcceda0@(G/w6)  6'hc
    1:2:2:1:2:2: BEGIN 0x5582ebd545b0 <e7391> {f222} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd54c60 <e24554#> {f223} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf11b70 <e24567#> {f223} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a160 <e24553#> {f223} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd552f0 <e24569#> {f224} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf11ea0 <e24582#> {f224} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a280 <e24568#> {f224} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd55940 <e24584#> {f225} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf121d0 <e24597#> {f225} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a3c0 <e24583#> {f225} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd55f90 <e24599#> {f226} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf12500 <e24612#> {f226} @dt=0x5582ebd09cf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a4e0 <e24598#> {f226} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd56620 <e24614#> {f227} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf12830 <e24627#> {f227} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a600 <e24613#> {f227} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd56c70 <e24629#> {f228} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf12b60 <e24642#> {f228} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a740 <e24628#> {f228} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd57300 <e24644#> {f229} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf12e90 <e24657#> {f229} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9a860 <e24643#> {f229} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd57780 <e24659#> {f230} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebe9a9a0 <e24660#> {f230} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9aae0 <e24658#> {f230} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd57db0 <e24662#> {f231} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd57ae0 <e7482> {f231} @dt=0x5582ebcceda0@(G/w6)  6'h24
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9ac20 <e24661#> {f231} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd584b0 <e24664#> {f232} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf131c0 <e24677#> {f232} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9ad40 <e24663#> {f232} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd58b00 <e24679#> {f233} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf134f0 <e24692#> {f233} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeae760 <e24678#> {f233} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd59150 <e24694#> {f234} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf13820 <e24707#> {f234} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeae880 <e24693#> {f234} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd5e590 <e7654> {f236}
    1:2:2:1:2:1: CONST 0x5582ebd59440 <e7525> {f236} @dt=0x5582ebcceda0@(G/w6)  6'hd
    1:2:2:1:2:2: BEGIN 0x5582ebd59790 <e7526> {f236} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd59e70 <e24709#> {f237} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf13b50 <e24722#> {f237} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeae9a0 <e24708#> {f237} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5a500 <e24724#> {f238} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf13e80 <e24737#> {f238} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaeac0 <e24723#> {f238} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5ab50 <e24739#> {f239} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf141b0 <e24752#> {f239} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaebe0 <e24738#> {f239} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5b1a0 <e24754#> {f240} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf144e0 <e24767#> {f240} @dt=0x5582ebd09cf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaed00 <e24753#> {f240} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5b830 <e24769#> {f241} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf14810 <e24782#> {f241} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaee20 <e24768#> {f241} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5be80 <e24784#> {f242} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf14b40 <e24797#> {f242} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaef40 <e24783#> {f242} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5c510 <e24799#> {f243} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf14e70 <e24812#> {f243} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf060 <e24798#> {f243} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5c990 <e24814#> {f244} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeaf180 <e24815#> {f244} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf2a0 <e24813#> {f244} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5cfc0 <e24817#> {f245} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd5ccf0 <e7617> {f245} @dt=0x5582ebcceda0@(G/w6)  6'h25
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf3c0 <e24816#> {f245} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5d6c0 <e24819#> {f246} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf151a0 <e24832#> {f246} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf4e0 <e24818#> {f246} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5dd10 <e24834#> {f247} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf154d0 <e24847#> {f247} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf600 <e24833#> {f247} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5e360 <e24849#> {f248} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf15800 <e24862#> {f248} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf720 <e24848#> {f248} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd637a0 <e7789> {f250}
    1:2:2:1:2:1: CONST 0x5582ebd5e650 <e7660> {f250} @dt=0x5582ebcceda0@(G/w6)  6'he
    1:2:2:1:2:2: BEGIN 0x5582ebd5e9a0 <e7661> {f250} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5f080 <e24864#> {f251} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf15b30 <e24877#> {f251} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf840 <e24863#> {f251} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5f710 <e24879#> {f252} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf15e60 <e24892#> {f252} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaf960 <e24878#> {f252} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd5fd60 <e24894#> {f253} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf16190 <e24907#> {f253} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeafa80 <e24893#> {f253} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd603b0 <e24909#> {f254} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf164c0 <e24922#> {f254} @dt=0x5582ebd09cf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeafba0 <e24908#> {f254} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd60a40 <e24924#> {f255} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf167f0 <e24937#> {f255} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeafcc0 <e24923#> {f255} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd61090 <e24939#> {f256} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf16b20 <e24952#> {f256} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeafde0 <e24938#> {f256} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd61720 <e24954#> {f257} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf16e50 <e24967#> {f257} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeaff00 <e24953#> {f257} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd61ba0 <e24969#> {f258} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb0020 <e24970#> {f258} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0140 <e24968#> {f258} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd621d0 <e24972#> {f259} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd61f00 <e7752> {f259} @dt=0x5582ebcceda0@(G/w6)  6'h26
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0260 <e24971#> {f259} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd628d0 <e24974#> {f260} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf17180 <e24987#> {f260} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0380 <e24973#> {f260} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd62f20 <e24989#> {f261} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf174b0 <e25002#> {f261} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb04a0 <e24988#> {f261} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd63570 <e25004#> {f262} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf177e0 <e25017#> {f262} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb05c0 <e25003#> {f262} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd68a60 <e7924> {f264}
    1:2:2:1:2:1: CONST 0x5582ebd63860 <e7795> {f264} @dt=0x5582ebcceda0@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x5582ebd63bb0 <e7796> {f264} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd64290 <e25019#> {f265} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf17b10 <e25032#> {f265} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb06e0 <e25018#> {f265} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd64920 <e25034#> {f266} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf17e40 <e25047#> {f266} @dt=0x5582ebd08df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0800 <e25033#> {f266} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd64f70 <e25049#> {f267} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf18170 <e25062#> {f267} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0920 <e25048#> {f267} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd655c0 <e25064#> {f268} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf184a0 <e25077#> {f268} @dt=0x5582ebd09cf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0a40 <e25063#> {f268} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd65c50 <e25079#> {f269} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf187d0 <e25092#> {f269} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0b60 <e25078#> {f269} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd662a0 <e25094#> {f270} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf18b00 <e25107#> {f270} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0c80 <e25093#> {f270} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd66930 <e25109#> {f271} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf18e30 <e25122#> {f271} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0da0 <e25108#> {f271} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd66db0 <e25124#> {f272} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb0ec0 <e25125#> {f272} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb0fe0 <e25123#> {f272} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd673e0 <e25127#> {f273} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd67110 <e7887> {f273} @dt=0x5582ebcceda0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1100 <e25126#> {f273} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd67ae0 <e25129#> {f274} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf19160 <e25142#> {f274} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1220 <e25128#> {f274} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd68130 <e25144#> {f275} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf19490 <e25157#> {f275} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1340 <e25143#> {f275} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd68780 <e25159#> {f276} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf197c0 <e25172#> {f276} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1460 <e25158#> {f276} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd6d150 <e8037> {f283}
    1:2:2:1:2:1: CONST 0x5582ebd68b20 <e7930> {f283} @dt=0x5582ebcceda0@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x5582ebd68e70 <e7931> {f283} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd69730 <e25174#> {f284} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf19af0 <e25187#> {f284} @dt=0x5582ebd05d90@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1580 <e25173#> {f284} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd69dc0 <e25189#> {f285} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf19e20 <e25202#> {f285} @dt=0x5582ebd08df0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb16a0 <e25188#> {f285} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6a410 <e25204#> {f286} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1a150 <e25217#> {f286} @dt=0x5582ebd09210@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb17c0 <e25203#> {f286} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6aa60 <e25219#> {f287} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1a480 <e25232#> {f287} @dt=0x5582ebd09cf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb18e0 <e25218#> {f287} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6b0f0 <e25234#> {f288} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1a7b0 <e25247#> {f288} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1a00 <e25233#> {f288} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6b740 <e25249#> {f289} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1aae0 <e25262#> {f289} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1b20 <e25248#> {f289} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6bdd0 <e25264#> {f290} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1ae10 <e25277#> {f290} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1c40 <e25263#> {f290} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6c250 <e25279#> {f291} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb1d60 <e25280#> {f291} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1e80 <e25278#> {f291} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6c880 <e25282#> {f292} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd6c5b0 <e8022> {f292} @dt=0x5582ebcceda0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb1fa0 <e25281#> {f292} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6cf80 <e25284#> {f293} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1b140 <e25297#> {f293} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb20c0 <e25283#> {f293} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd71f40 <e8172> {f301}
    1:2:2:1:2:1: CONST 0x5582ebd6d210 <e8043> {f301} @dt=0x5582ebcceda0@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x5582ebd6d4e0 <e8044> {f301} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6db70 <e25299#> {f302} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1b470 <e25312#> {f302} @dt=0x5582ebd05d90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb21e0 <e25298#> {f302} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6e1d0 <e25314#> {f303} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1b7a0 <e25327#> {f303} @dt=0x5582ebd08df0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2300 <e25313#> {f303} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6e7f0 <e25329#> {f304} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1bad0 <e25342#> {f304} @dt=0x5582ebd09210@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2420 <e25328#> {f304} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6ee10 <e25344#> {f305} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1be00 <e25357#> {f305} @dt=0x5582ebd09cf0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2540 <e25343#> {f305} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6f470 <e25359#> {f306} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1c130 <e25372#> {f306} @dt=0x5582ebd0ab70@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2660 <e25358#> {f306} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd6fa90 <e25374#> {f307} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1c460 <e25387#> {f307} @dt=0x5582ebd0b330@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2780 <e25373#> {f307} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd700f0 <e25389#> {f308} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1c790 <e25402#> {f308} @dt=0x5582ebd0d930@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb28a0 <e25388#> {f308} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd70510 <e25404#> {f309} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb29c0 <e25405#> {f309} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2ae0 <e25403#> {f309} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd70b10 <e25407#> {f310} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd70840 <e8135> {f310} @dt=0x5582ebcceda0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2c00 <e25406#> {f310} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd71180 <e25409#> {f311} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1cac0 <e25422#> {f311} @dt=0x5582ebd0c8f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2d20 <e25408#> {f311} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd717a0 <e25424#> {f312} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1cdf0 <e25437#> {f312} @dt=0x5582ebd0ce10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2e40 <e25423#> {f312} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd71dc0 <e25439#> {f313} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebf1d120 <e25452#> {f313} @dt=0x5582ebd0de90@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb2f60 <e25438#> {f313} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd76c20 <e8301> {f318}
    1:2:2:1:2:2: BEGIN 0x5582ebd720c0 <e8173> {f318} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd72770 <e25454#> {f319} @dt=0x5582ebd05d90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd724a0 <e8182> {f319} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3080 <e25453#> {f319} @dt=0x5582ebd05d90@(nw1)  register_write [LV] => VAR 0x5582ebd066f0 <e22671#> {f5} @dt=0x5582ebd05d90@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd72dd0 <e25456#> {f320} @dt=0x5582ebd08df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd72b00 <e8192> {f320} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb31a0 <e25455#> {f320} @dt=0x5582ebd08df0@(nw1)  memory_to_register [LV] => VAR 0x5582ebd08ed0 <e22674#> {f6} @dt=0x5582ebd08df0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd733f0 <e25458#> {f321} @dt=0x5582ebd09210@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd73120 <e8203> {f321} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb32c0 <e25457#> {f321} @dt=0x5582ebd09210@(nw1)  memory_write [LV] => VAR 0x5582ebd092f0 <e22677#> {f7} @dt=0x5582ebd09210@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd73a10 <e25460#> {f322} @dt=0x5582ebd09cf0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd73740 <e8214> {f322} @dt=0x5582ebc94f90@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb33e0 <e25459#> {f322} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B [LV] => VAR 0x5582ebd0a170 <e22680#> {f8} @dt=0x5582ebd09cf0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd74070 <e25462#> {f323} @dt=0x5582ebd0ab70@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd73da0 <e8225> {f323} @dt=0x5582ebc94f90@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3500 <e25461#> {f323} @dt=0x5582ebd0ab70@(nw2)  register_destination [LV] => VAR 0x5582ebd0aff0 <e22688#> {f9} @dt=0x5582ebd0ab70@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd74690 <e25464#> {f324} @dt=0x5582ebd0b330@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd743c0 <e8236> {f324} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3620 <e25463#> {f324} @dt=0x5582ebd0b330@(nw1)  branch [LV] => VAR 0x5582ebd0b410 <e22696#> {f10} @dt=0x5582ebd0b330@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd74cf0 <e25466#> {f325} @dt=0x5582ebd0d930@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd74a20 <e8247> {f325} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3740 <e25465#> {f325} @dt=0x5582ebd0d930@(nw1)  HI_register_write [LV] => VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd75110 <e25468#> {f326} @dt=0x5582ebd0d390@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x5582ebeb3860 <e25469#> {f326} @dt=0x5582ebd0d930@(nw1)  HI_register_write [RV] <- VAR 0x5582ebd0da10 <e22716#> {f15} @dt=0x5582ebd0d930@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3980 <e25467#> {f326} @dt=0x5582ebd0d390@(nw1)  LO_register_write [LV] => VAR 0x5582ebd0d470 <e22713#> {f14} @dt=0x5582ebd0d390@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd75740 <e25471#> {f327} @dt=0x5582ebd0bfb0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd75470 <e8264> {f327} @dt=0x5582ebcceda0@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3aa0 <e25470#> {f327} @dt=0x5582ebd0bfb0@(nw6)  ALU_function [LV] => VAR 0x5582ebd0c4b0 <e22699#> {f11} @dt=0x5582ebd0bfb0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd75e40 <e25473#> {f328} @dt=0x5582ebd0c8f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd75b70 <e8275> {f328} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3bc0 <e25472#> {f328} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5582ebd0c9d0 <e22707#> {f12} @dt=0x5582ebd0c8f0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd76490 <e25475#> {f329} @dt=0x5582ebd0ce10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd761c0 <e8286> {f329} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3ce0 <e25474#> {f329} @dt=0x5582ebd0ce10@(nw1)  j_instruction [LV] => VAR 0x5582ebd0cef0 <e22710#> {f13} @dt=0x5582ebd0ce10@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd76ae0 <e25477#> {f330} @dt=0x5582ebd0de90@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebd76810 <e8297> {f330} @dt=0x5582ebc6fc80@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5582ebeb3e00 <e25476#> {f330} @dt=0x5582ebd0de90@(nw1)  using_HI_LO [LV] => VAR 0x5582ebd0df70 <e22719#> {f16} @dt=0x5582ebd0de90@(nw1)  using_HI_LO OUTPUT PORT
    1: MODULE 0x5582ebd79970 <e14093> {g1}  Comparator  L3
    1:2: VAR 0x5582ebd7aac0 <e22424#> {g3} @dt=0x5582ebd7a640@(nw6)  op INPUT PORT
    1:2: VAR 0x5582ebd7bce0 <e22432#> {g4} @dt=0x5582ebd7b800@(nw5)  rt INPUT PORT
    1:2: VAR 0x5582ebd7cf20 <e22440#> {g5} @dt=0x5582ebd7ca40@(nw32)  a INPUT PORT
    1:2: VAR 0x5582ebd7e160 <e22448#> {g6} @dt=0x5582ebd7dc80@(nw32)  b INPUT PORT
    1:2: VAR 0x5582ebd7e6a0 <e22456#> {g7} @dt=0x5582ebd7e5c0@(nw1)  c OUTPUT PORT
    1:2: ALWAYS 0x5582ebd87880 <e8653> {g9} [always_comb]
    1:2:2: BEGIN 0x5582ebd7e920 <e8433> {g9} [UNNAMED]
    1:2:2:1: CASE 0x5582ebd7eca0 <e8435> {g10}
    1:2:2:1:1: VARREF 0x5582ebe9f2b0 <e22457#> {g10} @dt=0x5582ebd7a640@(nw6)  op [RV] <- VAR 0x5582ebd7aac0 <e22424#> {g3} @dt=0x5582ebd7a640@(nw6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd82d00 <e8542> {g11}
    1:2:2:1:2:1: CONST 0x5582ebd7ee80 <e8442> {g11} @dt=0x5582ebcceda0@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x5582ebd7f1f0 <e8443> {g11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x5582ebd82b20 <e8540> {g12}
    1:2:2:1:2:2:1:1: LOGOR 0x5582ebd80050 <e8541> {g12} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x5582ebd7f970 <e8467> {g12} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5582ebe9f3d0 <e22542#> {g12} @dt=0x5582ebd7b800@(nw5)  rt [RV] <- VAR 0x5582ebd7bce0 <e22432#> {g4} @dt=0x5582ebd7b800@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x5582ebd7f680 <e8453> {g12} @dt=0x5582ebc8ce60@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:2: EQ 0x5582ebd7ff90 <e8468> {g12} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5582ebe9f4f0 <e22547#> {g12} @dt=0x5582ebd7b800@(nw5)  rt [RV] <- VAR 0x5582ebd7bce0 <e22432#> {g4} @dt=0x5582ebd7b800@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x5582ebd7fca0 <e8464> {g12} @dt=0x5582ebc8ce60@(G/w5)  5'h11
    1:2:2:1:2:2:1:2: BEGIN 0x5582ebd80190 <e8470> {g12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x5582ebd80db0 <e22459#> {g13} @dt=0x5582ebd7e5c0@(nw1)
    1:2:2:1:2:2:1:2:1:1: GTES 0x5582ebef8ec0 <e22478#> {g13} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:2:1:1:1: VARREF 0x5582ebe9f610 <e28238#> {g13} @dt=0x5582ebee5320@(G/sw32)  a [RV] <- VAR 0x5582ebd7cf20 <e22440#> {g5} @dt=0x5582ebd7ca40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x5582ebd80900 <e28242#> {g13} @dt=0x5582ebee5320@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2:1:2: VARREF 0x5582ebe9f730 <e22458#> {g13} @dt=0x5582ebd7e5c0@(nw1)  c [LV] => VAR 0x5582ebd7e6a0 <e22456#> {g7} @dt=0x5582ebd7e5c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x5582ebd82a50 <e8538> {g15}
    1:2:2:1:2:2:1:3:1: LOGOR 0x5582ebd81bb0 <e8539> {g15} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x5582ebd814d0 <e8514> {g15} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:3:1:1:1: VARREF 0x5582ebe9f850 <e22532#> {g15} @dt=0x5582ebd7b800@(nw5)  rt [RV] <- VAR 0x5582ebd7bce0 <e22432#> {g4} @dt=0x5582ebd7b800@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:1:2: CONST 0x5582ebd811e0 <e8500> {g15} @dt=0x5582ebc8ce60@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:2: EQ 0x5582ebd81af0 <e8515> {g15} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:3:1:2:1: VARREF 0x5582ebe9f970 <e22537#> {g15} @dt=0x5582ebd7b800@(nw5)  rt [RV] <- VAR 0x5582ebd7bce0 <e22432#> {g4} @dt=0x5582ebd7b800@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2:2: CONST 0x5582ebd81800 <e8511> {g15} @dt=0x5582ebc8ce60@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:2: BEGIN 0x5582ebd81cf0 <e8517> {g15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x5582ebd82910 <e22496#> {g16} @dt=0x5582ebd7e5c0@(nw1)
    1:2:2:1:2:2:1:3:2:1:1: LTS 0x5582ebef94c0 <e22515#> {g16} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:3:2:1:1:1: VARREF 0x5582ebe9fa90 <e28246#> {g16} @dt=0x5582ebee5320@(G/sw32)  a [RV] <- VAR 0x5582ebd7cf20 <e22440#> {g5} @dt=0x5582ebd7ca40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:1:2: CONST 0x5582ebd82460 <e28250#> {g16} @dt=0x5582ebee5320@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x5582ebe9fbb0 <e22495#> {g16} @dt=0x5582ebd7e5c0@(nw1)  c [LV] => VAR 0x5582ebd7e6a0 <e22456#> {g7} @dt=0x5582ebd7e5c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd83ad0 <e8561> {g19}
    1:2:2:1:2:1: CONST 0x5582ebd82dc0 <e8548> {g19} @dt=0x5582ebcceda0@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x5582ebd83160 <e8549> {g19} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd838c0 <e22553#> {g20} @dt=0x5582ebd7e5c0@(nw1)
    1:2:2:1:2:2:1:1: EQ 0x5582ebd837c0 <e8558> {g20} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebe9fcd0 <e22554#> {g20} @dt=0x5582ebd7ca40@(nw32)  a [RV] <- VAR 0x5582ebd7cf20 <e22440#> {g5} @dt=0x5582ebd7ca40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebe9fdf0 <e22555#> {g20} @dt=0x5582ebd7dc80@(nw32)  b [RV] <- VAR 0x5582ebd7e160 <e22448#> {g6} @dt=0x5582ebd7dc80@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebe9ff10 <e22552#> {g20} @dt=0x5582ebd7e5c0@(nw1)  c [LV] => VAR 0x5582ebd7e6a0 <e22456#> {g7} @dt=0x5582ebd7e5c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd848a0 <e8580> {g22}
    1:2:2:1:2:1: CONST 0x5582ebd83b90 <e8567> {g22} @dt=0x5582ebcceda0@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x5582ebd83f30 <e8568> {g22} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd84690 <e22561#> {g23} @dt=0x5582ebd7e5c0@(nw1)
    1:2:2:1:2:2:1:1: NEQ 0x5582ebd84590 <e8577> {g23} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebea0030 <e22562#> {g23} @dt=0x5582ebd7ca40@(nw32)  a [RV] <- VAR 0x5582ebd7cf20 <e22440#> {g5} @dt=0x5582ebd7ca40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5582ebea0150 <e22563#> {g23} @dt=0x5582ebd7dc80@(nw32)  b [RV] <- VAR 0x5582ebd7e160 <e22448#> {g6} @dt=0x5582ebd7dc80@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea0270 <e22560#> {g23} @dt=0x5582ebd7e5c0@(nw1)  c [LV] => VAR 0x5582ebd7e6a0 <e22456#> {g7} @dt=0x5582ebd7e5c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd85b60 <e8609> {g25}
    1:2:2:1:2:1: CONST 0x5582ebd84960 <e8586> {g25} @dt=0x5582ebcceda0@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x5582ebd84d00 <e8587> {g25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd85950 <e22569#> {g26} @dt=0x5582ebd7e5c0@(nw1)
    1:2:2:1:2:2:1:1: LTES 0x5582ebefa000 <e22588#> {g26} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebea0390 <e28254#> {g26} @dt=0x5582ebee5320@(G/sw32)  a [RV] <- VAR 0x5582ebd7cf20 <e22440#> {g5} @dt=0x5582ebd7ca40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x5582ebd854a0 <e28258#> {g26} @dt=0x5582ebee5320@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea04b0 <e22568#> {g26} @dt=0x5582ebd7e5c0@(nw1)  c [LV] => VAR 0x5582ebd7e6a0 <e22456#> {g7} @dt=0x5582ebd7e5c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd86d50 <e8638> {g28}
    1:2:2:1:2:1: CONST 0x5582ebd85c20 <e8615> {g28} @dt=0x5582ebcceda0@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x5582ebd85fc0 <e8616> {g28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd86c10 <e22606#> {g29} @dt=0x5582ebd7e5c0@(nw1)
    1:2:2:1:2:2:1:1: GTS 0x5582ebefa600 <e22625#> {g29} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5582ebea05d0 <e28262#> {g29} @dt=0x5582ebee5320@(G/sw32)  a [RV] <- VAR 0x5582ebd7cf20 <e22440#> {g5} @dt=0x5582ebd7ca40@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x5582ebd86760 <e28266#> {g29} @dt=0x5582ebee5320@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea06f0 <e22605#> {g29} @dt=0x5582ebd7e5c0@(nw1)  c [LV] => VAR 0x5582ebd7e6a0 <e22456#> {g7} @dt=0x5582ebd7e5c0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebd87740 <e8651> {g31}
    1:2:2:1:2:2: BEGIN 0x5582ebd86f00 <e8639> {g31} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5582ebd87600 <e22643#> {g32} @dt=0x5582ebd7e5c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5582ebefab20 <e22656#> {g32} @dt=0x5582ebd7e5c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5582ebea0810 <e22642#> {g32} @dt=0x5582ebd7e5c0@(nw1)  c [LV] => VAR 0x5582ebd7e6a0 <e22456#> {g7} @dt=0x5582ebd7e5c0@(nw1)  c OUTPUT PORT
    1: MODULE 0x5582ebd8ee30 <e14094> {h1}  Hazard_Unit  L3
    1:2: VAR 0x5582ebd8f2a0 <e22097#> {h2} @dt=0x5582ebd8f1c0@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x5582ebd900f0 <e22100#> {h3} @dt=0x5582ebd8fc10@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x5582ebd91130 <e22108#> {h4} @dt=0x5582ebd90c50@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x5582ebd92370 <e22116#> {h5} @dt=0x5582ebd91e90@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x5582ebd935b0 <e22124#> {h6} @dt=0x5582ebd930d0@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x5582ebd94850 <e22132#> {h7} @dt=0x5582ebd94350@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x5582ebd94db0 <e22140#> {h8} @dt=0x5582ebd94cd0@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x5582ebd95310 <e22143#> {h9} @dt=0x5582ebd95230@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x5582ebd965d0 <e22146#> {h10} @dt=0x5582ebd960d0@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x5582ebd96b30 <e22154#> {h11} @dt=0x5582ebd96a50@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x5582ebd97090 <e22157#> {h12} @dt=0x5582ebd96fb0@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x5582ebd982f0 <e22160#> {h13} @dt=0x5582ebd97e10@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x5582ebd988c0 <e22168#> {h14} @dt=0x5582ebd987e0@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x5582ebd98ed0 <e22171#> {h15} @dt=0x5582ebd98df0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x5582ebd99520 <e22174#> {h16} @dt=0x5582ebd99440@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x5582ebd99b30 <e22177#> {h17} @dt=0x5582ebd99a50@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x5582ebd9a140 <e22180#> {h18} @dt=0x5582ebd9a060@(nw1)  LO_register_write_writeback INPUT PORT
    1:2: VAR 0x5582ebd9a750 <e22183#> {h19} @dt=0x5582ebd9a670@(nw1)  HI_register_write_writeback INPUT PORT
    1:2: VAR 0x5582ebd9ad10 <e22186#> {h20} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2: VAR 0x5582ebd9b2b0 <e22189#> {h22} @dt=0x5582ebd9b1d0@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x5582ebd9b800 <e22192#> {h23} @dt=0x5582ebd9b720@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x5582ebd9bde0 <e22195#> {h24} @dt=0x5582ebd9bd00@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2: VAR 0x5582ebd9c3f0 <e22198#> {h25} @dt=0x5582ebd9c310@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2: VAR 0x5582ebd9c9e0 <e22201#> {h26} @dt=0x5582ebd9c900@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x5582ebd9dcd0 <e22204#> {h27} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2: VAR 0x5582ebd9f000 <e22212#> {h28} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2: VAR 0x5582ebd9f500 <e22220#> {h31} @dt=0x5582ebd9f420@(nw1)  lwstall VAR
    1:2: VAR 0x5582ebd9f930 <e22223#> {h32} @dt=0x5582ebd9f850@(nw1)  branchstall VAR
    1:2: ALWAYS 0x5582ebdb1cb0 <e9519> {h34} [always_comb]
    1:2:2: BEGIN 0x5582ebd9fbe0 <e9071> {h34} [UNNAMED]
    1:2:2:1: IF 0x5582ebda55a0 <e9196> {h36}
    1:2:2:1:1: LOGAND 0x5582ebda0bb0 <e9197> {h36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5582ebda0920 <e9095> {h36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x5582ebda0350 <e9090> {h36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x5582ebef7c20 <e22265#> {h36} @dt=0x5582ebef78c0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x5582ebe99740 <e22263#> {h36} @dt=0x5582ebd91e90@(nw5)  Rs_execute [RV] <- VAR 0x5582ebd92370 <e22116#> {h5} @dt=0x5582ebd91e90@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x5582ebda0060 <e9081> {h36} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x5582ebda0820 <e9091> {h36} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe99860 <e22266#> {h36} @dt=0x5582ebd91e90@(nw5)  Rs_execute [RV] <- VAR 0x5582ebd92370 <e22116#> {h5} @dt=0x5582ebd91e90@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe99980 <e22267#> {h36} @dt=0x5582ebd960d0@(nw5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e22146#> {h10} @dt=0x5582ebd960d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe99aa0 <e22272#> {h36} @dt=0x5582ebd96fb0@(nw1)  register_write_memory [RV] <- VAR 0x5582ebd97090 <e22157#> {h12} @dt=0x5582ebd96fb0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebda0d80 <e9098> {h36} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x5582ebda1430 <e22225#> {h37} @dt=0x5582ebd9d7f0@(nw3)
    1:2:2:1:2:1:1: CONST 0x5582ebda1140 <e9106> {h37} @dt=0x5582ebda12f0@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x5582ebe99bc0 <e22224#> {h37} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e22204#> {h27} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3: IF 0x5582ebda54d0 <e9194> {h38}
    1:2:2:1:3:1: LOGAND 0x5582ebda19e0 <e9195> {h38} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe99ce0 <e22253#> {h38} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute [RV] <- VAR 0x5582ebd9ad10 <e22186#> {h20} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe99e00 <e22254#> {h38} @dt=0x5582ebd99a50@(nw1)  LO_register_write_memory [RV] <- VAR 0x5582ebd99b30 <e22177#> {h17} @dt=0x5582ebd99a50@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x5582ebda1b80 <e9114> {h38} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x5582ebda2230 <e22227#> {h39} @dt=0x5582ebd9d7f0@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x5582ebda1f40 <e9123> {h39} @dt=0x5582ebda12f0@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x5582ebbe6570 <e22226#> {h39} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e22204#> {h27} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x5582ebda5400 <e9192> {h40}
    1:2:2:1:3:3:1: LOGAND 0x5582ebda3260 <e9193> {h40} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x5582ebda2fb0 <e9148> {h40} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x5582ebda2990 <e9143> {h40} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x5582ebef79a0 <e22245#> {h40} @dt=0x5582ebef78c0@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x5582ebbe6690 <e22243#> {h40} @dt=0x5582ebd91e90@(nw5)  Rs_execute [RV] <- VAR 0x5582ebd92370 <e22116#> {h5} @dt=0x5582ebd91e90@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x5582ebda26a0 <e9134> {h40} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x5582ebda2eb0 <e9144> {h40} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x5582ebbe67b0 <e22246#> {h40} @dt=0x5582ebd91e90@(nw5)  Rs_execute [RV] <- VAR 0x5582ebd92370 <e22116#> {h5} @dt=0x5582ebd91e90@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x5582ebbe68d0 <e22247#> {h40} @dt=0x5582ebd97e10@(nw5)  write_register_writeback [RV] <- VAR 0x5582ebd982f0 <e22160#> {h13} @dt=0x5582ebd97e10@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x5582ebbe69f0 <e22252#> {h40} @dt=0x5582ebd987e0@(nw1)  register_write_writeback [RV] <- VAR 0x5582ebd988c0 <e22168#> {h14} @dt=0x5582ebd987e0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x5582ebda3400 <e9151> {h40} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x5582ebda3ab0 <e22229#> {h41} @dt=0x5582ebd9d7f0@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x5582ebda37c0 <e9160> {h41} @dt=0x5582ebda12f0@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x5582ebbe6b10 <e22228#> {h41} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e22204#> {h27} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x5582ebda5330 <e9190> {h42}
    1:2:2:1:3:3:3:1: LOGAND 0x5582ebda4060 <e9191> {h42} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x5582ebbe6c30 <e22234#> {h42} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute [RV] <- VAR 0x5582ebd9ad10 <e22186#> {h20} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x5582ebe9af30 <e22235#> {h42} @dt=0x5582ebd9a060@(nw1)  LO_register_write_writeback [RV] <- VAR 0x5582ebd9a140 <e22180#> {h18} @dt=0x5582ebd9a060@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x5582ebda4200 <e9168> {h42} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x5582ebda48b0 <e22231#> {h43} @dt=0x5582ebd9d7f0@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x5582ebda45c0 <e9177> {h43} @dt=0x5582ebda12f0@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x5582ebe9b050 <e22230#> {h43} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e22204#> {h27} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x5582ebda4b00 <e9179> {h44} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x5582ebda51b0 <e22233#> {h45} @dt=0x5582ebd9d7f0@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x5582ebda4ec0 <e9188> {h45} @dt=0x5582ebda12f0@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x5582ebe9b170 <e22232#> {h45} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x5582ebd9dcd0 <e22204#> {h27} @dt=0x5582ebd9d7f0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1: IF 0x5582ebdaafd0 <e9325> {h48}
    1:2:2:1:1: LOGAND 0x5582ebda64b0 <e9324> {h48} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5582ebda6220 <e9221> {h48} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x5582ebda5c50 <e9216> {h48} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x5582ebef8120 <e22315#> {h48} @dt=0x5582ebef78c0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x5582ebe9b290 <e22313#> {h48} @dt=0x5582ebd930d0@(nw5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e22124#> {h6} @dt=0x5582ebd930d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x5582ebda5960 <e9207> {h48} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x5582ebda6120 <e9217> {h48} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe9b3b0 <e22316#> {h48} @dt=0x5582ebd930d0@(nw5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e22124#> {h6} @dt=0x5582ebd930d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe9b4d0 <e22317#> {h48} @dt=0x5582ebd960d0@(nw5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e22146#> {h10} @dt=0x5582ebd960d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe9b5f0 <e22322#> {h48} @dt=0x5582ebd96fb0@(nw1)  register_write_memory [RV] <- VAR 0x5582ebd97090 <e22157#> {h12} @dt=0x5582ebd96fb0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebda66d0 <e9224> {h48} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x5582ebda6d80 <e22274#> {h49} @dt=0x5582ebd9eb20@(nw3)
    1:2:2:1:2:1:1: CONST 0x5582ebda6a90 <e9233> {h49} @dt=0x5582ebda12f0@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x5582ebe9b710 <e22273#> {h49} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e22212#> {h28} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3: IF 0x5582ebdaaf00 <e9321> {h50}
    1:2:2:1:3:1: LOGAND 0x5582ebda7330 <e9322> {h50} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe9b830 <e22303#> {h50} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute [RV] <- VAR 0x5582ebd9ad10 <e22186#> {h20} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe9b950 <e22304#> {h50} @dt=0x5582ebd99440@(nw1)  HI_register_write_memory [RV] <- VAR 0x5582ebd99520 <e22174#> {h16} @dt=0x5582ebd99440@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x5582ebda7520 <e9241> {h50} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x5582ebda7bd0 <e22276#> {h51} @dt=0x5582ebd9eb20@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x5582ebda78e0 <e9250> {h51} @dt=0x5582ebda12f0@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x5582ebe9ba70 <e22275#> {h51} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e22212#> {h28} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x5582ebdaae30 <e9319> {h52}
    1:2:2:1:3:3:1: LOGAND 0x5582ebda8ba0 <e9320> {h52} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x5582ebda88f0 <e9275> {h52} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x5582ebda82d0 <e9270> {h52} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x5582ebef7ea0 <e22295#> {h52} @dt=0x5582ebef78c0@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x5582ebe9bb90 <e22293#> {h52} @dt=0x5582ebd930d0@(nw5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e22124#> {h6} @dt=0x5582ebd930d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x5582ebda8020 <e9261> {h52} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x5582ebda87f0 <e9271> {h52} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x5582ebe9bcb0 <e22296#> {h52} @dt=0x5582ebd930d0@(nw5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e22124#> {h6} @dt=0x5582ebd930d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x5582ebe9bdd0 <e22297#> {h52} @dt=0x5582ebd97e10@(nw5)  write_register_writeback [RV] <- VAR 0x5582ebd982f0 <e22160#> {h13} @dt=0x5582ebd97e10@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x5582ebe9bef0 <e22302#> {h52} @dt=0x5582ebd987e0@(nw1)  register_write_writeback [RV] <- VAR 0x5582ebd988c0 <e22168#> {h14} @dt=0x5582ebd987e0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x5582ebda8d90 <e9278> {h52} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x5582ebda9440 <e22278#> {h53} @dt=0x5582ebd9eb20@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x5582ebda9150 <e9287> {h53} @dt=0x5582ebda12f0@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x5582ebe9c010 <e22277#> {h53} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e22212#> {h28} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x5582ebdaad60 <e9317> {h54}
    1:2:2:1:3:3:3:1: LOGAND 0x5582ebda99f0 <e9318> {h54} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x5582ebe9c130 <e22283#> {h54} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute [RV] <- VAR 0x5582ebd9ad10 <e22186#> {h20} @dt=0x5582ebd9ac30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x5582ebe9c250 <e22284#> {h54} @dt=0x5582ebd9a670@(nw1)  HI_register_write_writeback [RV] <- VAR 0x5582ebd9a750 <e22183#> {h19} @dt=0x5582ebd9a670@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x5582ebda9be0 <e9295> {h54} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x5582ebdaa290 <e22280#> {h55} @dt=0x5582ebd9eb20@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x5582ebda9fa0 <e9304> {h55} @dt=0x5582ebda12f0@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x5582ebe9c370 <e22279#> {h55} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e22212#> {h28} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x5582ebdaa530 <e9306> {h56} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x5582ebdaabe0 <e22282#> {h57} @dt=0x5582ebd9eb20@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x5582ebdaa8f0 <e9315> {h57} @dt=0x5582ebda12f0@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x5582ebe9c490 <e22281#> {h57} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x5582ebd9f000 <e22212#> {h28} @dt=0x5582ebd9eb20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdabed0 <e22324#> {h62} @dt=0x5582ebd9f420@(nw1)
    1:2:2:1:1: LOGAND 0x5582ebdabe10 <e9349> {h62} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x5582ebdabac0 <e9345> {h62} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x5582ebdab560 <e9340> {h62} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x5582ebe9c5b0 <e22325#> {h62} @dt=0x5582ebd8fc10@(nw5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e22100#> {h3} @dt=0x5582ebd8fc10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x5582ebe9c6d0 <e22326#> {h62} @dt=0x5582ebd930d0@(nw5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e22124#> {h6} @dt=0x5582ebd930d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x5582ebdab9c0 <e9341> {h62} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe9c7f0 <e22331#> {h62} @dt=0x5582ebd90c50@(nw5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e22108#> {h4} @dt=0x5582ebd90c50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe9c910 <e22332#> {h62} @dt=0x5582ebd930d0@(nw5)  Rt_execute [RV] <- VAR 0x5582ebd935b0 <e22124#> {h6} @dt=0x5582ebd930d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe9ca30 <e22337#> {h62} @dt=0x5582ebd94cd0@(nw1)  memory_to_register_execute [RV] <- VAR 0x5582ebd94db0 <e22140#> {h8} @dt=0x5582ebd94cd0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9cb50 <e22323#> {h62} @dt=0x5582ebd9f420@(nw1)  lwstall [LV] => VAR 0x5582ebd9f500 <e22220#> {h31} @dt=0x5582ebd9f420@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x5582ebdad0e0 <e22339#> {h67} @dt=0x5582ebd9bd00@(nw1)
    1:2:2:1:1: LOGAND 0x5582ebdad020 <e9380> {h67} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5582ebdacd90 <e9376> {h67} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x5582ebdac7c0 <e9371> {h67} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x5582ebef8560 <e22350#> {h67} @dt=0x5582ebef78c0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x5582ebe9cc70 <e22348#> {h67} @dt=0x5582ebd8fc10@(nw5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e22100#> {h3} @dt=0x5582ebd8fc10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x5582ebdac4d0 <e9362> {h67} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x5582ebdacc90 <e9372> {h67} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe9cd90 <e22351#> {h67} @dt=0x5582ebd8fc10@(nw5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e22100#> {h3} @dt=0x5582ebd8fc10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe9ceb0 <e22352#> {h67} @dt=0x5582ebd960d0@(nw5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e22146#> {h10} @dt=0x5582ebd960d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe9cfd0 <e22357#> {h67} @dt=0x5582ebd96fb0@(nw1)  register_write_memory [RV] <- VAR 0x5582ebd97090 <e22157#> {h12} @dt=0x5582ebd96fb0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9d0f0 <e22338#> {h67} @dt=0x5582ebd9bd00@(nw1)  forward_register_file_output_A_decode [LV] => VAR 0x5582ebd9bde0 <e22195#> {h24} @dt=0x5582ebd9bd00@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdae250 <e22359#> {h68} @dt=0x5582ebd9c310@(nw1)
    1:2:2:1:1: LOGAND 0x5582ebdae190 <e9411> {h68} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5582ebdadf00 <e9407> {h68} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x5582ebdad930 <e9402> {h68} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x5582ebef87e0 <e22370#> {h68} @dt=0x5582ebef78c0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x5582ebe9d210 <e22368#> {h68} @dt=0x5582ebd90c50@(nw5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e22108#> {h4} @dt=0x5582ebd90c50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x5582ebdad640 <e9393> {h68} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x5582ebdade00 <e9403> {h68} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe9d330 <e22371#> {h68} @dt=0x5582ebd90c50@(nw5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e22108#> {h4} @dt=0x5582ebd90c50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5582ebe9d450 <e22372#> {h68} @dt=0x5582ebd960d0@(nw5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e22146#> {h10} @dt=0x5582ebd960d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebe9d570 <e22377#> {h68} @dt=0x5582ebd96fb0@(nw1)  register_write_memory [RV] <- VAR 0x5582ebd97090 <e22157#> {h12} @dt=0x5582ebd96fb0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9d690 <e22358#> {h68} @dt=0x5582ebd9c310@(nw1)  forward_register_file_output_B_decode [LV] => VAR 0x5582ebd9c3f0 <e22198#> {h25} @dt=0x5582ebd9c310@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdb0250 <e22379#> {h70} @dt=0x5582ebd9f850@(nw1)
    1:2:2:1:1: LOGOR 0x5582ebdb0190 <e9472> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5582ebdaf250 <e9468> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x5582ebdae840 <e9438> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x5582ebe9d7b0 <e22380#> {h70} @dt=0x5582ebd8f1c0@(nw1)  branch_decode [RV] <- VAR 0x5582ebd8f2a0 <e22097#> {h2} @dt=0x5582ebd8f1c0@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x5582ebe9d8d0 <e22381#> {h70} @dt=0x5582ebd95230@(nw1)  register_write_execute [RV] <- VAR 0x5582ebd95310 <e22143#> {h9} @dt=0x5582ebd95230@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x5582ebdaf150 <e9439> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x5582ebdaec70 <e9434> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x5582ebe9d9f0 <e22382#> {h70} @dt=0x5582ebd94350@(nw5)  write_register_execute [RV] <- VAR 0x5582ebd94850 <e22132#> {h7} @dt=0x5582ebd94350@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x5582ebe9db10 <e22383#> {h70} @dt=0x5582ebd8fc10@(nw5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e22100#> {h3} @dt=0x5582ebd8fc10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x5582ebdaf090 <e9435> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x5582ebe9dc30 <e22388#> {h70} @dt=0x5582ebd94350@(nw5)  write_register_execute [RV] <- VAR 0x5582ebd94850 <e22132#> {h7} @dt=0x5582ebd94350@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x5582ebe9dd50 <e22389#> {h70} @dt=0x5582ebd90c50@(nw5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e22108#> {h4} @dt=0x5582ebd90c50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x5582ebdb00d0 <e9469> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x5582ebdaf6f0 <e9464> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x5582ebe9de70 <e22394#> {h70} @dt=0x5582ebd8f1c0@(nw1)  branch_decode [RV] <- VAR 0x5582ebd8f2a0 <e22097#> {h2} @dt=0x5582ebd8f1c0@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x5582ebe9df90 <e22395#> {h70} @dt=0x5582ebd96a50@(nw1)  memory_to_register_memory [RV] <- VAR 0x5582ebd96b30 <e22154#> {h11} @dt=0x5582ebd96a50@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x5582ebdaffd0 <e9465> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x5582ebdafaf0 <e9460> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x5582ebe9e0b0 <e22396#> {h70} @dt=0x5582ebd960d0@(nw5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e22146#> {h10} @dt=0x5582ebd960d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x5582ebe9e1d0 <e22397#> {h70} @dt=0x5582ebd8fc10@(nw5)  Rs_decode [RV] <- VAR 0x5582ebd900f0 <e22100#> {h3} @dt=0x5582ebd8fc10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x5582ebdaff10 <e9461> {h70} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x5582ebe9e2f0 <e22402#> {h70} @dt=0x5582ebd960d0@(nw5)  write_register_memory [RV] <- VAR 0x5582ebd965d0 <e22146#> {h10} @dt=0x5582ebd960d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x5582ebe9e410 <e22403#> {h70} @dt=0x5582ebd90c50@(nw5)  Rt_decode [RV] <- VAR 0x5582ebd91130 <e22108#> {h4} @dt=0x5582ebd90c50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9e530 <e22378#> {h70} @dt=0x5582ebd9f850@(nw1)  branchstall [LV] => VAR 0x5582ebd9f930 <e22223#> {h32} @dt=0x5582ebd9f850@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x5582ebdb0bd0 <e22409#> {h73} @dt=0x5582ebd9b1d0@(nw1)
    1:2:2:1:1: LOGOR 0x5582ebdb0b10 <e9488> {h73} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x5582ebdb0800 <e9484> {h73} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x5582ebe9e650 <e22410#> {h73} @dt=0x5582ebd9f850@(nw1)  branchstall [RV] <- VAR 0x5582ebd9f930 <e22223#> {h32} @dt=0x5582ebd9f850@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x5582ebe9e770 <e22411#> {h73} @dt=0x5582ebd9f420@(nw1)  lwstall [RV] <- VAR 0x5582ebd9f500 <e22220#> {h31} @dt=0x5582ebd9f420@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x5582ebe9e890 <e22412#> {h73} @dt=0x5582ebd98df0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebd98ed0 <e22171#> {h15} @dt=0x5582ebd98df0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9e9b0 <e22408#> {h73} @dt=0x5582ebd9b1d0@(nw1)  stall_fetch [LV] => VAR 0x5582ebd9b2b0 <e22189#> {h22} @dt=0x5582ebd9b1d0@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdb14d0 <e22414#> {h74} @dt=0x5582ebd9b720@(nw1)
    1:2:2:1:1: LOGOR 0x5582ebdb1410 <e9504> {h74} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x5582ebdb1100 <e9500> {h74} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x5582ebe9ead0 <e22415#> {h74} @dt=0x5582ebd9f850@(nw1)  branchstall [RV] <- VAR 0x5582ebd9f930 <e22223#> {h32} @dt=0x5582ebd9f850@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x5582ebe9ebf0 <e22416#> {h74} @dt=0x5582ebd9f420@(nw1)  lwstall [RV] <- VAR 0x5582ebd9f500 <e22220#> {h31} @dt=0x5582ebd9f420@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x5582ebe9ed10 <e22417#> {h74} @dt=0x5582ebd98df0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebd98ed0 <e22171#> {h15} @dt=0x5582ebd98df0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5582ebe9ee30 <e22413#> {h74} @dt=0x5582ebd9b720@(nw1)  stall_decode [LV] => VAR 0x5582ebd9b800 <e22192#> {h23} @dt=0x5582ebd9b720@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x5582ebdb1b00 <e22419#> {h75} @dt=0x5582ebd9c900@(nw1)
    1:2:2:1:1: LOGOR 0x5582ebdb1a40 <e9515> {h75} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: VARREF 0x5582ebe9ef50 <e22420#> {h75} @dt=0x5582ebd9f850@(nw1)  branchstall [RV] <- VAR 0x5582ebd9f930 <e22223#> {h32} @dt=0x5582ebd9f850@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x5582ebe9f070 <e22421#> {h75} @dt=0x5582ebd9f420@(nw1)  lwstall [RV] <- VAR 0x5582ebd9f500 <e22220#> {h31} @dt=0x5582ebd9f420@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x5582ebe9f190 <e22418#> {h75} @dt=0x5582ebd9c900@(nw1)  flush_execute_register [LV] => VAR 0x5582ebd9c9e0 <e22201#> {h26} @dt=0x5582ebd9c900@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x5582ebe91b00 <e19821> {i1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x5582ebe91e50 <e19854> {i3} @dt=0x5582ebc71740@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5582ebed1000 <e19825> {c213} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x5582ebc06970 <e21972#> {i6} @dt=0x5582ebc06af0@(nw1)  control INPUT PORT
    1:2: VAR 0x5582ebc06bd0 <e21975#> {i7} @dt=0x5582ebc06d50@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x5582ebecf940 <e22012#> {i8} @dt=0x5582ebecfac0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x5582ebed01a0 <e22049#> {i10} @dt=0x5582ebed0320@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x5582ebed0a00 <e22085#> {i13} @dt=0x5582ebed0320@(nw32)
    1:2:1: COND 0x5582ebed0ac0 <e22094#> {i13} @dt=0x5582ebed0320@(nw32)
    1:2:1:1: VARREF 0x5582ebed0b80 <e22086#> {i13} @dt=0x5582ebc06af0@(nw1)  control [RV] <- VAR 0x5582ebc06970 <e21972#> {i6} @dt=0x5582ebc06af0@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x5582ebed0ca0 <e22087#> {i13} @dt=0x5582ebecfac0@(nw32)  input_1 [RV] <- VAR 0x5582ebecf940 <e22012#> {i8} @dt=0x5582ebecfac0@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x5582ebed0dc0 <e22088#> {i13} @dt=0x5582ebc06d50@(nw32)  input_0 [RV] <- VAR 0x5582ebc06bd0 <e21975#> {i7} @dt=0x5582ebc06d50@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x5582ebed0ee0 <e22084#> {i13} @dt=0x5582ebed0320@(nw32)  resolved [LV] => VAR 0x5582ebed01a0 <e22049#> {i10} @dt=0x5582ebed0320@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x5582ebed11f0 <e19834> {j1}  MUX_4INPUT__B5  L3
    1:2: VAR 0x5582ebed1320 <e19862> {j3} @dt=0x5582ebc185b0@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5582ebedb360 <e19838> {c334} @dt=0x5582ebc185b0@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x5582ebed16f0 <e21762#> {j6} @dt=0x5582ebed1870@(nw2)  control INPUT PORT
    1:2: VAR 0x5582ebed1d70 <e21770#> {j7} @dt=0x5582ebed1ef0@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x5582ebed25d0 <e21807#> {j8} @dt=0x5582ebed2750@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x5582ebed2e30 <e21844#> {j9} @dt=0x5582ebed2fb0@(nw5)  input_2 INPUT PORT
    1:2: VAR 0x5582ebed3690 <e21881#> {j10} @dt=0x5582ebed3810@(nw5)  input_3 INPUT PORT
    1:2: VAR 0x5582ebed3ef0 <e21918#> {j12} @dt=0x5582ebed4070@(nw5)  resolved OUTPUT PORT
    1:2: ALWAYS 0x5582ebed4750 <e9926> {j15} [always_comb]
    1:2:2: BEGIN 0x5582ebc4eb70 <e9869> {j15} [UNNAMED]
    1:2:2:1: CASE 0x5582ebe54c50 <e9871> {j16}
    1:2:2:1:1: VARREF 0x5582ebed4810 <e21953#> {j16} @dt=0x5582ebed1870@(nw2)  control [RV] <- VAR 0x5582ebed16f0 <e21762#> {j6} @dt=0x5582ebed1870@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebed4930 <e9884> {j17}
    1:2:2:1:2:1: CONST 0x5582ebed49f0 <e9878> {j17} @dt=0x5582ebc94f90@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebed4ba0 <e21955#> {j17} @dt=0x5582ebed4070@(nw5)
    1:2:2:1:2:2:1: VARREF 0x5582ebed4c60 <e21956#> {j17} @dt=0x5582ebed1ef0@(nw5)  input_0 [RV] <- VAR 0x5582ebed1d70 <e21770#> {j7} @dt=0x5582ebed1ef0@(nw5)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebed4d80 <e21954#> {j17} @dt=0x5582ebed4070@(nw5)  resolved [LV] => VAR 0x5582ebed3ef0 <e21918#> {j12} @dt=0x5582ebed4070@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebed4ea0 <e9897> {j18}
    1:2:2:1:2:1: CONST 0x5582ebeda850 <e9890> {j18} @dt=0x5582ebc94f90@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebed4f60 <e21958#> {j18} @dt=0x5582ebed4070@(nw5)
    1:2:2:1:2:2:1: VARREF 0x5582ebeda9c0 <e21959#> {j18} @dt=0x5582ebed2750@(nw5)  input_1 [RV] <- VAR 0x5582ebed25d0 <e21807#> {j8} @dt=0x5582ebed2750@(nw5)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebedaae0 <e21957#> {j18} @dt=0x5582ebed4070@(nw5)  resolved [LV] => VAR 0x5582ebed3ef0 <e21918#> {j12} @dt=0x5582ebed4070@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebc53950 <e9910> {j19}
    1:2:2:1:2:1: CONST 0x5582ebedac00 <e9903> {j19} @dt=0x5582ebc94f90@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x5582ebc5cd30 <e21961#> {j19} @dt=0x5582ebed4070@(nw5)
    1:2:2:1:2:2:1: VARREF 0x5582ebedad70 <e21962#> {j19} @dt=0x5582ebed2fb0@(nw5)  input_2 [RV] <- VAR 0x5582ebed2e30 <e21844#> {j9} @dt=0x5582ebed2fb0@(nw5)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebedae90 <e21960#> {j19} @dt=0x5582ebed4070@(nw5)  resolved [LV] => VAR 0x5582ebed3ef0 <e21918#> {j12} @dt=0x5582ebed4070@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebc49360 <e9923> {j20}
    1:2:2:1:2:1: CONST 0x5582ebedafb0 <e9916> {j20} @dt=0x5582ebc94f90@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x5582ebc38460 <e21964#> {j20} @dt=0x5582ebed4070@(nw5)
    1:2:2:1:2:2:1: VARREF 0x5582ebedb120 <e21965#> {j20} @dt=0x5582ebed3810@(nw5)  input_3 [RV] <- VAR 0x5582ebed3690 <e21881#> {j10} @dt=0x5582ebed3810@(nw5)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebedb240 <e21963#> {j20} @dt=0x5582ebed4070@(nw5)  resolved [LV] => VAR 0x5582ebed3ef0 <e21918#> {j12} @dt=0x5582ebed4070@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x5582ebdc79e0 <e14097> {k1}  Program_Counter  L3
    1:2: VAR 0x5582ebdc7e50 <e21688#> {k2} @dt=0x5582ebdc7d70@(nw1)  clk INPUT PORT
    1:2: VAR 0x5582ebdc8f30 <e21691#> {k3} @dt=0x5582ebdc8a30@(nw32)  address_input INPUT PORT
    1:2: VAR 0x5582ebdc9450 <e21699#> {k4} @dt=0x5582ebdc9370@(nw1)  enable INPUT PORT
    1:2: VAR 0x5582ebdc9970 <e21702#> {k5} @dt=0x5582ebdc9890@(nw1)  reset INPUT PORT
    1:2: VAR 0x5582ebdc9e90 <e21705#> {k6} @dt=0x5582ebdc9db0@(nw1)  halt OUTPUT PORT
    1:2: VAR 0x5582ebdcb110 <e21708#> {k7} @dt=0x5582ebdcac10@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x5582ebdcf330 <e10109> {k11} [always_ff]
    1:2:1: SENTREE 0x5582ebdcb890 <e10027> {k11}
    1:2:1:1: SENITEM 0x5582ebdcb570 <e10021> {k11} [POS]
    1:2:1:1:1: VARREF 0x5582ebe97220 <e21714#> {k11} @dt=0x5582ebdc7d70@(nw1)  clk [RV] <- VAR 0x5582ebdc7e50 <e21688#> {k2} @dt=0x5582ebdc7d70@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebdcb7d0 <e10026> {k11} [POS]
    1:2:1:1:1: VARREF 0x5582ebe97340 <e21715#> {k11} @dt=0x5582ebdc9890@(nw1)  reset [RV] <- VAR 0x5582ebdc9970 <e21702#> {k5} @dt=0x5582ebdc9890@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebdcb9d0 <e10028> {k11} [UNNAMED]
    1:2:2:1: IF 0x5582ebdccc90 <e10052> {k12}
    1:2:2:1:1: VARREF 0x5582ebe97460 <e21733#> {k12} @dt=0x5582ebdc9890@(nw1)  reset [RV] <- VAR 0x5582ebdc9970 <e21702#> {k5} @dt=0x5582ebdc9890@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebdcbdd0 <e10030> {k12} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebdcc500 <e21717#> {k13} @dt=0x5582ebdcac10@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebdcc230 <e10039> {k13} @dt=0x5582ebc70570@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x5582ebe97580 <e21716#> {k13} @dt=0x5582ebdcac10@(nw32)  address_output [LV] => VAR 0x5582ebdcb110 <e21708#> {k7} @dt=0x5582ebdcac10@(nw32)  address_output OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebdccb50 <e21719#> {k14} @dt=0x5582ebdc9db0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef44a0 <e21732#> {k14} @dt=0x5582ebdc9db0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebe976a0 <e21718#> {k14} @dt=0x5582ebdc9db0@(nw1)  halt [LV] => VAR 0x5582ebdc9e90 <e21705#> {k6} @dt=0x5582ebdc9db0@(nw1)  halt OUTPUT PORT
    1:2:2:1: IF 0x5582ebdcf1b0 <e10107> {k16}
    1:2:2:1:1: LOGAND 0x5582ebdcd610 <e10106> {k16} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5582ebdcd2c0 <e10071> {k16} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1: LOGNOT 0x5582ebdccf70 <e10063> {k16} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x5582ebe977c0 <e21757#> {k16} @dt=0x5582ebdc9370@(nw1)  enable [RV] <- VAR 0x5582ebdc9450 <e21699#> {k4} @dt=0x5582ebdc9370@(nw1)  enable INPUT PORT
    1:2:2:1:1:1:2: LOGNOT 0x5582ebdcd200 <e10064> {k16} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5582ebe978e0 <e21758#> {k16} @dt=0x5582ebdc9890@(nw1)  reset [RV] <- VAR 0x5582ebdc9970 <e21702#> {k5} @dt=0x5582ebdc9890@(nw1)  reset INPUT PORT
    1:2:2:1:1:2: LOGNOT 0x5582ebdcd550 <e10072> {k16} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:2:1: VARREF 0x5582ebe97a00 <e21759#> {k16} @dt=0x5582ebdc9db0@(nw1)  halt [RV] <- VAR 0x5582ebdc9e90 <e21705#> {k6} @dt=0x5582ebdc9db0@(nw1)  halt OUTPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebdcd750 <e10074> {k16} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebdcdc10 <e21735#> {k17} @dt=0x5582ebdcac10@(nw32)
    1:2:2:1:2:1:1: VARREF 0x5582ebe97b20 <e21736#> {k17} @dt=0x5582ebdc8a30@(nw32)  address_input [RV] <- VAR 0x5582ebdc8f30 <e21691#> {k3} @dt=0x5582ebdc8a30@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5582ebe97c40 <e21734#> {k17} @dt=0x5582ebdcac10@(nw32)  address_output [LV] => VAR 0x5582ebdcb110 <e21708#> {k7} @dt=0x5582ebdcac10@(nw32)  address_output OUTPUT PORT
    1:2:2:1:2:1: IF 0x5582ebdcf0a0 <e10104> {k18}
    1:2:2:1:2:1:1: EQ 0x5582ebdce2e0 <e10103> {k18} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:2:1:1:1: VARREF 0x5582ebe97d60 <e21752#> {k18} @dt=0x5582ebdc8a30@(nw32)  address_input [RV] <- VAR 0x5582ebdc8f30 <e21691#> {k3} @dt=0x5582ebdc8a30@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:1:2: CONST 0x5582ebdce010 <e10089> {k18} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: BEGIN 0x5582ebdce420 <e10091> {k18} [UNNAMED]
    1:2:2:1:2:1:2:1: ASSIGNDLY 0x5582ebdcef60 <e21738#> {k19} @dt=0x5582ebdc9db0@(nw1)
    1:2:2:1:2:1:2:1:1: CONST 0x5582ebef47d0 <e21751#> {k19} @dt=0x5582ebdc9db0@(nw1)  1'h1
    1:2:2:1:2:1:2:1:2: VARREF 0x5582ebe97e80 <e21737#> {k19} @dt=0x5582ebdc9db0@(nw1)  halt [LV] => VAR 0x5582ebdc9e90 <e21705#> {k6} @dt=0x5582ebdc9db0@(nw1)  halt OUTPUT PORT
    1: MODULE 0x5582ebdd1f50 <e14098> {l2}  Register_File  L3
    1:2: VAR 0x5582ebdd23c0 <e21423#> {l3} @dt=0x5582ebdd22e0@(nw1)  clk INPUT PORT
    1:2: VAR 0x5582ebdd28e0 <e21426#> {l4} @dt=0x5582ebdd2800@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x5582ebdd2e00 <e21429#> {l5} @dt=0x5582ebdd2d20@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x5582ebdd31c0 <e21432#> {l5} @dt=0x5582ebdd30e0@(nw1)  HI_write_enable INPUT PORT
    1:2: VAR 0x5582ebdd3580 <e21435#> {l5} @dt=0x5582ebdd34a0@(nw1)  LO_write_enable INPUT PORT
    1:2: VAR 0x5582ebdd4740 <e21438#> {l6} @dt=0x5582ebdd4240@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x5582ebdd4f20 <e21446#> {l6} @dt=0x5582ebdd4a20@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x5582ebdd5700 <e21454#> {l6} @dt=0x5582ebdd5200@(nw5)  write_address INPUT PORT
    1:2: VAR 0x5582ebdd6940 <e21462#> {l7} @dt=0x5582ebdd6440@(nw32)  write_data INPUT PORT
    1:2: VAR 0x5582ebdd7120 <e21470#> {l7} @dt=0x5582ebdd6c20@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x5582ebdd7900 <e21478#> {l7} @dt=0x5582ebdd7400@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x5582ebdd8b40 <e21486#> {l8} @dt=0x5582ebdd8640@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x5582ebdd9320 <e21494#> {l8} @dt=0x5582ebdd8e20@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x5582ebdda560 <e21502#> {l9} @dt=0x5582ebdda060@(nw32)  read_data_LO OUTPUT PORT
    1:2: VAR 0x5582ebddad40 <e21510#> {l9} @dt=0x5582ebdda840@(nw32)  read_data_HI OUTPUT PORT
    1:2: VAR 0x5582ebddbf80 <e21518#> {l10} @dt=0x5582ebddba80@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x5582ebdddac0 <e21526#> {l13} @dt=0x5582ebddd9e0@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x5582ebddec10 <e21537#> {l14} @dt=0x5582ebdde710@(nw32)  HI_reg VAR
    1:2: VAR 0x5582ebddf340 <e21545#> {l14} @dt=0x5582ebddee40@(nw32)  LO_reg VAR
    1:2: ASSIGNW 0x5582ebddfaf0 <e21552#> {l19} @dt=0x5582ebdd8640@(nw32)
    1:2:1: ARRAYSEL 0x5582ebef3690 <e21563#> {l19} @dt=0x5582ebddd4e0@(nw32)
    1:2:1:1: VARREF 0x5582ebe954e0 <e21559#> {l19} @dt=0x5582ebddd9e0@(nw32)u[31:0]  registers [RV] <- VAR 0x5582ebdddac0 <e21526#> {l13} @dt=0x5582ebddd9e0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x5582ebe95600 <e21560#> {l19} @dt=0x5582ebdd4240@(nw5)  read_address_1 [RV] <- VAR 0x5582ebdd4740 <e21438#> {l6} @dt=0x5582ebdd4240@(nw5)  read_address_1 INPUT PORT
    1:2:2: VARREF 0x5582ebe95720 <e21551#> {l19} @dt=0x5582ebdd8640@(nw32)  read_data_1 [LV] => VAR 0x5582ebdd8b40 <e21486#> {l8} @dt=0x5582ebdd8640@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x5582ebde01a0 <e21576#> {l20} @dt=0x5582ebdd8e20@(nw32)
    1:2:1: ARRAYSEL 0x5582ebef3910 <e21587#> {l20} @dt=0x5582ebddd4e0@(nw32)
    1:2:1:1: VARREF 0x5582ebe95840 <e21583#> {l20} @dt=0x5582ebddd9e0@(nw32)u[31:0]  registers [RV] <- VAR 0x5582ebdddac0 <e21526#> {l13} @dt=0x5582ebddd9e0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x5582ebe95960 <e21584#> {l20} @dt=0x5582ebdd4a20@(nw5)  read_address_2 [RV] <- VAR 0x5582ebdd4f20 <e21446#> {l6} @dt=0x5582ebdd4a20@(nw5)  read_address_2 INPUT PORT
    1:2:2: VARREF 0x5582ebe95a80 <e21575#> {l20} @dt=0x5582ebdd8e20@(nw32)  read_data_2 [LV] => VAR 0x5582ebdd9320 <e21494#> {l8} @dt=0x5582ebdd8e20@(nw32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x5582ebde05c0 <e21601#> {l21} @dt=0x5582ebdda060@(nw32)
    1:2:1: VARREF 0x5582ebe95ba0 <e21602#> {l21} @dt=0x5582ebddee40@(nw32)  LO_reg [RV] <- VAR 0x5582ebddf340 <e21545#> {l14} @dt=0x5582ebddee40@(nw32)  LO_reg VAR
    1:2:2: VARREF 0x5582ebe95cc0 <e21600#> {l21} @dt=0x5582ebdda060@(nw32)  read_data_LO [LV] => VAR 0x5582ebdda560 <e21502#> {l9} @dt=0x5582ebdda060@(nw32)  read_data_LO OUTPUT PORT
    1:2: ASSIGNW 0x5582ebde09e0 <e21604#> {l22} @dt=0x5582ebdda840@(nw32)
    1:2:1: VARREF 0x5582ebe95de0 <e21605#> {l22} @dt=0x5582ebdde710@(nw32)  HI_reg [RV] <- VAR 0x5582ebddec10 <e21537#> {l14} @dt=0x5582ebdde710@(nw32)  HI_reg VAR
    1:2:2: VARREF 0x5582ebe95f00 <e21603#> {l22} @dt=0x5582ebdda840@(nw32)  read_data_HI [LV] => VAR 0x5582ebddad40 <e21510#> {l9} @dt=0x5582ebdda840@(nw32)  read_data_HI OUTPUT PORT
    1:2: ASSIGNW 0x5582ebde1300 <e21607#> {l23} @dt=0x5582ebddba80@(nw32)
    1:2:1: ARRAYSEL 0x5582ebef3b90 <e21617#> {l23} @dt=0x5582ebddd4e0@(nw32)
    1:2:1:1: VARREF 0x5582ebe96020 <e21613#> {l23} @dt=0x5582ebddd9e0@(nw32)u[31:0]  registers [RV] <- VAR 0x5582ebdddac0 <e21526#> {l13} @dt=0x5582ebddd9e0@(nw32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x5582ebef3d30 <e21633#> {l23} @dt=0x5582ebef3c50@(G/sw5)  5'h2
    1:2:2: VARREF 0x5582ebe96140 <e21606#> {l23} @dt=0x5582ebddba80@(nw32)  read_register_2 [LV] => VAR 0x5582ebddbf80 <e21518#> {l10} @dt=0x5582ebddba80@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x5582ebde16d0 <e21640#> {l28} @dt=0x5582ebde15f0@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x5582ebde1e60 <e21642#> {l29} @dt=0x5582ebde15f0@(nw1)
    1:2:1: XOR 0x5582ebde1da0 <e21650#> {l29} @dt=0x5582ebde15f0@(nw1)
    1:2:1:1: VARREF 0x5582ebe96260 <e21643#> {l29} @dt=0x5582ebdd22e0@(nw1)  clk [RV] <- VAR 0x5582ebdd23c0 <e21423#> {l3} @dt=0x5582ebdd22e0@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x5582ebe96380 <e21644#> {l29} @dt=0x5582ebdd2800@(nw1)  pipelined [RV] <- VAR 0x5582ebdd28e0 <e21426#> {l4} @dt=0x5582ebdd2800@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x5582ebe964a0 <e21641#> {l29} @dt=0x5582ebde15f0@(nw1)  modified_write_clk [LV] => VAR 0x5582ebde16d0 <e21640#> {l28} @dt=0x5582ebde15f0@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x5582ebde40b0 <e10490> {l30} [always_ff]
    1:2:1: SENTREE 0x5582ebde22b0 <e10455> {l30}
    1:2:1:1: SENITEM 0x5582ebde21f0 <e10453> {l30} [POS]
    1:2:1:1:1: VARREF 0x5582ebe965c0 <e21651#> {l30} @dt=0x5582ebde15f0@(nw1)  modified_write_clk [RV] <- VAR 0x5582ebde16d0 <e21640#> {l28} @dt=0x5582ebde15f0@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x5582ebde23f0 <e10456> {l30} [UNNAMED]
    1:2:2:1: IF 0x5582ebde2e00 <e10467> {l31}
    1:2:2:1:1: VARREF 0x5582ebe966e0 <e21677#> {l31} @dt=0x5582ebdd2d20@(nw1)  write_enable [RV] <- VAR 0x5582ebdd2e00 <e21429#> {l5} @dt=0x5582ebdd2d20@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x5582ebde2d00 <e21675#> {l31} @dt=0x5582ebddd4e0@(nw32)
    1:2:2:1:2:1: VARREF 0x5582ebe96800 <e21676#> {l31} @dt=0x5582ebdd6440@(nw32)  write_data [RV] <- VAR 0x5582ebdd6940 <e21462#> {l7} @dt=0x5582ebdd6440@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x5582ebef4140 <e21662#> {l31} @dt=0x5582ebddd4e0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe96920 <e21658#> {l31} @dt=0x5582ebddd9e0@(nw32)u[31:0]  registers [LV] => VAR 0x5582ebdddac0 <e21526#> {l13} @dt=0x5582ebddd9e0@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebe96a40 <e21659#> {l31} @dt=0x5582ebdd5200@(nw5)  write_address [RV] <- VAR 0x5582ebdd5700 <e21454#> {l6} @dt=0x5582ebdd5200@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x5582ebde36d0 <e10478> {l32}
    1:2:2:1:1: VARREF 0x5582ebe96b60 <e21681#> {l32} @dt=0x5582ebdd30e0@(nw1)  HI_write_enable [RV] <- VAR 0x5582ebdd31c0 <e21432#> {l5} @dt=0x5582ebdd30e0@(nw1)  HI_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebde3120 <e10470> {l32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebde3590 <e21679#> {l33} @dt=0x5582ebdde710@(nw32)
    1:2:2:1:2:1:1: VARREF 0x5582ebe96c80 <e21680#> {l33} @dt=0x5582ebdd6c20@(nw32)  HI_write_data [RV] <- VAR 0x5582ebdd7120 <e21470#> {l7} @dt=0x5582ebdd6c20@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5582ebe96da0 <e21678#> {l33} @dt=0x5582ebdde710@(nw32)  HI_reg [LV] => VAR 0x5582ebddec10 <e21537#> {l14} @dt=0x5582ebdde710@(nw32)  HI_reg VAR
    1:2:2:1: IF 0x5582ebde3fa0 <e10488> {l35}
    1:2:2:1:1: VARREF 0x5582ebe96ec0 <e21685#> {l35} @dt=0x5582ebdd34a0@(nw1)  LO_write_enable [RV] <- VAR 0x5582ebdd3580 <e21435#> {l5} @dt=0x5582ebdd34a0@(nw1)  LO_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebde39f0 <e10480> {l35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebde3e60 <e21683#> {l36} @dt=0x5582ebddee40@(nw32)
    1:2:2:1:2:1:1: VARREF 0x5582ebe96fe0 <e21684#> {l36} @dt=0x5582ebdd7400@(nw32)  LO_write_data [RV] <- VAR 0x5582ebdd7900 <e21478#> {l7} @dt=0x5582ebdd7400@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5582ebe97100 <e21682#> {l36} @dt=0x5582ebddee40@(nw32)  LO_reg [LV] => VAR 0x5582ebddf340 <e21545#> {l14} @dt=0x5582ebddee40@(nw32)  LO_reg VAR
    1: MODULE 0x5582ebdeaf90 <e14099> {m1}  Decode_Execute_Register  L3
    1:2: VAR 0x5582ebdecd50 <e20914#> {m3} @dt=0x5582ebdecc70@(nw1)  clk INPUT PORT
    1:2: VAR 0x5582ebded170 <e20917#> {m4} @dt=0x5582ebded090@(nw1)  clear INPUT PORT
    1:2: VAR 0x5582ebded590 <e20920#> {m5} @dt=0x5582ebded4b0@(nw1)  reset INPUT PORT
    1:2: VAR 0x5582ebded9b0 <e20923#> {m8} @dt=0x5582ebded8d0@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x5582ebdeddd0 <e20926#> {m9} @dt=0x5582ebdedcf0@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x5582ebdee1f0 <e20929#> {m10} @dt=0x5582ebdee110@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x5582ebdef450 <e20932#> {m11} @dt=0x5582ebdeef50@(nw2)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x5582ebdf06b0 <e20940#> {m12} @dt=0x5582ebdf01b0@(nw2)  register_destination_decode INPUT PORT
    1:2: VAR 0x5582ebdf0bd0 <e20948#> {m13} @dt=0x5582ebdf0af0@(nw1)  HI_register_write_decode INPUT PORT
    1:2: VAR 0x5582ebdf10f0 <e20951#> {m14} @dt=0x5582ebdf1010@(nw1)  LO_register_write_decode INPUT PORT
    1:2: VAR 0x5582ebdf2390 <e20954#> {m15} @dt=0x5582ebdf1e90@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x5582ebdf28f0 <e20962#> {m16} @dt=0x5582ebdf2810@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x5582ebdf2e50 <e20965#> {m17} @dt=0x5582ebdf2d70@(nw1)  j_instruction_decode INPUT PORT
    1:2: VAR 0x5582ebdf33f0 <e20968#> {m18} @dt=0x5582ebdf3310@(nw1)  using_HI_LO_decode INPUT PORT
    1:2: VAR 0x5582ebdf3950 <e20971#> {m19} @dt=0x5582ebdf3870@(nw1)  HALT_decode INPUT PORT
    1:2: VAR 0x5582ebdf3ef0 <e20974#> {m21} @dt=0x5582ebdf3e10@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf4450 <e20977#> {m22} @dt=0x5582ebdf4370@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf49b0 <e20980#> {m23} @dt=0x5582ebdf48d0@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf5c70 <e20983#> {m24} @dt=0x5582ebdf5770@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf6ed0 <e20991#> {m25} @dt=0x5582ebdf69d0@(nw2)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf74b0 <e20999#> {m26} @dt=0x5582ebdf73d0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf7ac0 <e21002#> {m27} @dt=0x5582ebdf79e0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf8dc0 <e21005#> {m28} @dt=0x5582ebdf88c0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf93e0 <e21013#> {m29} @dt=0x5582ebdf9300@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf99e0 <e21016#> {m30} @dt=0x5582ebdf9900@(nw1)  j_instruction_execute OUTPUT PORT
    1:2: VAR 0x5582ebdf9fb0 <e21019#> {m31} @dt=0x5582ebdf9ed0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2: VAR 0x5582ebdfa510 <e21022#> {m32} @dt=0x5582ebdfa430@(nw1)  HALT_execute OUTPUT PORT
    1:2: VAR 0x5582ebdfb760 <e21025#> {m34} @dt=0x5582ebdfb260@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x5582ebdfc9d0 <e21033#> {m35} @dt=0x5582ebdfc4d0@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x5582ebdfdc40 <e21041#> {m36} @dt=0x5582ebdfd740@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x5582ebdfeeb0 <e21049#> {m37} @dt=0x5582ebdfe9b0@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x5582ebe00160 <e21057#> {m39} @dt=0x5582ebdffc60@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x5582ebe013d0 <e21065#> {m40} @dt=0x5582ebe00ed0@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x5582ebe02640 <e21073#> {m41} @dt=0x5582ebe02140@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x5582ebe03940 <e21081#> {m42} @dt=0x5582ebe03440@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x5582ebe04be0 <e21089#> {m45} @dt=0x5582ebe046e0@(nw32)  src_A_decode INPUT PORT
    1:2: VAR 0x5582ebe05e50 <e21097#> {m46} @dt=0x5582ebe05950@(nw32)  src_B_decode INPUT PORT
    1:2: VAR 0x5582ebe07150 <e21105#> {m47} @dt=0x5582ebe06c50@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2: VAR 0x5582ebe084b0 <e21113#> {m48} @dt=0x5582ebe07fb0@(nw32)  j_program_counter_decode INPUT PORT
    1:2: VAR 0x5582ebe09760 <e21121#> {m50} @dt=0x5582ebe09260@(nw32)  src_A_execute OUTPUT PORT
    1:2: VAR 0x5582ebe0a9d0 <e21129#> {m51} @dt=0x5582ebe0a4d0@(nw32)  src_B_execute OUTPUT PORT
    1:2: VAR 0x5582ebe0bcd0 <e21137#> {m52} @dt=0x5582ebe0b7d0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2: VAR 0x5582ebe0d030 <e21145#> {m53} @dt=0x5582ebe0cb70@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2: ALWAYS 0x5582ebe1f640 <e11784> {m58} [always_ff]
    1:2:1: SENTREE 0x5582ebe0d660 <e11307> {m58}
    1:2:1:1: SENITEM 0x5582ebe0d310 <e11301> {m58} [POS]
    1:2:1:1:1: VARREF 0x5582ebbe6330 <e21151#> {m58} @dt=0x5582ebdecc70@(nw1)  clk [RV] <- VAR 0x5582ebdecd50 <e20914#> {m3} @dt=0x5582ebdecc70@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebe0d5a0 <e11306> {m58} [POS]
    1:2:1:1:1: VARREF 0x5582ebbe6450 <e21152#> {m58} @dt=0x5582ebded4b0@(nw1)  reset [RV] <- VAR 0x5582ebded590 <e20920#> {m5} @dt=0x5582ebded4b0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebe0d7a0 <e11308> {m58} [UNNAMED]
    1:2:2:1: IF 0x5582ebe1f4f0 <e11781> {m59}
    1:2:2:1:1: LOGOR 0x5582ebe0dc90 <e11782> {m59} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:1:1: VARREF 0x5582ebbe6d80 <e21419#> {m59} @dt=0x5582ebded090@(nw1)  clear [RV] <- VAR 0x5582ebded170 <e20917#> {m4} @dt=0x5582ebded090@(nw1)  clear INPUT PORT
    1:2:2:1:1:2: VARREF 0x5582ebbe6ea0 <e21420#> {m59} @dt=0x5582ebded4b0@(nw1)  reset [RV] <- VAR 0x5582ebded590 <e20920#> {m5} @dt=0x5582ebded4b0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebe0de70 <e11315> {m59} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0e500 <e21154#> {m60} @dt=0x5582ebdf3e10@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef0fb0 <e21167#> {m60} @dt=0x5582ebdf3e10@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe6fc0 <e21153#> {m60} @dt=0x5582ebdf3e10@(nw1)  register_write_execute [LV] => VAR 0x5582ebdf3ef0 <e20974#> {m21} @dt=0x5582ebdf3e10@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0ebe0 <e21169#> {m61} @dt=0x5582ebdf4370@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef12e0 <e21182#> {m61} @dt=0x5582ebdf4370@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe70e0 <e21168#> {m61} @dt=0x5582ebdf4370@(nw1)  memory_to_register_execute [LV] => VAR 0x5582ebdf4450 <e20977#> {m22} @dt=0x5582ebdf4370@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0f240 <e21184#> {m62} @dt=0x5582ebdf48d0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef1610 <e21197#> {m62} @dt=0x5582ebdf48d0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7200 <e21183#> {m62} @dt=0x5582ebdf48d0@(nw1)  memory_write_execute [LV] => VAR 0x5582ebdf49b0 <e20980#> {m23} @dt=0x5582ebdf48d0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0f8d0 <e21199#> {m63} @dt=0x5582ebdf5770@(nw2)
    1:2:2:1:2:1:1: CONST 0x5582ebef1940 <e21212#> {m63} @dt=0x5582ebdf5770@(nw2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7320 <e21198#> {m63} @dt=0x5582ebdf5770@(nw2)  ALU_src_B_execute [LV] => VAR 0x5582ebdf5c70 <e20983#> {m24} @dt=0x5582ebdf5770@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe0ffb0 <e21214#> {m64} @dt=0x5582ebdf69d0@(nw2)
    1:2:2:1:2:1:1: CONST 0x5582ebe0fce0 <e11367> {m64} @dt=0x5582ebc94f90@(G/w2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7440 <e21213#> {m64} @dt=0x5582ebdf69d0@(nw2)  register_destination_execute [LV] => VAR 0x5582ebdf6ed0 <e20991#> {m25} @dt=0x5582ebdf69d0@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe10660 <e21216#> {m65} @dt=0x5582ebdf73d0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef1c70 <e21229#> {m65} @dt=0x5582ebdf73d0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7560 <e21215#> {m65} @dt=0x5582ebdf73d0@(nw1)  HI_register_write_execute [LV] => VAR 0x5582ebdf74b0 <e20999#> {m26} @dt=0x5582ebdf73d0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe10d10 <e21231#> {m66} @dt=0x5582ebdf79e0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef1fa0 <e21244#> {m66} @dt=0x5582ebdf79e0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7680 <e21230#> {m66} @dt=0x5582ebdf79e0@(nw1)  LO_register_write_execute [LV] => VAR 0x5582ebdf7ac0 <e21002#> {m27} @dt=0x5582ebdf79e0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe119d0 <e21246#> {m67} @dt=0x5582ebdf88c0@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe117f0 <e11414> {m67} @dt=0x5582ebcceda0@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe114e0 <e11406> {m67} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe110e0 <e11407> {m67} @dt=0x5582ebc185b0@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x5582ebbe77a0 <e21245#> {m67} @dt=0x5582ebdf88c0@(nw6)  ALU_function_execute [LV] => VAR 0x5582ebdf8dc0 <e21005#> {m28} @dt=0x5582ebdf88c0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe12650 <e21252#> {m68} @dt=0x5582ebe00ed0@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe12470 <e11439> {m68} @dt=0x5582ebc8ce60@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe12160 <e11431> {m68} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe11d60 <e11432> {m68} @dt=0x5582ebc185b0@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x5582ebbe78c0 <e21251#> {m68} @dt=0x5582ebe00ed0@(nw5)  Rt_execute [LV] => VAR 0x5582ebe013d0 <e21065#> {m40} @dt=0x5582ebe00ed0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe13300 <e21258#> {m69} @dt=0x5582ebe02140@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe13120 <e11464> {m69} @dt=0x5582ebc8ce60@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe12e10 <e11456> {m69} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe12a10 <e11457> {m69} @dt=0x5582ebc185b0@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x5582ebbe79e0 <e21257#> {m69} @dt=0x5582ebe02140@(nw5)  Rd_execute [LV] => VAR 0x5582ebe02640 <e21073#> {m41} @dt=0x5582ebe02140@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe13fb0 <e21264#> {m70} @dt=0x5582ebdffc60@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe13dd0 <e11489> {m70} @dt=0x5582ebc8ce60@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe13ac0 <e11481> {m70} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe136c0 <e11482> {m70} @dt=0x5582ebc185b0@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7b00 <e21263#> {m70} @dt=0x5582ebdffc60@(nw5)  Rs_execute [LV] => VAR 0x5582ebe00160 <e21057#> {m39} @dt=0x5582ebdffc60@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe14cd0 <e21270#> {m71} @dt=0x5582ebe03440@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe14af0 <e11514> {m71} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe147e0 <e11506> {m71} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe143e0 <e11507> {m71} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7c20 <e21269#> {m71} @dt=0x5582ebe03440@(nw32)  sign_imm_execute [LV] => VAR 0x5582ebe03940 <e21081#> {m42} @dt=0x5582ebe03440@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe15370 <e21276#> {m72} @dt=0x5582ebdf9300@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef2730 <e21289#> {m72} @dt=0x5582ebdf9300@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7d40 <e21275#> {m72} @dt=0x5582ebdf9300@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5582ebdf93e0 <e21013#> {m29} @dt=0x5582ebdf9300@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe15a30 <e21291#> {m73} @dt=0x5582ebdf9900@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef2a60 <e21304#> {m73} @dt=0x5582ebdf9900@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7e60 <e21290#> {m73} @dt=0x5582ebdf9900@(nw1)  j_instruction_execute [LV] => VAR 0x5582ebdf99e0 <e21016#> {m30} @dt=0x5582ebdf9900@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe160c0 <e21306#> {m74} @dt=0x5582ebdf9ed0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef2d90 <e21319#> {m74} @dt=0x5582ebdf9ed0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe7f80 <e21305#> {m74} @dt=0x5582ebdf9ed0@(nw1)  using_HI_LO_execute [LV] => VAR 0x5582ebdf9fb0 <e21019#> {m31} @dt=0x5582ebdf9ed0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe16e10 <e21321#> {m76} @dt=0x5582ebe0b7d0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe16c30 <e11572> {m76} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe16920 <e11564> {m76} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe16520 <e11565> {m76} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x5582ebbe80a0 <e21320#> {m76} @dt=0x5582ebe0b7d0@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x5582ebe0bcd0 <e21137#> {m52} @dt=0x5582ebe0b7d0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe17b50 <e21327#> {m77} @dt=0x5582ebe0cb70@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe17970 <e11597> {m77} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe17660 <e11589> {m77} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe17260 <e11590> {m77} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x5582ebbe81c0 <e21326#> {m77} @dt=0x5582ebe0cb70@(nw32)  j_program_counter_execute [LV] => VAR 0x5582ebe0d030 <e21145#> {m53} @dt=0x5582ebe0cb70@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe187d0 <e21333#> {m78} @dt=0x5582ebe09260@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe185f0 <e11622> {m78} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe182e0 <e11614> {m78} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe17ee0 <e11615> {m78} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x5582ebbe82e0 <e21332#> {m78} @dt=0x5582ebe09260@(nw32)  src_A_execute [LV] => VAR 0x5582ebe09760 <e21121#> {m50} @dt=0x5582ebe09260@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe19450 <e21339#> {m79} @dt=0x5582ebe0a4d0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe19270 <e11647> {m79} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe18f60 <e11639> {m79} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe18b60 <e11640> {m79} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x5582ebbe8400 <e21338#> {m79} @dt=0x5582ebe0a4d0@(nw32)  src_B_execute [LV] => VAR 0x5582ebe0a9d0 <e21129#> {m51} @dt=0x5582ebe0a4d0@(nw32)  src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe19ae0 <e21345#> {m81} @dt=0x5582ebdfa430@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef3440 <e21358#> {m81} @dt=0x5582ebdfa430@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebbe8520 <e21344#> {m81} @dt=0x5582ebdfa430@(nw1)  HALT_execute [LV] => VAR 0x5582ebdfa510 <e21022#> {m32} @dt=0x5582ebdfa430@(nw1)  HALT_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x5582ebe19d60 <e11661> {m82} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1a1e0 <e21360#> {m83} @dt=0x5582ebdf3e10@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe8640 <e21361#> {m83} @dt=0x5582ebded8d0@(nw1)  register_write_decode [RV] <- VAR 0x5582ebded9b0 <e20923#> {m8} @dt=0x5582ebded8d0@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe8760 <e21359#> {m83} @dt=0x5582ebdf3e10@(nw1)  register_write_execute [LV] => VAR 0x5582ebdf3ef0 <e20974#> {m21} @dt=0x5582ebdf3e10@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1a6b0 <e21363#> {m84} @dt=0x5582ebdf4370@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe8880 <e21364#> {m84} @dt=0x5582ebdedcf0@(nw1)  memory_to_register_decode [RV] <- VAR 0x5582ebdeddd0 <e20926#> {m9} @dt=0x5582ebdedcf0@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe89a0 <e21362#> {m84} @dt=0x5582ebdf4370@(nw1)  memory_to_register_execute [LV] => VAR 0x5582ebdf4450 <e20977#> {m22} @dt=0x5582ebdf4370@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1aae0 <e21366#> {m85} @dt=0x5582ebdf48d0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe8ac0 <e21367#> {m85} @dt=0x5582ebdee110@(nw1)  memory_write_decode [RV] <- VAR 0x5582ebdee1f0 <e20929#> {m10} @dt=0x5582ebdee110@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe92d80 <e21365#> {m85} @dt=0x5582ebdf48d0@(nw1)  memory_write_execute [LV] => VAR 0x5582ebdf49b0 <e20980#> {m23} @dt=0x5582ebdf48d0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1af40 <e21369#> {m86} @dt=0x5582ebdf5770@(nw2)
    1:2:2:1:3:1:1: VARREF 0x5582ebe92ea0 <e21370#> {m86} @dt=0x5582ebdeef50@(nw2)  ALU_src_B_decode [RV] <- VAR 0x5582ebdef450 <e20932#> {m11} @dt=0x5582ebdeef50@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe92fc0 <e21368#> {m86} @dt=0x5582ebdf5770@(nw2)  ALU_src_B_execute [LV] => VAR 0x5582ebdf5c70 <e20983#> {m24} @dt=0x5582ebdf5770@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1b410 <e21372#> {m87} @dt=0x5582ebdf69d0@(nw2)
    1:2:2:1:3:1:1: VARREF 0x5582ebe930e0 <e21373#> {m87} @dt=0x5582ebdf01b0@(nw2)  register_destination_decode [RV] <- VAR 0x5582ebdf06b0 <e20940#> {m12} @dt=0x5582ebdf01b0@(nw2)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93200 <e21371#> {m87} @dt=0x5582ebdf69d0@(nw2)  register_destination_execute [LV] => VAR 0x5582ebdf6ed0 <e20991#> {m25} @dt=0x5582ebdf69d0@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1b8b0 <e21375#> {m88} @dt=0x5582ebdf73d0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe93320 <e21376#> {m88} @dt=0x5582ebdf0af0@(nw1)  HI_register_write_decode [RV] <- VAR 0x5582ebdf0bd0 <e20948#> {m13} @dt=0x5582ebdf0af0@(nw1)  HI_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93440 <e21374#> {m88} @dt=0x5582ebdf73d0@(nw1)  HI_register_write_execute [LV] => VAR 0x5582ebdf74b0 <e20999#> {m26} @dt=0x5582ebdf73d0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1bd50 <e21378#> {m89} @dt=0x5582ebdf79e0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe93560 <e21379#> {m89} @dt=0x5582ebdf1010@(nw1)  LO_register_write_decode [RV] <- VAR 0x5582ebdf10f0 <e20951#> {m14} @dt=0x5582ebdf1010@(nw1)  LO_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93680 <e21377#> {m89} @dt=0x5582ebdf79e0@(nw1)  LO_register_write_execute [LV] => VAR 0x5582ebdf7ac0 <e21002#> {m27} @dt=0x5582ebdf79e0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1c180 <e21381#> {m90} @dt=0x5582ebdf88c0@(nw6)
    1:2:2:1:3:1:1: VARREF 0x5582ebe937a0 <e21382#> {m90} @dt=0x5582ebdf1e90@(nw6)  ALU_function_decode [RV] <- VAR 0x5582ebdf2390 <e20954#> {m15} @dt=0x5582ebdf1e90@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe938c0 <e21380#> {m90} @dt=0x5582ebdf88c0@(nw6)  ALU_function_execute [LV] => VAR 0x5582ebdf8dc0 <e21005#> {m28} @dt=0x5582ebdf88c0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1c530 <e21384#> {m91} @dt=0x5582ebdffc60@(nw5)
    1:2:2:1:3:1:1: VARREF 0x5582ebe939e0 <e21385#> {m91} @dt=0x5582ebdfb260@(nw5)  Rs_decode [RV] <- VAR 0x5582ebdfb760 <e21025#> {m34} @dt=0x5582ebdfb260@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93b00 <e21383#> {m91} @dt=0x5582ebdffc60@(nw5)  Rs_execute [LV] => VAR 0x5582ebe00160 <e21057#> {m39} @dt=0x5582ebdffc60@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1c910 <e21387#> {m92} @dt=0x5582ebe00ed0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x5582ebe93c20 <e21388#> {m92} @dt=0x5582ebdfc4d0@(nw5)  Rt_decode [RV] <- VAR 0x5582ebdfc9d0 <e21033#> {m35} @dt=0x5582ebdfc4d0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93d40 <e21386#> {m92} @dt=0x5582ebe00ed0@(nw5)  Rt_execute [LV] => VAR 0x5582ebe013d0 <e21065#> {m40} @dt=0x5582ebe00ed0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1ccf0 <e21390#> {m93} @dt=0x5582ebe02140@(nw5)
    1:2:2:1:3:1:1: VARREF 0x5582ebe93e60 <e21391#> {m93} @dt=0x5582ebdfd740@(nw5)  Rd_decode [RV] <- VAR 0x5582ebdfdc40 <e21041#> {m36} @dt=0x5582ebdfd740@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe93f80 <e21389#> {m93} @dt=0x5582ebe02140@(nw5)  Rd_execute [LV] => VAR 0x5582ebe02640 <e21073#> {m41} @dt=0x5582ebe02140@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1d110 <e21393#> {m94} @dt=0x5582ebe03440@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe940a0 <e21394#> {m94} @dt=0x5582ebdfe9b0@(nw32)  sign_imm_decode [RV] <- VAR 0x5582ebdfeeb0 <e21049#> {m37} @dt=0x5582ebdfe9b0@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe941c0 <e21392#> {m94} @dt=0x5582ebe03440@(nw32)  sign_imm_execute [LV] => VAR 0x5582ebe03940 <e21081#> {m42} @dt=0x5582ebe03440@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1d600 <e21396#> {m95} @dt=0x5582ebdf9300@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe942e0 <e21397#> {m95} @dt=0x5582ebdf2810@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x5582ebdf28f0 <e20962#> {m16} @dt=0x5582ebdf2810@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94400 <e21395#> {m95} @dt=0x5582ebdf9300@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5582ebdf93e0 <e21013#> {m29} @dt=0x5582ebdf9300@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1da60 <e21399#> {m96} @dt=0x5582ebdf9900@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe94520 <e21400#> {m96} @dt=0x5582ebdf2d70@(nw1)  j_instruction_decode [RV] <- VAR 0x5582ebdf2e50 <e20965#> {m17} @dt=0x5582ebdf2d70@(nw1)  j_instruction_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94640 <e21398#> {m96} @dt=0x5582ebdf9900@(nw1)  j_instruction_execute [LV] => VAR 0x5582ebdf99e0 <e21016#> {m30} @dt=0x5582ebdf9900@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1dec0 <e21402#> {m97} @dt=0x5582ebdf9ed0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe94760 <e21403#> {m97} @dt=0x5582ebdf3310@(nw1)  using_HI_LO_decode [RV] <- VAR 0x5582ebdf33f0 <e20968#> {m18} @dt=0x5582ebdf3310@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94880 <e21401#> {m97} @dt=0x5582ebdf9ed0@(nw1)  using_HI_LO_execute [LV] => VAR 0x5582ebdf9fb0 <e21019#> {m31} @dt=0x5582ebdf9ed0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1e360 <e21405#> {m99} @dt=0x5582ebe0b7d0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe949a0 <e21406#> {m99} @dt=0x5582ebe06c50@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x5582ebe07150 <e21105#> {m47} @dt=0x5582ebe06c50@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94ac0 <e21404#> {m99} @dt=0x5582ebe0b7d0@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x5582ebe0bcd0 <e21137#> {m52} @dt=0x5582ebe0b7d0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1e830 <e21408#> {m100} @dt=0x5582ebe0cb70@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe94be0 <e21409#> {m100} @dt=0x5582ebe07fb0@(nw32)  j_program_counter_decode [RV] <- VAR 0x5582ebe084b0 <e21113#> {m48} @dt=0x5582ebe07fb0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94d00 <e21407#> {m100} @dt=0x5582ebe0cb70@(nw32)  j_program_counter_execute [LV] => VAR 0x5582ebe0d030 <e21145#> {m53} @dt=0x5582ebe0cb70@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1ebb0 <e21411#> {m101} @dt=0x5582ebe09260@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe94e20 <e21412#> {m101} @dt=0x5582ebe046e0@(nw32)  src_A_decode [RV] <- VAR 0x5582ebe04be0 <e21089#> {m45} @dt=0x5582ebe046e0@(nw32)  src_A_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe94f40 <e21410#> {m101} @dt=0x5582ebe09260@(nw32)  src_A_execute [LV] => VAR 0x5582ebe09760 <e21121#> {m50} @dt=0x5582ebe09260@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1ef90 <e21414#> {m102} @dt=0x5582ebe0a4d0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebe95060 <e21415#> {m102} @dt=0x5582ebe05950@(nw32)  src_B_decode [RV] <- VAR 0x5582ebe05e50 <e21097#> {m46} @dt=0x5582ebe05950@(nw32)  src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe95180 <e21413#> {m102} @dt=0x5582ebe0a4d0@(nw32)  src_B_execute [LV] => VAR 0x5582ebe0a9d0 <e21129#> {m51} @dt=0x5582ebe0a4d0@(nw32)  src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe1f3b0 <e21417#> {m104} @dt=0x5582ebdfa430@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebe952a0 <e21418#> {m104} @dt=0x5582ebdf3870@(nw1)  HALT_decode [RV] <- VAR 0x5582ebdf3950 <e20971#> {m19} @dt=0x5582ebdf3870@(nw1)  HALT_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebe953c0 <e21416#> {m104} @dt=0x5582ebdfa430@(nw1)  HALT_execute [LV] => VAR 0x5582ebdfa510 <e21022#> {m32} @dt=0x5582ebdfa430@(nw1)  HALT_execute OUTPUT PORT
    1: MODULE 0x5582ebe255d0 <e14100> {n1}  Execute_Memory_Register  L3
    1:2: VAR 0x5582ebe25a40 <e20554#> {n3} @dt=0x5582ebe25960@(nw1)  clk INPUT PORT
    1:2: VAR 0x5582ebe25e60 <e20557#> {n4} @dt=0x5582ebe25d80@(nw1)  reset INPUT PORT
    1:2: VAR 0x5582ebe262a0 <e20560#> {n7} @dt=0x5582ebe261c0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x5582ebe26700 <e20563#> {n8} @dt=0x5582ebe26620@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x5582ebe26b60 <e20566#> {n9} @dt=0x5582ebe26a80@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x5582ebe26fc0 <e20569#> {n10} @dt=0x5582ebe26ee0@(nw1)  HI_register_write_execute INPUT PORT
    1:2: VAR 0x5582ebe273e0 <e20572#> {n11} @dt=0x5582ebe27300@(nw1)  LO_register_write_execute INPUT PORT
    1:2: VAR 0x5582ebe279c0 <e20575#> {n12} @dt=0x5582ebe278e0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x5582ebe27f60 <e20578#> {n13} @dt=0x5582ebe27e80@(nw1)  j_instruction_execute INPUT PORT
    1:2: VAR 0x5582ebe284c0 <e20581#> {n14} @dt=0x5582ebe283e0@(nw1)  HALT_execute INPUT PORT
    1:2: VAR 0x5582ebe28a60 <e20584#> {n16} @dt=0x5582ebe28980@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x5582ebe29080 <e20587#> {n17} @dt=0x5582ebe28fa0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x5582ebe29640 <e20590#> {n18} @dt=0x5582ebe29560@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x5582ebe29c60 <e20593#> {n19} @dt=0x5582ebe29b80@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2a270 <e20596#> {n20} @dt=0x5582ebe2a190@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2a850 <e20599#> {n21} @dt=0x5582ebe2a770@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2ae40 <e20602#> {n22} @dt=0x5582ebe2ad60@(nw1)  j_instruction_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2b3a0 <e20605#> {n23} @dt=0x5582ebe2b2c0@(nw1)  HALT_memory OUTPUT PORT
    1:2: VAR 0x5582ebe2c6c0 <e20608#> {n26} @dt=0x5582ebe2c1c0@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x5582ebe2d9b0 <e20616#> {n27} @dt=0x5582ebe2d4b0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x5582ebe2eb00 <e20624#> {n28} @dt=0x5582ebe2e600@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x5582ebe2fdc0 <e20632#> {n29} @dt=0x5582ebe2f8c0@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x5582ebe310b0 <e20640#> {n30} @dt=0x5582ebe30bb0@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x5582ebe323d0 <e20648#> {n31} @dt=0x5582ebe31ed0@(nw32)  j_program_counter_execute INPUT PORT
    1:2: VAR 0x5582ebe33710 <e20656#> {n33} @dt=0x5582ebe33210@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x5582ebe34a00 <e20664#> {n34} @dt=0x5582ebe34500@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x5582ebe35cf0 <e20672#> {n35} @dt=0x5582ebe357f0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x5582ebe36fe0 <e20680#> {n36} @dt=0x5582ebe36ae0@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x5582ebe382d0 <e20688#> {n37} @dt=0x5582ebe37dd0@(nw5)  write_register_memory OUTPUT PORT
    1:2: VAR 0x5582ebe39630 <e20696#> {n38} @dt=0x5582ebe39130@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2: ALWAYS 0x5582ebe44360 <e12535> {n42} [always_ff]
    1:2:1: SENTREE 0x5582ebe39e10 <e12291> {n42}
    1:2:1:1: SENITEM 0x5582ebe39ac0 <e12285> {n42} [POS]
    1:2:1:1:1: VARREF 0x5582ebc07ad0 <e20702#> {n42} @dt=0x5582ebe25960@(nw1)  clk [RV] <- VAR 0x5582ebe25a40 <e20554#> {n3} @dt=0x5582ebe25960@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebe39d50 <e12290> {n42} [POS]
    1:2:1:1:1: VARREF 0x5582ebc07bf0 <e20703#> {n42} @dt=0x5582ebe25d80@(nw1)  reset [RV] <- VAR 0x5582ebe25e60 <e20557#> {n4} @dt=0x5582ebe25d80@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebe39f50 <e12292> {n42} [UNNAMED]
    1:2:2:1: IF 0x5582ebe44210 <e12532> {n43}
    1:2:2:1:1: VARREF 0x5582ebc07d10 <e20911#> {n43} @dt=0x5582ebe25d80@(nw1)  reset [RV] <- VAR 0x5582ebe25e60 <e20557#> {n4} @dt=0x5582ebe25d80@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebe3a3f0 <e12294> {n43} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3aa80 <e20705#> {n44} @dt=0x5582ebe28980@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebeeeea0 <e20718#> {n44} @dt=0x5582ebe28980@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc07e30 <e20704#> {n44} @dt=0x5582ebe28980@(nw1)  register_write_memory [LV] => VAR 0x5582ebe28a60 <e20584#> {n16} @dt=0x5582ebe28980@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3b160 <e20720#> {n45} @dt=0x5582ebe28fa0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebeef1d0 <e20733#> {n45} @dt=0x5582ebe28fa0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc07f50 <e20719#> {n45} @dt=0x5582ebe28fa0@(nw1)  memory_to_register_memory [LV] => VAR 0x5582ebe29080 <e20587#> {n17} @dt=0x5582ebe28fa0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3b7c0 <e20735#> {n46} @dt=0x5582ebe29560@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebeef500 <e20748#> {n46} @dt=0x5582ebe29560@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc08070 <e20734#> {n46} @dt=0x5582ebe29560@(nw1)  memory_write_memory [LV] => VAR 0x5582ebe29640 <e20590#> {n18} @dt=0x5582ebe29560@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3bea0 <e20750#> {n47} @dt=0x5582ebe29b80@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebeef830 <e20763#> {n47} @dt=0x5582ebe29b80@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc08190 <e20749#> {n47} @dt=0x5582ebe29b80@(nw1)  HI_register_write_memory [LV] => VAR 0x5582ebe29c60 <e20593#> {n19} @dt=0x5582ebe29b80@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3c550 <e20765#> {n48} @dt=0x5582ebe2a190@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebeefb60 <e20778#> {n48} @dt=0x5582ebe2a190@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc082b0 <e20764#> {n48} @dt=0x5582ebe2a190@(nw1)  LO_register_write_memory [LV] => VAR 0x5582ebe2a270 <e20596#> {n20} @dt=0x5582ebe2a190@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3cbd0 <e20780#> {n49} @dt=0x5582ebe2a770@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebeefe90 <e20793#> {n49} @dt=0x5582ebe2a770@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc083d0 <e20779#> {n49} @dt=0x5582ebe2a770@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5582ebe2a850 <e20599#> {n21} @dt=0x5582ebe2a770@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3d260 <e20795#> {n50} @dt=0x5582ebe33210@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe3cf90 <e12368> {n50} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04510 <e20794#> {n50} @dt=0x5582ebe33210@(nw32)  ALU_output_memory [LV] => VAR 0x5582ebe33710 <e20656#> {n33} @dt=0x5582ebe33210@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3d8f0 <e20801#> {n51} @dt=0x5582ebe34500@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe3d620 <e12379> {n51} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04630 <e20800#> {n51} @dt=0x5582ebe34500@(nw32)  ALU_HI_output_memory [LV] => VAR 0x5582ebe34a00 <e20664#> {n34} @dt=0x5582ebe34500@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3df80 <e20807#> {n52} @dt=0x5582ebe357f0@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe3dcb0 <e12390> {n52} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04750 <e20806#> {n52} @dt=0x5582ebe357f0@(nw32)  ALU_LO_output_memory [LV] => VAR 0x5582ebe35cf0 <e20672#> {n35} @dt=0x5582ebe357f0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3e610 <e20813#> {n53} @dt=0x5582ebe36ae0@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe3e340 <e12401> {n53} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04870 <e20812#> {n53} @dt=0x5582ebe36ae0@(nw32)  write_data_memory [LV] => VAR 0x5582ebe36fe0 <e20680#> {n36} @dt=0x5582ebe36ae0@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3eca0 <e20819#> {n54} @dt=0x5582ebe37dd0@(nw5)
    1:2:2:1:2:1:1: CONST 0x5582ebef0540 <e20832#> {n54} @dt=0x5582ebe37dd0@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04990 <e20818#> {n54} @dt=0x5582ebe37dd0@(nw5)  write_register_memory [LV] => VAR 0x5582ebe382d0 <e20688#> {n37} @dt=0x5582ebe37dd0@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3f330 <e20834#> {n55} @dt=0x5582ebe2ad60@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef0870 <e20847#> {n55} @dt=0x5582ebe2ad60@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04ab0 <e20833#> {n55} @dt=0x5582ebe2ad60@(nw1)  j_instruction_memory [LV] => VAR 0x5582ebe2ae40 <e20602#> {n22} @dt=0x5582ebe2ad60@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe3fa10 <e20849#> {n56} @dt=0x5582ebe39130@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe3f740 <e12434> {n56} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04bd0 <e20848#> {n56} @dt=0x5582ebe39130@(nw32)  j_program_counter_memory [LV] => VAR 0x5582ebe39630 <e20696#> {n38} @dt=0x5582ebe39130@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe40030 <e20855#> {n57} @dt=0x5582ebe2b2c0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebef0c80 <e20868#> {n57} @dt=0x5582ebe2b2c0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebc04cf0 <e20854#> {n57} @dt=0x5582ebe2b2c0@(nw1)  HALT_memory [LV] => VAR 0x5582ebe2b3a0 <e20605#> {n23} @dt=0x5582ebe2b2c0@(nw1)  HALT_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x5582ebe40280 <e12448> {n59} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe40700 <e20870#> {n60} @dt=0x5582ebe28980@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebc04e10 <e20871#> {n60} @dt=0x5582ebe261c0@(nw1)  register_write_execute [RV] <- VAR 0x5582ebe262a0 <e20560#> {n7} @dt=0x5582ebe261c0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebc04f30 <e20869#> {n60} @dt=0x5582ebe28980@(nw1)  register_write_memory [LV] => VAR 0x5582ebe28a60 <e20584#> {n16} @dt=0x5582ebe28980@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe40bd0 <e20873#> {n61} @dt=0x5582ebe28fa0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebc05050 <e20874#> {n61} @dt=0x5582ebe26620@(nw1)  memory_to_register_execute [RV] <- VAR 0x5582ebe26700 <e20563#> {n8} @dt=0x5582ebe26620@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebc05170 <e20872#> {n61} @dt=0x5582ebe28fa0@(nw1)  memory_to_register_memory [LV] => VAR 0x5582ebe29080 <e20587#> {n17} @dt=0x5582ebe28fa0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe41000 <e20876#> {n62} @dt=0x5582ebe29560@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebc05290 <e20877#> {n62} @dt=0x5582ebe26a80@(nw1)  memory_write_execute [RV] <- VAR 0x5582ebe26b60 <e20566#> {n9} @dt=0x5582ebe26a80@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebc053b0 <e20875#> {n62} @dt=0x5582ebe29560@(nw1)  memory_write_memory [LV] => VAR 0x5582ebe29640 <e20590#> {n18} @dt=0x5582ebe29560@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe414d0 <e20879#> {n63} @dt=0x5582ebe29b80@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe4a70 <e20880#> {n63} @dt=0x5582ebe26ee0@(nw1)  HI_register_write_execute [RV] <- VAR 0x5582ebe26fc0 <e20569#> {n10} @dt=0x5582ebe26ee0@(nw1)  HI_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe4b90 <e20878#> {n63} @dt=0x5582ebe29b80@(nw1)  HI_register_write_memory [LV] => VAR 0x5582ebe29c60 <e20593#> {n19} @dt=0x5582ebe29b80@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe41970 <e20882#> {n64} @dt=0x5582ebe2a190@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe4cb0 <e20883#> {n64} @dt=0x5582ebe27300@(nw1)  LO_register_write_execute [RV] <- VAR 0x5582ebe273e0 <e20572#> {n11} @dt=0x5582ebe27300@(nw1)  LO_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe4dd0 <e20881#> {n64} @dt=0x5582ebe2a190@(nw1)  LO_register_write_memory [LV] => VAR 0x5582ebe2a270 <e20596#> {n20} @dt=0x5582ebe2a190@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe41e10 <e20885#> {n65} @dt=0x5582ebe2a770@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe4ef0 <e20886#> {n65} @dt=0x5582ebe278e0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5582ebe279c0 <e20575#> {n12} @dt=0x5582ebe278e0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5010 <e20884#> {n65} @dt=0x5582ebe2a770@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5582ebe2a850 <e20599#> {n21} @dt=0x5582ebe2a770@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe42260 <e20888#> {n66} @dt=0x5582ebe2ad60@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5130 <e20889#> {n66} @dt=0x5582ebe27e80@(nw1)  j_instruction_execute [RV] <- VAR 0x5582ebe27f60 <e20578#> {n13} @dt=0x5582ebe27e80@(nw1)  j_instruction_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5250 <e20887#> {n66} @dt=0x5582ebe2ad60@(nw1)  j_instruction_memory [LV] => VAR 0x5582ebe2ae40 <e20602#> {n22} @dt=0x5582ebe2ad60@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe426c0 <e20891#> {n67} @dt=0x5582ebe33210@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5370 <e20892#> {n67} @dt=0x5582ebe2c1c0@(nw32)  ALU_output_execute [RV] <- VAR 0x5582ebe2c6c0 <e20608#> {n26} @dt=0x5582ebe2c1c0@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5490 <e20890#> {n67} @dt=0x5582ebe33210@(nw32)  ALU_output_memory [LV] => VAR 0x5582ebe33710 <e20656#> {n33} @dt=0x5582ebe33210@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe42b20 <e20894#> {n68} @dt=0x5582ebe34500@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe55b0 <e20895#> {n68} @dt=0x5582ebe2d4b0@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x5582ebe2d9b0 <e20616#> {n27} @dt=0x5582ebe2d4b0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe56d0 <e20893#> {n68} @dt=0x5582ebe34500@(nw32)  ALU_HI_output_memory [LV] => VAR 0x5582ebe34a00 <e20664#> {n34} @dt=0x5582ebe34500@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe42f80 <e20897#> {n69} @dt=0x5582ebe357f0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe57f0 <e20898#> {n69} @dt=0x5582ebe2e600@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x5582ebe2eb00 <e20624#> {n28} @dt=0x5582ebe2e600@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5910 <e20896#> {n69} @dt=0x5582ebe357f0@(nw32)  ALU_LO_output_memory [LV] => VAR 0x5582ebe35cf0 <e20672#> {n35} @dt=0x5582ebe357f0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe433e0 <e20900#> {n70} @dt=0x5582ebe36ae0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5a30 <e20901#> {n70} @dt=0x5582ebe2f8c0@(nw32)  write_data_execute [RV] <- VAR 0x5582ebe2fdc0 <e20632#> {n29} @dt=0x5582ebe2f8c0@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5b50 <e20899#> {n70} @dt=0x5582ebe36ae0@(nw32)  write_data_memory [LV] => VAR 0x5582ebe36fe0 <e20680#> {n36} @dt=0x5582ebe36ae0@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe43840 <e20903#> {n71} @dt=0x5582ebe37dd0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5c70 <e20904#> {n71} @dt=0x5582ebe30bb0@(nw5)  write_register_execute [RV] <- VAR 0x5582ebe310b0 <e20640#> {n30} @dt=0x5582ebe30bb0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5d90 <e20902#> {n71} @dt=0x5582ebe37dd0@(nw5)  write_register_memory [LV] => VAR 0x5582ebe382d0 <e20688#> {n37} @dt=0x5582ebe37dd0@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe43d10 <e20906#> {n72} @dt=0x5582ebe39130@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe5eb0 <e20907#> {n72} @dt=0x5582ebe31ed0@(nw32)  j_program_counter_execute [RV] <- VAR 0x5582ebe323d0 <e20648#> {n31} @dt=0x5582ebe31ed0@(nw32)  j_program_counter_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe5fd0 <e20905#> {n72} @dt=0x5582ebe39130@(nw32)  j_program_counter_memory [LV] => VAR 0x5582ebe39630 <e20696#> {n38} @dt=0x5582ebe39130@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe44090 <e20909#> {n73} @dt=0x5582ebe2b2c0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebbe60f0 <e20910#> {n73} @dt=0x5582ebe283e0@(nw1)  HALT_execute [RV] <- VAR 0x5582ebe284c0 <e20581#> {n14} @dt=0x5582ebe283e0@(nw1)  HALT_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebbe6210 <e20908#> {n73} @dt=0x5582ebe2b2c0@(nw1)  HALT_memory [LV] => VAR 0x5582ebe2b3a0 <e20605#> {n23} @dt=0x5582ebe2b2c0@(nw1)  HALT_memory OUTPUT PORT
    1: MODULE 0x5582ebe47200 <e14101> {o1}  Fetch_Decode_Register  L3
    1:2: VAR 0x5582ebe47670 <e20436#> {o3} @dt=0x5582ebe47590@(nw1)  clk INPUT PORT
    1:2: VAR 0x5582ebe47b10 <e20439#> {o4} @dt=0x5582ebe47a30@(nw1)  enable INPUT PORT
    1:2: VAR 0x5582ebe48030 <e20442#> {o5} @dt=0x5582ebe47f50@(nw1)  clear INPUT PORT
    1:2: VAR 0x5582ebe48550 <e20445#> {o6} @dt=0x5582ebe48470@(nw1)  reset INPUT PORT
    1:2: VAR 0x5582ebe48ab0 <e20448#> {o8} @dt=0x5582ebe489d0@(nw1)  HALT_fetch INPUT PORT
    1:2: VAR 0x5582ebe48fd0 <e20451#> {o9} @dt=0x5582ebe48ef0@(nw1)  HALT_decode OUTPUT PORT
    1:2: VAR 0x5582ebe4a190 <e20454#> {o11} @dt=0x5582ebe49c90@(nw32)  instruction_fetch INPUT PORT
    1:2: VAR 0x5582ebe4b3f0 <e20462#> {o12} @dt=0x5582ebe4aef0@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x5582ebe4c6f0 <e20470#> {o14} @dt=0x5582ebe4c1f0@(nw32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x5582ebe4da20 <e20478#> {o15} @dt=0x5582ebe4d520@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x5582ebe53880 <e12838> {o19} [always_ff]
    1:2:1: SENTREE 0x5582ebe4e230 <e12710> {o19}
    1:2:1:1: SENITEM 0x5582ebe4dee0 <e12704> {o19} [POS]
    1:2:1:1:1: VARREF 0x5582ebde53a0 <e20484#> {o19} @dt=0x5582ebe47590@(nw1)  clk [RV] <- VAR 0x5582ebe47670 <e20436#> {o3} @dt=0x5582ebe47590@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebe4e170 <e12709> {o19} [POS]
    1:2:1:1:1: VARREF 0x5582ebde54c0 <e20485#> {o19} @dt=0x5582ebe48470@(nw1)  reset [RV] <- VAR 0x5582ebe48550 <e20445#> {o6} @dt=0x5582ebe48470@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebe4e370 <e12711> {o19} [UNNAMED]
    1:2:2:1: IF 0x5582ebe53770 <e12835> {o20}
    1:2:2:1:1: VARREF 0x5582ebde55e0 <e20551#> {o20} @dt=0x5582ebe48470@(nw1)  reset [RV] <- VAR 0x5582ebe48550 <e20445#> {o6} @dt=0x5582ebe48470@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebe4e810 <e12713> {o20} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe4eea0 <e20487#> {o21} @dt=0x5582ebe4c1f0@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe4ebd0 <e12722> {o21} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebde5700 <e20486#> {o21} @dt=0x5582ebe4c1f0@(nw32)  instruction_decode [LV] => VAR 0x5582ebe4c6f0 <e20470#> {o14} @dt=0x5582ebe4c1f0@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe4fbb0 <e20493#> {o22} @dt=0x5582ebe4d520@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x5582ebe4f9d0 <e12746> {o22} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x5582ebe4f6c0 <e12738> {o22} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5582ebe4f2c0 <e12739> {o22} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x5582ebde5820 <e20492#> {o22} @dt=0x5582ebe4d520@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x5582ebe4da20 <e20478#> {o15} @dt=0x5582ebe4d520@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe501d0 <e20499#> {o23} @dt=0x5582ebe48ef0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebeee680 <e20512#> {o23} @dt=0x5582ebe48ef0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebde5940 <e20498#> {o23} @dt=0x5582ebe48ef0@(nw1)  HALT_decode [LV] => VAR 0x5582ebe48fd0 <e20451#> {o9} @dt=0x5582ebe48ef0@(nw1)  HALT_decode OUTPUT PORT
    1:2:2:1:3: IF 0x5582ebe536a0 <e12833> {o25}
    1:2:2:1:3:1: LOGNOT 0x5582ebe50560 <e12834> {o25} @dt=0x5582ebcad070@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebde5a60 <e20550#> {o25} @dt=0x5582ebe47a30@(nw1)  enable [RV] <- VAR 0x5582ebe47b10 <e20439#> {o4} @dt=0x5582ebe47a30@(nw1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x5582ebe506a0 <e12764> {o25} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x5582ebe53590 <e12831> {o26}
    1:2:2:1:3:2:1:1: VARREF 0x5582ebde5b80 <e20549#> {o26} @dt=0x5582ebe47f50@(nw1)  clear [RV] <- VAR 0x5582ebe48030 <e20442#> {o5} @dt=0x5582ebe47f50@(nw1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x5582ebe50b40 <e12766> {o26} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x5582ebe511d0 <e20514#> {o27} @dt=0x5582ebe4c1f0@(nw32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x5582ebe50f00 <e12775> {o27} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x5582ebde5ca0 <e20513#> {o27} @dt=0x5582ebe4c1f0@(nw32)  instruction_decode [LV] => VAR 0x5582ebe4c6f0 <e20470#> {o14} @dt=0x5582ebe4c1f0@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x5582ebe51ee0 <e20520#> {o28} @dt=0x5582ebe4d520@(nw32)
    1:2:2:1:3:2:1:2:1:1: REPLICATE 0x5582ebe51d00 <e12799> {o28} @dt=0x5582ebc70570@(G/w32)
    1:2:2:1:3:2:1:2:1:1:1: CONST 0x5582ebe519f0 <e12791> {o28} @dt=0x5582ebc6fc80@(G/w1)  1'h0
    1:2:2:1:3:2:1:2:1:1:2: CONST 0x5582ebe515f0 <e12792> {o28} @dt=0x5582ebc71740@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2:1:2: VARREF 0x5582ebde5dc0 <e20519#> {o28} @dt=0x5582ebe4d520@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x5582ebe4da20 <e20478#> {o15} @dt=0x5582ebe4d520@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x5582ebe52500 <e20526#> {o29} @dt=0x5582ebe48ef0@(nw1)
    1:2:2:1:3:2:1:2:1:1: CONST 0x5582ebeeeb70 <e20539#> {o29} @dt=0x5582ebe48ef0@(nw1)  1'h0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x5582ebde5ee0 <e20525#> {o29} @dt=0x5582ebe48ef0@(nw1)  HALT_decode [LV] => VAR 0x5582ebe48fd0 <e20451#> {o9} @dt=0x5582ebe48ef0@(nw1)  HALT_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x5582ebe52780 <e12813> {o30} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x5582ebe52c00 <e20541#> {o31} @dt=0x5582ebe4c1f0@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x5582ebde6000 <e20542#> {o31} @dt=0x5582ebe49c90@(nw32)  instruction_fetch [RV] <- VAR 0x5582ebe4a190 <e20454#> {o11} @dt=0x5582ebe49c90@(nw32)  instruction_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x5582ebc07530 <e20540#> {o31} @dt=0x5582ebe4c1f0@(nw32)  instruction_decode [LV] => VAR 0x5582ebe4c6f0 <e20470#> {o14} @dt=0x5582ebe4c1f0@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x5582ebe530a0 <e20544#> {o32} @dt=0x5582ebe4d520@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x5582ebc07650 <e20545#> {o32} @dt=0x5582ebe4aef0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x5582ebe4b3f0 <e20462#> {o12} @dt=0x5582ebe4aef0@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x5582ebc07770 <e20543#> {o32} @dt=0x5582ebe4d520@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x5582ebe4da20 <e20478#> {o15} @dt=0x5582ebe4d520@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x5582ebe53450 <e20547#> {o33} @dt=0x5582ebe48ef0@(nw1)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x5582ebc07890 <e20548#> {o33} @dt=0x5582ebe489d0@(nw1)  HALT_fetch [RV] <- VAR 0x5582ebe48ab0 <e20448#> {o8} @dt=0x5582ebe489d0@(nw1)  HALT_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x5582ebc079b0 <e20546#> {o33} @dt=0x5582ebe48ef0@(nw1)  HALT_decode [LV] => VAR 0x5582ebe48fd0 <e20451#> {o9} @dt=0x5582ebe48ef0@(nw1)  HALT_decode OUTPUT PORT
    1: MODULE 0x5582ebe58ba0 <e14102> {p1}  Memory_Writeback_Register  L3
    1:2: VAR 0x5582ebe59010 <e20169#> {p3} @dt=0x5582ebe58f30@(nw1)  clk INPUT PORT
    1:2: VAR 0x5582ebe59430 <e20172#> {p4} @dt=0x5582ebe59350@(nw1)  reset INPUT PORT
    1:2: VAR 0x5582ebe59850 <e20175#> {p7} @dt=0x5582ebe59770@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x5582ebe59c70 <e20178#> {p8} @dt=0x5582ebe59b90@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x5582ebe5a090 <e20181#> {p9} @dt=0x5582ebe59fb0@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x5582ebe5a610 <e20184#> {p10} @dt=0x5582ebe5a530@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x5582ebe5ab60 <e20187#> {p11} @dt=0x5582ebe5aa80@(nw1)  HALT_memory INPUT PORT
    1:2: VAR 0x5582ebe5b1b0 <e20190#> {p13} @dt=0x5582ebe5b0d0@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5b7c0 <e20193#> {p14} @dt=0x5582ebe5b6e0@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5bdd0 <e20196#> {p15} @dt=0x5582ebe5bcf0@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5c3e0 <e20199#> {p16} @dt=0x5582ebe5c300@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5c930 <e20202#> {p17} @dt=0x5582ebe5c850@(nw1)  HALT_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe5dbf0 <e20205#> {p20} @dt=0x5582ebe5d6f0@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x5582ebe5f020 <e20213#> {p21} @dt=0x5582ebe5eb20@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x5582ebe60310 <e20221#> {p22} @dt=0x5582ebe5fe10@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x5582ebe61600 <e20229#> {p23} @dt=0x5582ebe61100@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x5582ebe628f0 <e20237#> {p24} @dt=0x5582ebe623f0@(nw32)  read_data_memory INPUT PORT
    1:2: VAR 0x5582ebe63be0 <e20245#> {p26} @dt=0x5582ebe636e0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe64f00 <e20253#> {p27} @dt=0x5582ebe64a00@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe66200 <e20261#> {p28} @dt=0x5582ebe65d00@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe674f0 <e20269#> {p29} @dt=0x5582ebe66ff0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x5582ebe687e0 <e20277#> {p30} @dt=0x5582ebe682e0@(nw32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x5582ebe706e0 <e13411> {p33} [always_ff]
    1:2:1: SENTREE 0x5582ebe68fd0 <e13235> {p33}
    1:2:1:1: SENITEM 0x5582ebe68c80 <e13229> {p33} [POS]
    1:2:1:1:1: VARREF 0x5582ebe20d90 <e20283#> {p33} @dt=0x5582ebe58f30@(nw1)  clk [RV] <- VAR 0x5582ebe59010 <e20169#> {p3} @dt=0x5582ebe58f30@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x5582ebe68f10 <e13234> {p33} [POS]
    1:2:1:1:1: VARREF 0x5582ebcf6f70 <e20284#> {p33} @dt=0x5582ebe59350@(nw1)  reset [RV] <- VAR 0x5582ebe59430 <e20172#> {p4} @dt=0x5582ebe59350@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x5582ebe69110 <e13236> {p33} [UNNAMED]
    1:2:2:1: IF 0x5582ebe70590 <e13408> {p34}
    1:2:2:1:1: VARREF 0x5582ebcf7090 <e20429#> {p34} @dt=0x5582ebe59350@(nw1)  reset [RV] <- VAR 0x5582ebe59430 <e20172#> {p4} @dt=0x5582ebe59350@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x5582ebe69540 <e13238> {p34} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe69bd0 <e20286#> {p35} @dt=0x5582ebe5b0d0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebee5940 <e20299#> {p35} @dt=0x5582ebe5b0d0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf71b0 <e20285#> {p35} @dt=0x5582ebe5b0d0@(nw1)  register_write_writeback [LV] => VAR 0x5582ebe5b1b0 <e20190#> {p13} @dt=0x5582ebe5b0d0@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6a280 <e20301#> {p36} @dt=0x5582ebe5b6e0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebee5c70 <e20314#> {p36} @dt=0x5582ebe5b6e0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf72d0 <e20300#> {p36} @dt=0x5582ebe5b6e0@(nw1)  memory_to_register_writeback [LV] => VAR 0x5582ebe5b7c0 <e20193#> {p14} @dt=0x5582ebe5b6e0@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6a930 <e20316#> {p37} @dt=0x5582ebe5bcf0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebee5fa0 <e20329#> {p37} @dt=0x5582ebe5bcf0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf73f0 <e20315#> {p37} @dt=0x5582ebe5bcf0@(nw1)  HI_register_write_writeback [LV] => VAR 0x5582ebe5bdd0 <e20196#> {p15} @dt=0x5582ebe5bcf0@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6afe0 <e20331#> {p38} @dt=0x5582ebe5c300@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebeed6d0 <e20344#> {p38} @dt=0x5582ebe5c300@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf7510 <e20330#> {p38} @dt=0x5582ebe5c300@(nw1)  LO_register_write_writeback [LV] => VAR 0x5582ebe5c3e0 <e20199#> {p16} @dt=0x5582ebe5c300@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6b640 <e20346#> {p39} @dt=0x5582ebe636e0@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe6b370 <e13290> {p39} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf7630 <e20345#> {p39} @dt=0x5582ebe636e0@(nw32)  ALU_output_writeback [LV] => VAR 0x5582ebe63be0 <e20245#> {p26} @dt=0x5582ebe636e0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6bd20 <e20352#> {p40} @dt=0x5582ebe64a00@(nw5)
    1:2:2:1:2:1:1: CONST 0x5582ebeedae0 <e20365#> {p40} @dt=0x5582ebe64a00@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf7750 <e20351#> {p40} @dt=0x5582ebe64a00@(nw5)  write_register_writeback [LV] => VAR 0x5582ebe64f00 <e20253#> {p27} @dt=0x5582ebe64a00@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6c380 <e20367#> {p41} @dt=0x5582ebe65d00@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe6c0b0 <e13312> {p41} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebcf7870 <e20366#> {p41} @dt=0x5582ebe65d00@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x5582ebe66200 <e20261#> {p28} @dt=0x5582ebe65d00@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6ca10 <e20373#> {p42} @dt=0x5582ebe66ff0@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe6c740 <e13323> {p42} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebcb33b0 <e20372#> {p42} @dt=0x5582ebe66ff0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x5582ebe674f0 <e20269#> {p29} @dt=0x5582ebe66ff0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6d0a0 <e20379#> {p43} @dt=0x5582ebe682e0@(nw32)
    1:2:2:1:2:1:1: CONST 0x5582ebe6cdd0 <e13334> {p43} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x5582ebcb34d0 <e20378#> {p43} @dt=0x5582ebe682e0@(nw32)  read_data_writeback [LV] => VAR 0x5582ebe687e0 <e20277#> {p30} @dt=0x5582ebe682e0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5582ebe6d6c0 <e20385#> {p44} @dt=0x5582ebe5c850@(nw1)
    1:2:2:1:2:1:1: CONST 0x5582ebeee0b0 <e20398#> {p44} @dt=0x5582ebe5c850@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5582ebcb35f0 <e20384#> {p44} @dt=0x5582ebe5c850@(nw1)  HALT_writeback [LV] => VAR 0x5582ebe5c930 <e20202#> {p17} @dt=0x5582ebe5c850@(nw1)  HALT_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x5582ebe6d970 <e13348> {p46} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6dde0 <e20400#> {p47} @dt=0x5582ebe5b0d0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebcb3710 <e20401#> {p47} @dt=0x5582ebe59770@(nw1)  register_write_memory [RV] <- VAR 0x5582ebe59850 <e20175#> {p7} @dt=0x5582ebe59770@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebcb3830 <e20399#> {p47} @dt=0x5582ebe5b0d0@(nw1)  register_write_writeback [LV] => VAR 0x5582ebe5b1b0 <e20190#> {p13} @dt=0x5582ebe5b0d0@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6e2b0 <e20403#> {p48} @dt=0x5582ebe5b6e0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebcb3950 <e20404#> {p48} @dt=0x5582ebe59b90@(nw1)  memory_to_register_memory [RV] <- VAR 0x5582ebe59c70 <e20178#> {p8} @dt=0x5582ebe59b90@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebcb3a70 <e20402#> {p48} @dt=0x5582ebe5b6e0@(nw1)  memory_to_register_writeback [LV] => VAR 0x5582ebe5b7c0 <e20193#> {p14} @dt=0x5582ebe5b6e0@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6e790 <e20406#> {p50} @dt=0x5582ebe5bcf0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebcb3b90 <e20407#> {p50} @dt=0x5582ebe59fb0@(nw1)  HI_register_write_memory [RV] <- VAR 0x5582ebe5a090 <e20181#> {p9} @dt=0x5582ebe59fb0@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebcb3cb0 <e20405#> {p50} @dt=0x5582ebe5bcf0@(nw1)  HI_register_write_writeback [LV] => VAR 0x5582ebe5bdd0 <e20196#> {p15} @dt=0x5582ebe5bcf0@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6ec30 <e20409#> {p51} @dt=0x5582ebe5c300@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebcb3dd0 <e20410#> {p51} @dt=0x5582ebe5a530@(nw1)  LO_register_write_memory [RV] <- VAR 0x5582ebe5a610 <e20184#> {p10} @dt=0x5582ebe5a530@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebcb3ef0 <e20408#> {p51} @dt=0x5582ebe5c300@(nw1)  LO_register_write_writeback [LV] => VAR 0x5582ebe5c3e0 <e20199#> {p16} @dt=0x5582ebe5c300@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6f0a0 <e20412#> {p53} @dt=0x5582ebe636e0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebd88a80 <e20413#> {p53} @dt=0x5582ebe5d6f0@(nw32)  ALU_output_memory [RV] <- VAR 0x5582ebe5dbf0 <e20205#> {p20} @dt=0x5582ebe5d6f0@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd88ba0 <e20411#> {p53} @dt=0x5582ebe636e0@(nw32)  ALU_output_writeback [LV] => VAR 0x5582ebe63be0 <e20245#> {p26} @dt=0x5582ebe636e0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6f520 <e20415#> {p54} @dt=0x5582ebe64a00@(nw5)
    1:2:2:1:3:1:1: VARREF 0x5582ebd88cc0 <e20416#> {p54} @dt=0x5582ebe5eb20@(nw5)  write_register_memory [RV] <- VAR 0x5582ebe5f020 <e20213#> {p21} @dt=0x5582ebe5eb20@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd88de0 <e20414#> {p54} @dt=0x5582ebe64a00@(nw5)  write_register_writeback [LV] => VAR 0x5582ebe64f00 <e20253#> {p27} @dt=0x5582ebe64a00@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6f980 <e20418#> {p55} @dt=0x5582ebe65d00@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebd88f00 <e20419#> {p55} @dt=0x5582ebe5fe10@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x5582ebe60310 <e20221#> {p22} @dt=0x5582ebe5fe10@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd89020 <e20417#> {p55} @dt=0x5582ebe65d00@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x5582ebe66200 <e20261#> {p28} @dt=0x5582ebe65d00@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe6fde0 <e20421#> {p56} @dt=0x5582ebe66ff0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebd89140 <e20422#> {p56} @dt=0x5582ebe61100@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x5582ebe61600 <e20229#> {p23} @dt=0x5582ebe61100@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd89260 <e20420#> {p56} @dt=0x5582ebe66ff0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x5582ebe674f0 <e20269#> {p29} @dt=0x5582ebe66ff0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe70150 <e20424#> {p57} @dt=0x5582ebe682e0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5582ebd89380 <e20425#> {p57} @dt=0x5582ebe623f0@(nw32)  read_data_memory [RV] <- VAR 0x5582ebe628f0 <e20237#> {p24} @dt=0x5582ebe623f0@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd894a0 <e20423#> {p57} @dt=0x5582ebe682e0@(nw32)  read_data_writeback [LV] => VAR 0x5582ebe687e0 <e20277#> {p30} @dt=0x5582ebe682e0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5582ebe70410 <e20427#> {p58} @dt=0x5582ebe5c850@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5582ebd895c0 <e20428#> {p58} @dt=0x5582ebe5aa80@(nw1)  HALT_memory [RV] <- VAR 0x5582ebe5ab60 <e20187#> {p11} @dt=0x5582ebe5aa80@(nw1)  HALT_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5582ebd896e0 <e20426#> {p58} @dt=0x5582ebe5c850@(nw1)  HALT_writeback [LV] => VAR 0x5582ebe5c930 <e20202#> {p17} @dt=0x5582ebe5c850@(nw1)  HALT_writeback OUTPUT PORT
    1: MODULE 0x5582ebe741c0 <e14103> {q1}  ALU_Input_Mux  L3
    1:2: VAR 0x5582ebe751d0 <e19970#> {q2} @dt=0x5582ebe74cd0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2: VAR 0x5582ebe76290 <e19978#> {q3} @dt=0x5582ebe75d90@(nw3)  forward_one_execute INPUT PORT
    1:2: VAR 0x5582ebe77550 <e19986#> {q4} @dt=0x5582ebe77050@(nw3)  forward_two_execute INPUT PORT
    1:2: VAR 0x5582ebe787f0 <e19994#> {q6} @dt=0x5582ebe782f0@(nw32)  read_data_1_reg INPUT PORT
    1:2: VAR 0x5582ebe79a90 <e20002#> {q7} @dt=0x5582ebe79590@(nw32)  result_writeback INPUT PORT
    1:2: VAR 0x5582ebe7ad50 <e20010#> {q8} @dt=0x5582ebe7a850@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x5582ebe7c010 <e20018#> {q9} @dt=0x5582ebe7bb10@(nw32)  LO_result_writeback INPUT PORT
    1:2: VAR 0x5582ebe7d2d0 <e20026#> {q10} @dt=0x5582ebe7cdd0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x5582ebe7e530 <e20034#> {q11} @dt=0x5582ebe7e030@(nw32)  read_data_2_reg INPUT PORT
    1:2: VAR 0x5582ebe7f7d0 <e20042#> {q12} @dt=0x5582ebe7f2d0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x5582ebe80a90 <e20050#> {q13} @dt=0x5582ebe80590@(nw32)  HI_result_writeback INPUT PORT
    1:2: VAR 0x5582ebe81d50 <e20058#> {q14} @dt=0x5582ebe81850@(nw32)  sign_imm_execute INPUT PORT
    1:2: VAR 0x5582ebe82fb0 <e20066#> {q15} @dt=0x5582ebe82ab0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2: VAR 0x5582ebe84290 <e20074#> {q17} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2: VAR 0x5582ebe85550 <e20082#> {q18} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2: VAR 0x5582ebe86710 <e20090#> {q21} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 VAR
    1:2: ALWAYS 0x5582ebe90140 <e14068> {q22} [always_comb]
    1:2:2: BEGIN 0x5582ebe86950 <e13853> {q22} [UNNAMED]
    1:2:2:1: CASE 0x5582ebe86ce0 <e13855> {q23}
    1:2:2:1:1: VARREF 0x5582ebe247e0 <e20096#> {q23} @dt=0x5582ebe75d90@(nw3)  forward_one_execute [RV] <- VAR 0x5582ebe76290 <e19978#> {q3} @dt=0x5582ebe75d90@(nw3)  forward_one_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe875a0 <e13868> {q24}
    1:2:2:1:2:1: CONST 0x5582ebe86ec0 <e13862> {q24} @dt=0x5582ebda12f0@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebe874e0 <e20098#> {q24} @dt=0x5582ebe83d90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebcf7c40 <e20099#> {q24} @dt=0x5582ebe782f0@(nw32)  read_data_1_reg [RV] <- VAR 0x5582ebe787f0 <e19994#> {q6} @dt=0x5582ebe782f0@(nw32)  read_data_1_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebcf7d60 <e20097#> {q24} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e20074#> {q17} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe87ec0 <e13881> {q25}
    1:2:2:1:2:1: CONST 0x5582ebe87770 <e13874> {q25} @dt=0x5582ebda12f0@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebe87e00 <e20101#> {q25} @dt=0x5582ebe83d90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe91590 <e20102#> {q25} @dt=0x5582ebe79590@(nw32)  result_writeback [RV] <- VAR 0x5582ebe79a90 <e20002#> {q7} @dt=0x5582ebe79590@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe916b0 <e20100#> {q25} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e20074#> {q17} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe887e0 <e13894> {q26}
    1:2:2:1:2:1: CONST 0x5582ebe88090 <e13887> {q26} @dt=0x5582ebda12f0@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x5582ebe88720 <e20104#> {q26} @dt=0x5582ebe83d90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe91820 <e20105#> {q26} @dt=0x5582ebe7a850@(nw32)  ALU_output_memory [RV] <- VAR 0x5582ebe7ad50 <e20010#> {q8} @dt=0x5582ebe7a850@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe92180 <e20103#> {q26} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e20074#> {q17} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe89100 <e13907> {q27}
    1:2:2:1:2:1: CONST 0x5582ebe889b0 <e13900> {q27} @dt=0x5582ebda12f0@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x5582ebe89040 <e20107#> {q27} @dt=0x5582ebe83d90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe922a0 <e20108#> {q27} @dt=0x5582ebe7bb10@(nw32)  LO_result_writeback [RV] <- VAR 0x5582ebe7c010 <e20018#> {q9} @dt=0x5582ebe7bb10@(nw32)  LO_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe923c0 <e20106#> {q27} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e20074#> {q17} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe89a20 <e13920> {q28}
    1:2:2:1:2:1: CONST 0x5582ebe892d0 <e13913> {q28} @dt=0x5582ebda12f0@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x5582ebe89960 <e20110#> {q28} @dt=0x5582ebe83d90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebdcfce0 <e20111#> {q28} @dt=0x5582ebe7cdd0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x5582ebe7d2d0 <e20026#> {q10} @dt=0x5582ebe7cdd0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebdcfe00 <e20109#> {q28} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e20074#> {q17} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8a1d0 <e13932> {q29}
    1:2:2:1:2:2: ASSIGN 0x5582ebe8a110 <e20113#> {q29} @dt=0x5582ebe83d90@(nw32)
    1:2:2:1:2:2:1: CONST 0x5582ebe89e40 <e13929> {q29} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x5582ebdcff20 <e20112#> {q29} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute [LV] => VAR 0x5582ebe84290 <e20074#> {q17} @dt=0x5582ebe83d90@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1: CASE 0x5582ebe8a540 <e14012> {q31}
    1:2:2:1:1: VARREF 0x5582ebdd0040 <e20121#> {q31} @dt=0x5582ebe77050@(nw3)  forward_two_execute [RV] <- VAR 0x5582ebe77550 <e19986#> {q4} @dt=0x5582ebe77050@(nw3)  forward_two_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8add0 <e13947> {q32}
    1:2:2:1:2:1: CONST 0x5582ebe8a720 <e13941> {q32} @dt=0x5582ebda12f0@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebe8ad10 <e20123#> {q32} @dt=0x5582ebe86210@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe710f0 <e20124#> {q32} @dt=0x5582ebe7e030@(nw32)  read_data_2_reg [RV] <- VAR 0x5582ebe7e530 <e20034#> {q11} @dt=0x5582ebe7e030@(nw32)  read_data_2_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe71210 <e20122#> {q32} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e20090#> {q21} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8b6d0 <e13960> {q33}
    1:2:2:1:2:1: CONST 0x5582ebe8afc0 <e13953> {q33} @dt=0x5582ebda12f0@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebe8b610 <e20126#> {q33} @dt=0x5582ebe86210@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe71330 <e20127#> {q33} @dt=0x5582ebe79590@(nw32)  result_writeback [RV] <- VAR 0x5582ebe79a90 <e20002#> {q7} @dt=0x5582ebe79590@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe71450 <e20125#> {q33} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e20090#> {q21} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8bfb0 <e13973> {q34}
    1:2:2:1:2:1: CONST 0x5582ebe8b8a0 <e13966> {q34} @dt=0x5582ebda12f0@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x5582ebe8bef0 <e20129#> {q34} @dt=0x5582ebe86210@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe71570 <e20130#> {q34} @dt=0x5582ebe7a850@(nw32)  ALU_output_memory [RV] <- VAR 0x5582ebe7ad50 <e20010#> {q8} @dt=0x5582ebe7a850@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe54590 <e20128#> {q34} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e20090#> {q21} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8c890 <e13986> {q35}
    1:2:2:1:2:1: CONST 0x5582ebe8c180 <e13979> {q35} @dt=0x5582ebda12f0@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x5582ebe8c7d0 <e20132#> {q35} @dt=0x5582ebe86210@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe546b0 <e20133#> {q35} @dt=0x5582ebe80590@(nw32)  HI_result_writeback [RV] <- VAR 0x5582ebe80a90 <e20050#> {q13} @dt=0x5582ebe80590@(nw32)  HI_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe547d0 <e20131#> {q35} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e20090#> {q21} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8d170 <e13999> {q36}
    1:2:2:1:2:1: CONST 0x5582ebe8ca60 <e13992> {q36} @dt=0x5582ebda12f0@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x5582ebe8d0b0 <e20135#> {q36} @dt=0x5582ebe86210@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe548f0 <e20136#> {q36} @dt=0x5582ebe7f2d0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x5582ebe7f7d0 <e20042#> {q12} @dt=0x5582ebe7f2d0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe54a10 <e20134#> {q36} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e20090#> {q21} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x5582ebe8d8e0 <e14011> {q37}
    1:2:2:1:2:2: ASSIGN 0x5582ebe8d820 <e20138#> {q37} @dt=0x5582ebe86210@(nw32)
    1:2:2:1:2:2:1: CONST 0x5582ebe8d550 <e14008> {q37} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x5582ebe54b30 <e20137#> {q37} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 [LV] => VAR 0x5582ebe86710 <e20090#> {q21} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 VAR
    1:2:2:1: CASE 0x5582ebe8dc50 <e14066> {q39}
    1:2:2:1:1: VARREF 0x5582ebe20490 <e20147#> {q39} @dt=0x5582ebe74cd0@(nw2)  ALU_src_B_execute [RV] <- VAR 0x5582ebe751d0 <e19970#> {q2} @dt=0x5582ebe74cd0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8e540 <e14027> {q40}
    1:2:2:1:2:1: CONST 0x5582ebe8de30 <e14021> {q40} @dt=0x5582ebc94f90@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x5582ebe8e480 <e20149#> {q40} @dt=0x5582ebe85050@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe205b0 <e20150#> {q40} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 [RV] <- VAR 0x5582ebe86710 <e20090#> {q21} @dt=0x5582ebe86210@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2:2:2: VARREF 0x5582ebe206d0 <e20148#> {q40} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute [LV] => VAR 0x5582ebe85550 <e20082#> {q18} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8ee60 <e14040> {q41}
    1:2:2:1:2:1: CONST 0x5582ebe8e710 <e14033> {q41} @dt=0x5582ebc94f90@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x5582ebe8eda0 <e20152#> {q41} @dt=0x5582ebe85050@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe207f0 <e20153#> {q41} @dt=0x5582ebe81850@(nw32)  sign_imm_execute [RV] <- VAR 0x5582ebe81d50 <e20058#> {q14} @dt=0x5582ebe81850@(nw32)  sign_imm_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe20910 <e20151#> {q41} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute [LV] => VAR 0x5582ebe85550 <e20082#> {q18} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8f7a0 <e14053> {q42}
    1:2:2:1:2:1: CONST 0x5582ebe8f030 <e14046> {q42} @dt=0x5582ebc94f90@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x5582ebe8f6e0 <e20155#> {q42} @dt=0x5582ebe85050@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5582ebe20a30 <e20156#> {q42} @dt=0x5582ebe82ab0@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x5582ebe82fb0 <e20066#> {q15} @dt=0x5582ebe82ab0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5582ebe20b50 <e20154#> {q42} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute [LV] => VAR 0x5582ebe85550 <e20082#> {q18} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5582ebe8ff50 <e14065> {q43}
    1:2:2:1:2:2: ASSIGN 0x5582ebe8fe90 <e20158#> {q43} @dt=0x5582ebe85050@(nw32)
    1:2:2:1:2:2:1: CONST 0x5582ebe8fbc0 <e14062> {q43} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x5582ebe20c70 <e20157#> {q43} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute [LV] => VAR 0x5582ebe85550 <e20082#> {q18} @dt=0x5582ebe85050@(nw32)  src_B_ALU_execute OUTPUT PORT
    3: TYPETABLE 0x5582ebbcf5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x5582ebcad070 <e3572> {c474} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5582ebc7d1b0 <e2789> {c272} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5582ebc6fc80 <e2495> {c209} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5582ebcad070 <e3572> {c474} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5582ebcb4010 <e19848> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x5582ebc94f90 <e3188> {c373} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5582ebda12f0 <e9103> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x5582ebc70340 <e2507> {c209} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5582ebf2bb80 <e27905#> {c272} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5582ebc8ce60 <e3054> {c338} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5582ebef3c50 <e21624#> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5582ebef3750 <e21570#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5582ebcceda0 <e4278> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x5582ebf25fd0 <e26530#> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x5582ebf2a050 <e27181#> {c74} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x5582ebf2a860 <e27235#> {c76} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x5582ebc6fef0 <e2502> {c209} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x5582ebf2cc90 <e28073#> {c373} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
		detailed  ->  BASICDTYPE 0x5582ebce7df0 <e4939> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x5582ebf1ddd0 <e25634#> {e22} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebc088b0 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebc65040 <e2291> {c165} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebefafc0 <e22754#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebc185b0 <e462> {c47} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebc27c70 <e831> {c72} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebef78c0 <e22239#> {h40} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebbf9850 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebf1e5e0 <e25677#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebc71740 <e2542> {c213} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebcce010 <e4253> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebc70570 <e2514> {c209} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebee5320 <e20116#> {q29} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5582ebcce630 <e4266> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x5582ebf221b0 <e26087#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebbf9850 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc088b0 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc185b0 <e462> {c47} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc27c70 <e831> {c72} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc65040 <e2291> {c165} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc6fc80 <e2495> {c209} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5582ebc6fef0 <e2502> {c209} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x5582ebc70340 <e2507> {c209} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5582ebc70570 <e2514> {c209} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc71740 <e2542> {c213} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc7d1b0 <e2789> {c272} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5582ebc8ce60 <e3054> {c338} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc94f90 <e3188> {c373} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebcad070 <e3572> {c474} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5582ebcce010 <e4253> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcce630 <e4266> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcceda0 <e4278> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebce7df0 <e4939> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x5582ebda12f0 <e9103> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebcb4010 <e19848> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5582ebed14a0 <e19856> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5582ebe74cd0 <e19969#> {q2} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebe75d90 <e19977#> {q3} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebe77050 <e19985#> {q4} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebe782f0 <e19993#> {q6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe79590 <e20001#> {q7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7a850 <e20009#> {q8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7bb10 <e20017#> {q9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7cdd0 <e20025#> {q10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7e030 <e20033#> {q11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe7f2d0 <e20041#> {q12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe80590 <e20049#> {q13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe81850 <e20057#> {q14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe82ab0 <e20065#> {q15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe83d90 <e20073#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe85050 <e20081#> {q18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe86210 <e20089#> {q21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebee5320 <e20116#> {q29} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe58f30 <e20168#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe59350 <e20171#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe59770 <e20174#> {p7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe59b90 <e20177#> {p8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe59fb0 <e20180#> {p9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5a530 <e20183#> {p10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5aa80 <e20186#> {p11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5b0d0 <e20189#> {p13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5b6e0 <e20192#> {p14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5bcf0 <e20195#> {p15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5c300 <e20198#> {p16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5c850 <e20201#> {p17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe5d6f0 <e20204#> {p20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe5eb20 <e20212#> {p21} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe5fe10 <e20220#> {p22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe61100 <e20228#> {p23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe623f0 <e20236#> {p24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe636e0 <e20244#> {p26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe64a00 <e20252#> {p27} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe65d00 <e20260#> {p28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe66ff0 <e20268#> {p29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe682e0 <e20276#> {p30} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe47590 <e20435#> {o3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe47a30 <e20438#> {o4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe47f50 <e20441#> {o5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe48470 <e20444#> {o6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe489d0 <e20447#> {o8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe48ef0 <e20450#> {o9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe49c90 <e20453#> {o11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe4aef0 <e20461#> {o12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe4c1f0 <e20469#> {o14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe4d520 <e20477#> {o15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe25960 <e20553#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe25d80 <e20556#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe261c0 <e20559#> {n7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe26620 <e20562#> {n8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe26a80 <e20565#> {n9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe26ee0 <e20568#> {n10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe27300 <e20571#> {n11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe278e0 <e20574#> {n12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe27e80 <e20577#> {n13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe283e0 <e20580#> {n14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe28980 <e20583#> {n16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe28fa0 <e20586#> {n17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe29560 <e20589#> {n18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe29b80 <e20592#> {n19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2a190 <e20595#> {n20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2a770 <e20598#> {n21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2ad60 <e20601#> {n22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2b2c0 <e20604#> {n23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebe2c1c0 <e20607#> {n26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe2d4b0 <e20615#> {n27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe2e600 <e20623#> {n28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe2f8c0 <e20631#> {n29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe30bb0 <e20639#> {n30} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe31ed0 <e20647#> {n31} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe33210 <e20655#> {n33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe34500 <e20663#> {n34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe357f0 <e20671#> {n35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe36ae0 <e20679#> {n36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe37dd0 <e20687#> {n37} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe39130 <e20695#> {n38} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdecc70 <e20913#> {m3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebded090 <e20916#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebded4b0 <e20919#> {m5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebded8d0 <e20922#> {m8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdedcf0 <e20925#> {m9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdee110 <e20928#> {m10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdeef50 <e20931#> {m11} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebdf01b0 <e20939#> {m12} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebdf0af0 <e20947#> {m13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf1010 <e20950#> {m14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf1e90 <e20953#> {m15} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebdf2810 <e20961#> {m16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf2d70 <e20964#> {m17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf3310 <e20967#> {m18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf3870 <e20970#> {m19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf3e10 <e20973#> {m21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf4370 <e20976#> {m22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf48d0 <e20979#> {m23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf5770 <e20982#> {m24} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebdf69d0 <e20990#> {m25} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebdf73d0 <e20998#> {m26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf79e0 <e21001#> {m27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf88c0 <e21004#> {m28} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebdf9300 <e21012#> {m29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf9900 <e21015#> {m30} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdf9ed0 <e21018#> {m31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdfa430 <e21021#> {m32} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdfb260 <e21024#> {m34} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdfc4d0 <e21032#> {m35} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdfd740 <e21040#> {m36} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdfe9b0 <e21048#> {m37} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdffc60 <e21056#> {m39} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe00ed0 <e21064#> {m40} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe02140 <e21072#> {m41} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebe03440 <e21080#> {m42} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe046e0 <e21088#> {m45} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe05950 <e21096#> {m46} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe06c50 <e21104#> {m47} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe07fb0 <e21112#> {m48} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe09260 <e21120#> {m50} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe0a4d0 <e21128#> {m51} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe0b7d0 <e21136#> {m52} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebe0cb70 <e21144#> {m53} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd22e0 <e21422#> {l3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd2800 <e21425#> {l4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd2d20 <e21428#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd30e0 <e21431#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd34a0 <e21434#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdd4240 <e21437#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdd4a20 <e21445#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdd5200 <e21453#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebdd6440 <e21461#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd6c20 <e21469#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd7400 <e21477#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd8640 <e21485#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdd8e20 <e21493#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdda060 <e21501#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdda840 <e21509#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebddba80 <e21517#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x5582ebddd9e0 <e21534#> {l13} @dt=this@(nw32)u[31:0] refdt=0x5582ebddd4e0(nw32) [31:0]
    3:1:2: RANGE 0x5582ebddd3e0 <e10353> {l13}
    3:1:2:2: CONST 0x5582ebddcd10 <e10349> {l13} @dt=0x5582ebbf9850@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x5582ebddd110 <e10350> {l13} @dt=0x5582ebc088b0@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x5582ebddd4e0 <e21528#> {l13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdde710 <e21536#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebddee40 <e21544#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebef3750 <e21570#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebef3c50 <e21624#> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebde15f0 <e21639#> {l28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdc7d70 <e21687#> {k2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdc8a30 <e21690#> {k3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebdc9370 <e21698#> {k4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdc9890 <e21701#> {k5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdc9db0 <e21704#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebdcac10 <e21707#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebed1870 <e21761#> {j6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebed1ef0 <e21769#> {j7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebed2750 <e21806#> {j8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebed2fb0 <e21843#> {j9} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebed3810 <e21880#> {j10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebed4070 <e21917#> {j12} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc06af0 <e21971#> {i6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc06d50 <e21974#> {i7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebecfac0 <e22011#> {i8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebed0320 <e22048#> {i10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd8f1c0 <e22096#> {h2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd8fc10 <e22099#> {h3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd90c50 <e22107#> {h4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd91e90 <e22115#> {h5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd930d0 <e22123#> {h6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd94350 <e22131#> {h7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd94cd0 <e22139#> {h8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd95230 <e22142#> {h9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd960d0 <e22145#> {h10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd96a50 <e22153#> {h11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd96fb0 <e22156#> {h12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd97e10 <e22159#> {h13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd987e0 <e22167#> {h14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd98df0 <e22170#> {h15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd99440 <e22173#> {h16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd99a50 <e22176#> {h17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9a060 <e22179#> {h18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9a670 <e22182#> {h19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9ac30 <e22185#> {h20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9b1d0 <e22188#> {h22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9b720 <e22191#> {h23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9bd00 <e22194#> {h24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9c310 <e22197#> {h25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9c900 <e22200#> {h26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9d7f0 <e22203#> {h27} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebd9eb20 <e22211#> {h28} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebd9f420 <e22219#> {h31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd9f850 <e22222#> {h32} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebef78c0 <e22239#> {h40} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd7a640 <e22423#> {g3} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebd7b800 <e22431#> {g4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd7ca40 <e22439#> {g5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd7dc80 <e22447#> {g6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd7e5c0 <e22455#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd02f00 <e22662#> {f3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebd05d90 <e22670#> {f5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd08df0 <e22673#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd09210 <e22676#> {f7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd09cf0 <e22679#> {f8} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebd0ab70 <e22687#> {f9} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebd0b330 <e22695#> {f10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0bfb0 <e22698#> {f11} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebd0c8f0 <e22706#> {f12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0ce10 <e22709#> {f13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0d390 <e22712#> {f14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0d930 <e22715#> {f15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0de90 <e22718#> {f16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebd0ebf0 <e22721#> {f19} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebd0fd10 <e22729#> {f20} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebd10e30 <e22737#> {f21} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebefafc0 <e22754#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcb9230 <e25483#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebcba330 <e25491#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbb570 <e25499#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbc7f0 <e25507#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbda30 <e25515#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbecd0 <e25523#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcbfe50 <e25531#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebcc0fd0 <e25539#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcc1d70 <e25547#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcc2e30 <e25555#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcc3fb0 <e25563#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebcc5130 <e25571#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebf1ddd0 <e25634#> {e22} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebf1e5e0 <e25677#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebf221b0 <e26087#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5582ebf25fd0 <e26530#> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebcafce0 <e26592#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcb04c0 <e26600#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebcb1700 <e26608#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebbe3990 <e26626#> {c6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebbf66b0 <e26629#> {c8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebbf8400 <e26632#> {c9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc08b30 <e26635#> {c10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc092f0 <e26643#> {c13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc09dd0 <e26646#> {c16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0ac50 <e26654#> {c17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0bad0 <e26662#> {c20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0c310 <e26670#> {c21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc0c730 <e26673#> {c22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc0d310 <e26676#> {c23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0e310 <e26684#> {c24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc0ea70 <e26692#> {c27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc0f610 <e26695#> {c31} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc10790 <e26703#> {c32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc118b0 <e26711#> {c33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc12a30 <e26719#> {c34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc13b50 <e26727#> {c35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc14370 <e26735#> {c36} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc147b0 <e26738#> {c39} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc14c10 <e26741#> {c40} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc15010 <e26744#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc15470 <e26747#> {c42} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc161d0 <e26750#> {c43} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebc172f0 <e26758#> {c44} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebc17b10 <e26766#> {c45} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc17f10 <e26769#> {c46} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc18c70 <e26772#> {c47} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebc19490 <e26780#> {c48} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc19890 <e26783#> {c49} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc19cf0 <e26786#> {c50} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1a150 <e26789#> {c51} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1a550 <e26792#> {c52} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1a950 <e26795#> {c53} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1ad50 <e26798#> {c54} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc1ba90 <e26801#> {c59} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc1c9b0 <e26809#> {c60} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc1d950 <e26817#> {c61} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc1ea70 <e26825#> {c63} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebc208f0 <e26880#> {c65} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc21020 <e26888#> {c65} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc23c30 <e26990#> {c68} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc24360 <e26998#> {c68} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc26f70 <e27100#> {c71} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc28e20 <e27155#> {c73} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5582ebf2a050 <e27181#> {c74} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5582ebc2acd0 <e27209#> {c75} @dt=this@(nw26)  logic kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x5582ebf2a860 <e27235#> {c76} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x5582ebc2cc10 <e27263#> {c78} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc2ddf0 <e27271#> {c79} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc2efa0 <e27279#> {c80} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc30180 <e27287#> {c81} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc31360 <e27295#> {c82} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc324b0 <e27303#> {c83} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc33600 <e27311#> {c84} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc34750 <e27319#> {c85} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc358a0 <e27327#> {c86} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc369f0 <e27335#> {c87} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc37bd0 <e27343#> {c88} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc38df0 <e27351#> {c91} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebc396d0 <e27359#> {c92} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc39b60 <e27362#> {c93} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3a8f0 <e27365#> {c94} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc3baa0 <e27373#> {c95} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5582ebc3cc50 <e27381#> {c96} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5582ebc3d530 <e27389#> {c97} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3d9f0 <e27392#> {c98} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3de80 <e27395#> {c99} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3e3c0 <e27398#> {c100} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3e850 <e27401#> {c101} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3ece0 <e27404#> {c102} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3f110 <e27407#> {c103} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc3fe80 <e27410#> {c106} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc40fd0 <e27418#> {c107} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc42180 <e27426#> {c108} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc43330 <e27434#> {c109} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc444e0 <e27442#> {c110} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc45690 <e27450#> {c111} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc46840 <e27458#> {c112} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc479f0 <e27466#> {c113} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc48b40 <e27474#> {c114} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc49c90 <e27482#> {c115} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc4ade0 <e27490#> {c116} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc4bf90 <e27498#> {c117} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc4d140 <e27506#> {c118} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc4e320 <e27514#> {c119} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc4f530 <e27522#> {c120} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc4fe20 <e27530#> {c123} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc50bb0 <e27533#> {c124} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc51490 <e27541#> {c125} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc51920 <e27544#> {c126} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc51de0 <e27547#> {c127} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc522a0 <e27550#> {c128} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc52730 <e27553#> {c129} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc52bf0 <e27556#> {c130} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc530b0 <e27559#> {c131} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc534e0 <e27562#> {c132} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc542b0 <e27565#> {c135} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc55460 <e27573#> {c136} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc56610 <e27581#> {c137} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc577c0 <e27589#> {c138} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc58970 <e27597#> {c139} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc59b50 <e27605#> {c140} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc5ad30 <e27613#> {c141} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc5b650 <e27621#> {c145} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5bb10 <e27624#> {c146} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5bfd0 <e27627#> {c147} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5c490 <e27630#> {c148} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5c8c0 <e27633#> {c149} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc5d6c0 <e27636#> {c152} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5582ebc5e870 <e27644#> {c153} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc5fa20 <e27652#> {c154} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc60bd0 <e27660#> {c155} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc61d80 <e27668#> {c156} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc62f30 <e27676#> {c157} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5582ebc637c0 <e27684#> {c160} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc63bf0 <e27687#> {c161} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc64080 <e27690#> {c162} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc64510 <e27693#> {c163} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc649a0 <e27696#> {c164} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebc65730 <e27699#> {c165} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebc668e0 <e27707#> {c166} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5582ebc671c0 <e27715#> {c167} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5582ebf2bb80 <e27905#> {c272} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5582ebf2cc90 <e28073#> {c373} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
