

================================================================
== Vivado HLS Report for 'image_filter_Block_loopexit24_i_proc1'
================================================================
* Date:           Thu Jun  4 17:29:30 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.00|      4.01|        0.75|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 4.01ns
ST_1: p_read_1 [1/1] 0.00ns
newFuncRoot_ifconv:0  %p_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read)

ST_1: tmp_4 [1/1] 2.71ns
newFuncRoot_ifconv:1  %tmp_4 = icmp eq i64 %p_read_1, 0

ST_1: dp_2 [9/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 2>: 4.01ns
ST_2: dp_2 [8/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 3>: 4.01ns
ST_3: dp_2 [7/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 4>: 4.01ns
ST_4: dp_2 [6/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 5>: 4.01ns
ST_5: dp_2 [5/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 6>: 4.01ns
ST_6: dp_2 [4/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 7>: 4.01ns
ST_7: dp_2 [3/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 8>: 4.01ns
ST_8: dp_2 [2/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 9>: 4.01ns
ST_9: dp_2 [1/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 10>: 3.09ns
ST_10: res_V_2 [1/1] 0.00ns
newFuncRoot_ifconv:3  %res_V_2 = bitcast float %dp_2 to i32

ST_10: exp_V [1/1] 0.00ns
newFuncRoot_ifconv:4  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_2, i32 23, i32 30)

ST_10: exp_V_4 [1/1] 1.72ns
newFuncRoot_ifconv:5  %exp_V_4 = add i8 %exp_V, -32

ST_10: p_Result_s [1/1] 0.00ns
newFuncRoot_ifconv:6  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_2, i8 %exp_V_4, i32 23, i32 30) nounwind

ST_10: dp [1/1] 0.00ns
newFuncRoot_ifconv:7  %dp = bitcast i32 %p_Result_s to float

ST_10: p_0_i_i_out [1/1] 1.37ns
newFuncRoot_ifconv:8  %p_0_i_i_out = select i1 %tmp_4, float 0.000000e+00, float %dp

ST_10: stg_28 [1/1] 0.00ns
newFuncRoot_ifconv:9  ret float %p_0_i_i_out



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c298c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1    (read      ) [ 00111111110]
tmp_4       (icmp      ) [ 00111111111]
dp_2        (sitofp    ) [ 00000000001]
res_V_2     (bitcast   ) [ 00000000000]
exp_V       (partselect) [ 00000000000]
exp_V_4     (add       ) [ 00000000000]
p_Result_s  (partset   ) [ 00000000000]
dp          (bitcast   ) [ 00000000000]
p_0_i_i_out (select    ) [ 00000000000]
stg_28      (ret       ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="p_read_1_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="64" slack="0"/>
<pin id="20" dir="0" index="1" bw="64" slack="0"/>
<pin id="21" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="25" class="1004" name="grp_fu_25">
<pin_list>
<pin id="26" dir="0" index="0" bw="64" slack="0"/>
<pin id="27" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="dp_2/1 "/>
</bind>
</comp>

<comp id="29" class="1004" name="tmp_4_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="64" slack="0"/>
<pin id="31" dir="0" index="1" bw="1" slack="0"/>
<pin id="32" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="res_V_2_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="1"/>
<pin id="37" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V_2/10 "/>
</bind>
</comp>

<comp id="38" class="1004" name="exp_V_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="6" slack="0"/>
<pin id="42" dir="0" index="3" bw="6" slack="0"/>
<pin id="43" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_V/10 "/>
</bind>
</comp>

<comp id="48" class="1004" name="exp_V_4_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_4/10 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_Result_s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="0" index="3" bw="6" slack="0"/>
<pin id="59" dir="0" index="4" bw="6" slack="0"/>
<pin id="60" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="66" class="1004" name="dp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp/10 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_0_i_i_out_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="9"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_i_i_out/10 "/>
</bind>
</comp>

<comp id="77" class="1005" name="p_read_1_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="1"/>
<pin id="79" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="tmp_4_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="9"/>
<pin id="84" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="87" class="1005" name="dp_2_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="2" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="18" pin="2"/><net_sink comp="25" pin=0"/></net>

<net id="33"><net_src comp="18" pin="2"/><net_sink comp="29" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="29" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="35" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="52"><net_src comp="38" pin="4"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="35" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="48" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="69"><net_src comp="54" pin="5"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="18" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="25" pin=0"/></net>

<net id="85"><net_src comp="29" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="90"><net_src comp="25" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="35" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exp_V : 1
		exp_V_4 : 2
		p_Result_s : 3
		dp : 4
		p_0_i_i_out : 5
		stg_28 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|  sitofp  |      grp_fu_25      |    0    |   502   |   576   |
|----------|---------------------|---------|---------|---------|
|  select  |  p_0_i_i_out_fu_70  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |     tmp_4_fu_29     |    0    |    0    |    22   |
|----------|---------------------|---------|---------|---------|
|    add   |    exp_V_4_fu_48    |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|   read   | p_read_1_read_fu_18 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     exp_V_fu_38     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  partset |   p_Result_s_fu_54  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |   502   |   638   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|  dp_2_reg_87  |   32   |
|p_read_1_reg_77|   64   |
|  tmp_4_reg_82 |    1   |
+---------------+--------+
|     Total     |   97   |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_25 |  p0  |   2  |  64  |   128  ||    64   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  1.571  ||    64   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   502  |   638  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   64   |
|  Register |    -   |    -   |   97   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   599  |   702  |
+-----------+--------+--------+--------+--------+
