Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 16:04:29 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/SgdLR_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.580ns (13.240%)  route 3.801ns (86.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.801     5.230    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/theta_address0[0][4]
    SLICE_X31Y44         LUT5 (Prop_lut5_I3_O)        0.124     5.354 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_1__0/O
                         net (fo=1, routed)           0.000     5.354    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/grp_fu_309_p0[29]
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/ap_clk
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.029     5.918    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.580ns (13.317%)  route 3.775ns (86.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.775     5.204    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/theta_address0[0][4]
    SLICE_X37Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.328 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din1_buf1[9]_i_1/O
                         net (fo=1, routed)           0.000     5.328    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/grp_fu_119_p1[9]
    SLICE_X37Y42         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X37Y42         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.031     5.920    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.985ns (45.485%)  route 2.379ns (54.515%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X32Y26         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.370     3.861    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     3.985 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.535 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.535    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.649 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.649    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.763 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.877 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.877    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.991 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.105 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     5.114    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.337 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X28Y25         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X28Y25         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.580ns (13.255%)  route 3.796ns (86.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.796     5.225    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/theta_address0[0][4]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.349 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din1_buf1[22]_i_1/O
                         net (fo=1, routed)           0.000     5.349    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/grp_fu_119_p1[22]
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.079     5.968    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                          5.968    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.982ns (45.542%)  route 2.370ns (54.458%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X32Y26         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.370     3.861    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     3.985 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.535 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.535    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.649 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.649    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.763 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.877 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.877    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.991 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.325 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.325    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[21]
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.961ns (45.278%)  route 2.370ns (54.722%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X32Y26         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.370     3.861    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     3.985 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.535 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.535    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.649 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.649    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.763 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.877 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.877    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.991 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.304 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.304    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[23]
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.118ns (26.260%)  route 3.139ns (73.740%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_clk
    SLICE_X26Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/Q
                         net (fo=46, routed)          1.379     2.870    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_pp0_stage1
    SLICE_X24Y35         LUT4 (Prop_lut4_I2_O)        0.150     3.020 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[30]_i_4/O
                         net (fo=31, routed)          0.969     3.988    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[30]_i_4_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I2_O)        0.326     4.314 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_2/O
                         net (fo=1, routed)           0.792     5.106    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_2_n_2
    SLICE_X24Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_1/O
                         net (fo=1, routed)           0.000     5.230    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/grp_fu_119_p0[29]
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[29]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.031     5.920    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.118ns (26.435%)  route 3.111ns (73.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_clk
    SLICE_X26Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_reg[1]/Q
                         net (fo=46, routed)          1.379     2.870    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/ap_CS_fsm_pp0_stage1
    SLICE_X24Y35         LUT4 (Prop_lut4_I2_O)        0.150     3.020 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[30]_i_4/O
                         net (fo=31, routed)          1.138     4.157    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[30]_i_4_n_2
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.326     4.483 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[28]_i_2/O
                         net (fo=1, routed)           0.595     5.078    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[28]_i_2_n_2
    SLICE_X24Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.202 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[28]_i_1/O
                         net (fo=1, routed)           0.000     5.202    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/grp_fu_119_p0[28]
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/ap_clk
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[28]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.029     5.918    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din0_buf1_reg[28]
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.887ns (44.326%)  route 2.370ns (55.674%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X32Y26         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.370     3.861    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     3.985 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.535 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.535    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.649 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.649    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.763 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.877 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.877    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.991 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.230 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.230    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[22]
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X28Y24         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.580ns (13.768%)  route 3.633ns (86.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/Q
                         net (fo=160, routed)         3.633     5.062    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/theta_address0[0][4]
    SLICE_X31Y44         LUT5 (Prop_lut5_I3_O)        0.124     5.186 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[31]_i_1__0/O
                         net (fo=1, routed)           0.000     5.186    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/grp_fu_309_p0[31]
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3539, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/ap_clk
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[31]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.031     5.920    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  0.734    




