/* This project is based on the MIPS Assembler of CS61C in UC Berkeley.
   The framework of this project is been modified to be suitable for RISC-V
   in CS110 course in ShanghaiTech University by Zhijie Yang in March 2019.
   Updated by Chibin Zhang and Zhe Ye in March 2021.
*/

#include "translate.h"

#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#include "block.h"
#include "tables.h"
#include "translate_utils.h"


static const PseudoHandler pseudo_handlers[] = {
    {"beqz", transform_beqz}, {"bnez", transform_bnez}, {"li", transform_li},
    {"mv", transform_mv},     {"j", transform_j},       {"jr", transform_jr},
    {"jal", transform_jal},   {"jalr", transform_jalr}, {"lw", transform_lw},
};

/* 
Fields per entry:
  - const char* name;         -- instr name
  - InstrType instr_type;     -- instr format, e.g. R_type
  - uint8_t opcode;
  - uint8_t funct3;
  - uint8_t funct7;           -- funct7 or partial imm
  - ImmType imm_type;         -- imm type (see translate_utils.h)
*/
static const InstrInfo instr_table[] = {
    // R-type instructions
    {"add", R_TYPE, 0x33, 0x0, 0x00, IMM_NONE},

    {"sub", R_TYPE, 0x33, 0x0, 0x20, IMM_NONE},
    {"xor", R_TYPE, 0x33, 0x4, 0x00, IMM_NONE},
    {"or", R_TYPE, 0x33, 0x6, 0x00, IMM_NONE},
    {"and", R_TYPE, 0x33, 0x7, 0x00, IMM_NONE},
    {"sll", R_TYPE, 0x33, 0x1, 0x00, IMM_NONE},
    {"srl", R_TYPE, 0x33, 0x5, 0x00, IMM_NONE},
    {"sra", R_TYPE, 0x33, 0x5, 0x20, IMM_NONE},
    {"slt", R_TYPE, 0x33, 0x2, 0x00, IMM_NONE},
    {"sltu", R_TYPE, 0x33, 0x3, 0x00, IMM_NONE},
    {"mul", R_TYPE, 0x33, 0x0, 0x01, IMM_NONE},
    {"mulh", R_TYPE, 0x33, 0x1, 0x01, IMM_NONE},
    {"div", R_TYPE, 0x33, 0x4, 0x01, IMM_NONE},
    {"rem", R_TYPE, 0x33, 0x6, 0x01, IMM_NONE},

    // I-type instructions
    {"addi", I_TYPE, 0x13, 0x0, 0x00, IMM_12_SIGNED},
    {"xori", I_TYPE, 0x13, 0x4, 0x00, IMM_12_SIGNED},
    {"ori", I_TYPE, 0x13, 0x6, 0x00, IMM_12_SIGNED},
    {"andi", I_TYPE, 0x13, 0x7, 0x00, IMM_12_SIGNED},
    {"slli", I_TYPE, 0x13, 0x1, 0x00, IMM_5_UNSIGNED},
    {"srli", I_TYPE, 0x13, 0x5, 0x00, IMM_5_UNSIGNED},
    {"srai", I_TYPE, 0x13, 0x5, 0x20, IMM_5_UNSIGNED},
    {"slti", I_TYPE, 0x13, 0x2, 0x00, IMM_12_SIGNED},
    {"sltiu", I_TYPE, 0x13, 0x3, 0x00, IMM_12_SIGNED},
    {"lb", I_TYPE, 0x03, 0x0, 0x00, IMM_12_SIGNED},
    {"lh", I_TYPE, 0x03, 0x1, 0x00, IMM_12_SIGNED},
    {"lw", I_TYPE, 0x03, 0x2, 0x00, IMM_12_SIGNED},
    {"lbu", I_TYPE, 0x03, 0x4, 0x00, IMM_12_SIGNED},
    {"lhu", I_TYPE, 0x03, 0x5, 0x00, IMM_12_SIGNED},
    {"jalr", I_TYPE, 0x67, 0x0, 0x00, IMM_12_SIGNED},
    {"ecall", I_TYPE, 0x73, 0x0, 0x00, IMM_NONE},

    // S-type instructions
    {"sb", S_TYPE, 0x23, 0x0, 0x00, IMM_12_SIGNED},
    {"sh", S_TYPE, 0x23, 0x1, 0x00, IMM_12_SIGNED},
    {"sw", S_TYPE, 0x23, 0x2, 0x00, IMM_12_SIGNED},

    // SB-type instructions
    {"beq", SB_TYPE, 0x63, 0x0, 0x00, IMM_13_SIGNED},
    {"bne", SB_TYPE, 0x63, 0x1, 0x00, IMM_13_SIGNED},
    {"blt", SB_TYPE, 0x63, 0x4, 0x00, IMM_13_SIGNED},
    {"bge", SB_TYPE, 0x63, 0x5, 0x00, IMM_13_SIGNED},
    {"bltu", SB_TYPE, 0x63, 0x6, 0x00, IMM_13_SIGNED},
    {"bgeu", SB_TYPE, 0x63, 0x7, 0x00, IMM_13_SIGNED},

    // U-type instructions
    {"lui", U_TYPE, 0x37, 0x0, 0x00, IMM_20_UNSIGNED},
    {"auipc", U_TYPE, 0x17, 0x0, 0x00, IMM_20_UNSIGNED},

    // UJ-type instructions
    {"jal", UJ_TYPE, 0x6f, 0x0, 0x00, IMM_21_SIGNED},
};

unsigned transform_beqz(Block* blk, char** args, int num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 2) {  // beqz needs 2 args: reg and label
    return 0;
  }
  
  // beqz rs1, label -> beq rs1, x0, label
  char* new_args[] = {args[0], "x0", args[1]};
  write_inst_string(blk->inst_file, "beq", new_args, 3);
  return 1;
  /* === end === */
}

unsigned transform_bnez(Block* blk, char** args, int num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 2) {  // bnez needs 2 args: reg and label
    return 0;
  }
  
  // bnez rs1, label -> bne rs1, x0, label
  char* new_args[] = {args[0], "x0", args[1]};
  write_inst_string(blk->inst_file, "bne", new_args, 3);
  return 1;
  /* === end === */
}

/* Hint:
  - make sure that the number is representable by 32 bits. (Hint: the number
      can be both signed or unsigned).
  - if the immediate can fit in the imm field of an addiu instruction, then
      expand li into a single addi instruction. Otherwise, expand it into
      a lui-addi pair.

  venus has slightly different translation rules for li, and it allows numbers
  larger than the largest 32 bit number to be loaded with li. You should follow
  the above rules if venus behaves differently.
*/
unsigned transform_li(Block* blk, char** args, int num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 2) {  // li needs 2 args: reg and immediate
    return 0;
  }
  
  // Convert immediate to long
  long int imm;
  int err = translate_num(&imm, args[1], IMM_32);
  if (err == -1) {
    return 0;
  }
  
  // If immediate fits in 12 bits, use addi
  if (is_valid_imm(imm, IMM_12_SIGNED)) {
    char imm_str[20];
    sprintf(imm_str, "%ld", imm);
    char* new_args[] = {args[0], "x0", imm_str};
    write_inst_string(blk->inst_file, "addi", new_args, 3);
    return 1;
  }
  
  // Otherwise, use lui + addi
  // Upper 20 bits go to lui
  long upper = (imm >> 12) & 0xFFFFF;
  // Lower 12 bits go to addi, sign extended
  long lower = imm & 0xFFF;
  if (lower & 0x800) {  // If lower 12 bits are negative
    upper += 1;  // Add 1 to upper to compensate
  }
  
  char upper_str[20], lower_str[20];
  sprintf(upper_str, "%ld", upper);
  sprintf(lower_str, "%ld", lower);
  
  char* lui_args[] = {args[0], upper_str};
  char* addi_args[] = {args[0], args[0], lower_str};
  
  write_inst_string(blk->inst_file, "lui", lui_args, 2);
  write_inst_string(blk->inst_file, "addi", addi_args, 3);
  return 2;
  /* === end === */
}

/* Hint:
  - your expansion should use the fewest number of instructions possible.
 */
unsigned transform_mv(Block* blk, char** args, int num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 2) {  // mv needs 2 args: dest and source registers
    return 0;
  }
  
  // mv rd, rs -> addi rd, rs, 0
  char* new_args[] = {args[0], args[1], "0"};
  write_inst_string(blk->inst_file, "addi", new_args, 3);
  return 1;
  /* === end === */
}

unsigned transform_j(Block* blk, char** args, int num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 1) {  // j needs 1 arg: label
    return 0;
  }
  
  // j label -> jal x0, label
  char* new_args[] = {"x0", args[0]};
  write_inst_string(blk->inst_file, "jal", new_args, 2);
  return 1;
  /* === end === */
}

unsigned transform_jr(Block* blk, char** args, int num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 1) {  // jr needs 1 arg: register
    return 0;
  }
  
  // jr rs -> jalr x0, 0(rs)
  char* new_args[] = {"x0", args[0], "0"};
  write_inst_string(blk->inst_file, "jalr", new_args, 3);
  return 1;
  /* === end === */
}

/* Hint:
  - Since handler is selected by instruction name, be careful about
    pseudo/regular instruction name collisions
 */
unsigned transform_jal(Block* blk, char** args, int num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args == 1) {  // jal label -> jal x1, label
    char* new_args[] = {"x1", args[0]};
    write_inst_string(blk->inst_file, "jal", new_args, 2);
    return 1;
  } else if (num_args == 2) {  // jal rd, label
    write_inst_string(blk->inst_file, "jal", args, num_args);
    return 1;
  }
  return 0;
  /* === end === */
}

/* Hint:
  - Since handler is selected by instruction name, be careful about
    pseudo/regular instruction name collisions
 */
unsigned transform_jalr(Block* blk, char** args, int num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args == 1) {  // jalr rs -> jalr x1, 0(rs)
    char* new_args[] = {"x1", args[0], "0"};
    write_inst_string(blk->inst_file, "jalr", new_args, 3);
    return 1;
  } else if (num_args == 2) {  // jalr rd, rs -> jalr rd, 0(rs)
    char* new_args[] = {args[0], args[1], "0"};
    write_inst_string(blk->inst_file, "jalr", new_args, 3);
    return 1;
  } else if (num_args == 3) {  // jalr rd, offset(rs)
    write_inst_string(blk->inst_file, "jalr", args, num_args);
    return 1;
  }
  return 0;
  /* === end === */
}

/* Hint:
 * - You should leave the label AS IS and resolve it in pass 2.
 */
unsigned transform_lw(Block* blk, char** args, int num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 2) {  // lw needs 2 args: reg and address/label
    return 0;
  }
  
  // Just write the instruction as is, label will be resolved in pass 2
  write_inst_string(blk->inst_file, "lw", args, num_args);
  return 1;
  /* === end === */
}

/* Traverse pseudo_handlers table to select corresponding handler by NAME */
const PseudoHandler* find_pseudo_handler(const char* name) {
  for (size_t i = 0; i < sizeof(pseudo_handlers) / sizeof(pseudo_handlers[0]);
       i++) {
    if (strcmp(name, pseudo_handlers[i].name) == 0) {
      return &pseudo_handlers[i];
    }
  }
  return NULL;
}

/* Writes instructions during the assembler's first pass to BLK. The case
   for pseudo-instructions will be handled by handlers, but you need to
   write code to complete these TRANSFORM functions, as well as dealing
   with general instructions. Your pseudoinstruction expansions should not
   have any side effects.

   BLK is the intermediate instruction block you should write to,
   NAME is the name of the instruction, ARGS is an array of the arguments, and
   NUM_ARGS specifies the number of items in ARGS.

   Error checking for regular instructions are done in pass two. However, for
   pseudoinstructions, you must make sure that ARGS contains the correct number
   of arguments. You do NOT need to check whether the registers / label are
   valid, since that will be checked in part two.

   Returns the number of instructions written (so 0 if there were any errors).
 */
unsigned write_pass_one(Block* blk, const char* name, char** args,
                        int num_args) {
  /* Deal with pseudo-instructions */
  const PseudoHandler* handler = find_pseudo_handler(name);
  if (handler) {
    return handler->transform(blk, args, num_args);
  }
  /* What about general instructions? */
  /* IMPLEMENT ME */
  /* === start === */
  // For general instructions, just write them directly
  write_inst_string(blk->inst_file, name, args, num_args);
  return 1;
  /* === end === */
}

/* Writes the instruction in hexadecimal format to OUTPUT during pass #2.

   NAME is the name of the instruction, ARGS is an array of the arguments, and
   NUM_ARGS specifies the number of items in ARGS.

   The symbol table (SYMTBL) is given for any symbols that need to be resolved
   at this step.

   You must perform error checking on all instructions and make sure that their
   arguments are valid. If an instruction is invalid, you should not write
   anything to OUTPUT but simply return -1. venus may be a useful resource for
   this step.

   All regular instruction information is given at `instr_table`.

   Note the use of helper functions. Consider writing your own! If the function
   definition comes afterwards, you must declare it first (see translate.h).

   Returns 0 on success and -1 on error.
 */
int translate_inst(FILE* output, const char* name, char** args, size_t num_args,
                   uint32_t addr, SymbolTable* symtbl) {
  for (size_t i = 0; i < sizeof(instr_table) / sizeof(instr_table[0]); i++) {
    const InstrInfo* info = &instr_table[i];
    if (strcmp(name, info->name) == 0) {
      switch (info->instr_type) {
        case R_TYPE:
          return write_rtype(output, info, args, num_args);
        case I_TYPE:
          return write_itype(output, info, args, num_args, addr, symtbl);
        case S_TYPE:
          return write_stype(output, info, args, num_args);
        case SB_TYPE:
          return write_sbtype(output, info, args, num_args, addr, symtbl);
        case U_TYPE:
          return write_utype(output, info, args, num_args, addr, symtbl);
        case UJ_TYPE:
          return write_ujtype(output, info, args, num_args, addr, symtbl);
      }
    }
  }
  return -1;
}

/* A helper function for writing most R-type instructions. You should use
   translate_reg() to parse registers and write_inst_hex() to write to
   OUTPUT. Both are defined in translate_utils.h.

   This function is INCOMPLETE. Complete the implementation below. You will
   find bitwise operations to be the cleanest way to complete this function.
 */
int write_rtype(FILE* output, const InstrInfo* info, char** args,
                size_t num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 3) {  // R-type needs 3 registers: rd, rs1, rs2
    return -1;
  }
  
  // Get register numbers
  int rd = translate_reg(args[0]);
  int rs1 = translate_reg(args[1]);
  int rs2 = translate_reg(args[2]);
  
  if (rd == -1 || rs1 == -1 || rs2 == -1) {
    return -1;  // Invalid register
  }
  
  // Encode instruction
  uint32_t instruction = 0;
  instruction |= info->opcode;  // opcode: bits 0-6
  instruction |= (rd << 7);     // rd: bits 7-11
  instruction |= (info->funct3 << 12);  // funct3: bits 12-14
  instruction |= (rs1 << 15);   // rs1: bits 15-19
  instruction |= (rs2 << 20);   // rs2: bits 20-24
  instruction |= (info->funct7 << 25);  // funct7: bits 25-31
  
  write_inst_hex(output, instruction);
  return 0;
  /* === end === */
}

/* Hint:
  - Number of ARGS and immediate range of each I_type instruction may
  vary. Refer to RISC-V green card and design proper encoding rules.
  - Some instruction(s) expanded from pseudo ones may has(have) unresolved
  label(s). You need to take that special case into consideration. Refer to
  write_sbtype for detailed relative address calculation.
 */
int write_itype(FILE* output, const InstrInfo* info, char** args,
                size_t num_args, uint32_t addr, SymbolTable* symtbl) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 3) {  // I-type needs 3 args: rd, rs1, imm
    return -1;
  }
  
  // Get register numbers
  int rd = translate_reg(args[0]);
  int rs1 = translate_reg(args[1]);
  if (rd == -1 || rs1 == -1) {
    return -1;  // Invalid register
  }
  
  // Handle immediate value
  long int imm;
  // For jalr with label, resolve the label address
  if (strcmp(info->name, "jalr") == 0) {
    int64_t label_addr = get_addr_for_symbol(symtbl, args[2]);
    if (label_addr != -1) {
      imm = label_addr - addr;
    } else {
      // If not a label, treat as immediate
      if (translate_num(&imm, args[2], info->imm_type) == -1) {
        return -1;
      }
    }
  } else {
    if (translate_num(&imm, args[2], info->imm_type) == -1) {
      return -1;
    }
  }
  
  // Encode instruction
  uint32_t instruction = 0;
  instruction |= info->opcode;  // opcode: bits 0-6
  instruction |= (rd << 7);     // rd: bits 7-11
  instruction |= (info->funct3 << 12);  // funct3: bits 12-14
  instruction |= (rs1 << 15);   // rs1: bits 15-19
  instruction |= ((imm & 0xFFF) << 20);  // imm[11:0]: bits 20-31
  
  write_inst_hex(output, instruction);
  return 0;
  /* === end === */
}

int write_stype(FILE* output, const InstrInfo* info, char** args,
                size_t num_args) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 3) {  // S-type needs 3 args: rs2, imm(rs1)
    return -1;
  }
  
  // Get register numbers
  int rs2 = translate_reg(args[0]);
  int rs1 = translate_reg(args[1]);
  if (rs1 == -1 || rs2 == -1) {
    return -1;  // Invalid register
  }
  
  // Handle immediate value
  long int imm;
  if (translate_num(&imm, args[2], info->imm_type) == -1) {
    return -1;
  }
  
  // Encode instruction
  uint32_t instruction = 0;
  instruction |= info->opcode;  // opcode: bits 0-6
  instruction |= ((imm & 0x1F) << 7);  // imm[4:0]: bits 7-11
  instruction |= (info->funct3 << 12);  // funct3: bits 12-14
  instruction |= (rs1 << 15);   // rs1: bits 15-19
  instruction |= (rs2 << 20);   // rs2: bits 20-24
  instruction |= ((imm & 0xFE0) << 20);  // imm[11:5]: bits 25-31
  
  write_inst_hex(output, instruction);
  return 0;
  /* === end === */
}

/* Hint:
  - the way for branch to calculate relative address. e.g. bne
     bne rs rt label
   assume the byte_offset(addr) of label is L,
   current instruction byte_offset(addr) is A
   the relative address I for label satisfy:
     L = A + I
   so the relative addres is
     I = L - A
*/
int write_sbtype(FILE* output, const InstrInfo* info, char** args,
                 size_t num_args, uint32_t addr, SymbolTable* symtbl) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 3) {  // SB-type needs 3 args: rs1, rs2, label
    return -1;
  }
  
  // Get register numbers
  int rs1 = translate_reg(args[0]);
  int rs2 = translate_reg(args[1]);
  if (rs1 == -1 || rs2 == -1) {
    return -1;  // Invalid register
  }
  
  // Get label address and calculate relative offset
  int64_t label_addr = get_addr_for_symbol(symtbl, args[2]);
  if (label_addr == -1) {
    return -1;  // Label not found
  }
  
  long int imm = label_addr - addr;
  if (!is_valid_imm(imm, info->imm_type)) {
    return -1;  // Offset too large
  }
  
  // Encode instruction
  uint32_t instruction = 0;
  instruction |= info->opcode;  // opcode: bits 0-6
  instruction |= ((imm & 0x800) >> 4);  // imm[11]: bit 7
  instruction |= ((imm & 0x1E) << 7);   // imm[4:1]: bits 8-11
  instruction |= (info->funct3 << 12);   // funct3: bits 12-14
  instruction |= (rs1 << 15);    // rs1: bits 15-19
  instruction |= (rs2 << 20);    // rs2: bits 20-24
  instruction |= ((imm & 0x7E0) << 20);  // imm[10:5]: bits 25-30
  instruction |= ((imm & 0x1000) << 19); // imm[12]: bit 31
  
  write_inst_hex(output, instruction);
  return 0;
  /* === end === */
}

/* Hint:
  - Some instruction(s) expanded from pseudo ones may has(have) unresolved
  label(s). You need to take that special case into consideration. Refer to
  write_sbtype for detailed relative address calculation.
 */
int write_utype(FILE* output, const InstrInfo* info, char** args,
                size_t num_args, uint32_t addr, SymbolTable* symtbl) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 2) {  // U-type needs 2 args: rd, imm
    return -1;
  }
  
  // Get register number
  int rd = translate_reg(args[0]);
  if (rd == -1) {
    return -1;  // Invalid register
  }
  
  // Handle immediate value
  long int imm;
  // For auipc with label, resolve the label address
  if (strcmp(info->name, "auipc") == 0) {
    int64_t label_addr = get_addr_for_symbol(symtbl, args[1]);
    if (label_addr != -1) {
      imm = (label_addr - addr) >> 12;
    } else {
      // If not a label, treat as immediate
      if (translate_num(&imm, args[1], info->imm_type) == -1) {
        return -1;
      }
    }
  } else {
    if (translate_num(&imm, args[1], info->imm_type) == -1) {
      return -1;
    }
  }
  
  // Encode instruction
  uint32_t instruction = 0;
  instruction |= info->opcode;  // opcode: bits 0-6
  instruction |= (rd << 7);     // rd: bits 7-11
  instruction |= (imm << 12);   // imm[31:12]: bits 12-31
  
  write_inst_hex(output, instruction);
  return 0;
  /* === end === */
}

int write_ujtype(FILE* output, const InstrInfo* info, char** args,
                 size_t num_args, uint32_t addr, SymbolTable* symtbl) {
  /* IMPLEMENT ME */
  /* === start === */
  if (num_args != 2) {  // UJ-type needs 2 args: rd, label
    return -1;
  }
  
  // Get register number
  int rd = translate_reg(args[0]);
  if (rd == -1) {
    return -1;  // Invalid register
  }
  
  // Get label address and calculate relative offset
  int64_t label_addr = get_addr_for_symbol(symtbl, args[1]);
  if (label_addr == -1) {
    return -1;  // Label not found
  }
  
  long int imm = label_addr - addr;
  if (!is_valid_imm(imm, info->imm_type)) {
    return -1;  // Offset too large
  }
  
  // Encode instruction
  uint32_t instruction = 0;
  instruction |= info->opcode;  // opcode: bits 0-6
  instruction |= (rd << 7);     // rd: bits 7-11
  instruction |= ((imm & 0xFF000) << 0);   // imm[19:12]: bits 12-19
  instruction |= ((imm & 0x800) << 9);     // imm[11]: bit 20
  instruction |= ((imm & 0x7FE) << 20);    // imm[10:1]: bits 21-30
  instruction |= ((imm & 0x100000) << 11); // imm[20]: bit 31
  
  write_inst_hex(output, instruction);
  return 0;
  /* === end === */
}
