Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 22 16:18:20 2023
| Host         : ECE-PHO115-215 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Tennis_control_sets_placed.rpt
| Design       : Tennis
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           13 |
| No           | No                    | Yes                    |              61 |           17 |
| No           | Yes                   | No                     |              23 |            6 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------+------------------------+------------------+----------------+
|              Clock Signal              |      Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------------------------+-------------------------+------------------------+------------------+----------------+
|  CD/divided_clk                        |                         |                        |                1 |              2 |
|  clk_IBUF_BUFG                         | GAME/p1score[3]_i_1_n_0 |                        |                3 |              4 |
|  clk_IBUF_BUFG                         |                         | GAME/gamemode_reg_1    |                1 |              5 |
|  CD/divided_clk                        |                         | GAME/SR[0]             |                3 |             14 |
|  SCORE/SevenSegmentLED/slowClk_reg_n_0 |                         | rst_IBUF               |                6 |             18 |
|  clk_IBUF_BUFG                         | GAME/speed[23]_i_2_n_0  | GAME/speed[23]_i_1_n_0 |                6 |             21 |
|  clk_IBUF_BUFG                         | modebutton_IBUF         | GM/count[0]_i_1__1_n_0 |                6 |             23 |
|  clk_IBUF_BUFG                         | p1press_IBUF            | LD/count[0]_i_1_n_0    |                6 |             23 |
|  clk_IBUF_BUFG                         | p2press_IBUF            | RD/count[0]_i_1__0_n_0 |                6 |             23 |
|  clk_IBUF_BUFG                         |                         |                        |               12 |             28 |
|  clk_IBUF_BUFG                         |                         | rst_IBUF               |               13 |             47 |
+----------------------------------------+-------------------------+------------------------+------------------+----------------+


