<stg><name>fir</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="19" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(double %probe_in) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(double* %out_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %coeff) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %probe_in_read = call double @_ssdm_op_Read.ap_auto.double(double %probe_in) nounwind

]]></Node>
<StgValue><ssdm name="probe_in_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %coeff_addr = getelementptr [10 x i32]* %coeff, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="coeff_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %acc = phi double [ 0.000000e+00, %0 ], [ %acc_1, %2 ]

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i = phi i4 [ -7, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp = icmp eq i4 %i, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i_1 = add i4 %i, -1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_2 = zext i4 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %data_in_addr = getelementptr inbounds [10 x double]* @data_in, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="data_in_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
:4  %data_in_load = load double* %data_in_addr, align 8

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_3 = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %coeff_addr_1 = getelementptr [10 x i32]* %coeff, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="coeff_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
:9  %coeff_load = load i32* %coeff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
:1  %coeff_load_1 = load i32* %coeff_addr, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
:4  %data_in_load = load double* %data_in_addr, align 8

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %data_in_addr_1 = getelementptr inbounds [10 x double]* @data_in, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="data_in_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
:7  store double %data_in_load, double* %data_in_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
:9  %coeff_load = load i32* %coeff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %data_in_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %data_in_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="69" st_id="11" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %data_in_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="70" st_id="12" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %data_in_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="71" st_id="13" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %data_in_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="72" st_id="14" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %data_in_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="73" st_id="15" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %acc_1 = fadd double %acc, %tmp_5

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="74" st_id="16" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %acc_1 = fadd double %acc, %tmp_5

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="75" st_id="17" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %acc_1 = fadd double %acc, %tmp_5

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="76" st_id="18" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %acc_1 = fadd double %acc, %tmp_5

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="77" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="19" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %acc_1 = fadd double %acc, %tmp_5

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="79" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="80" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
:1  %coeff_load_1 = load i32* %coeff_addr, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_1"/></StgValue>
</operation>

<operation id="81" st_id="20" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="82" st_id="21" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="83" st_id="22" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="84" st_id="23" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="85" st_id="24" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="86" st_id="25" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="87" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  store double %probe_in_read, double* getelementptr inbounds ([10 x double]* @data_in, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="26" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="89" st_id="27" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="90" st_id="28" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="91" st_id="29" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="92" st_id="30" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="93" st_id="31" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="94" st_id="32" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %acc_2 = fadd double %acc, %tmp_8

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="95" st_id="33" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %acc_2 = fadd double %acc, %tmp_8

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="96" st_id="34" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %acc_2 = fadd double %acc, %tmp_8

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="97" st_id="35" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %acc_2 = fadd double %acc, %tmp_8

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="98" st_id="36" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %acc_2 = fadd double %acc, %tmp_8

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="99" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.doubleP(double* %out_r, double %acc_2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
:6  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="139" name="probe_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="probe_in"/></StgValue>
</port>
<port id="140" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="141" name="coeff" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="coeff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="data_in" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="144" from="_ssdm_op_SpecBitsMap" to="StgValue_37" fromId="143" toId="37">
</dataflow>
<dataflow id="145" from="probe_in" to="StgValue_37" fromId="139" toId="37">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecBitsMap" to="StgValue_38" fromId="143" toId="38">
</dataflow>
<dataflow id="147" from="out_r" to="StgValue_38" fromId="140" toId="38">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecBitsMap" to="StgValue_39" fromId="143" toId="39">
</dataflow>
<dataflow id="149" from="coeff" to="StgValue_39" fromId="141" toId="39">
</dataflow>
<dataflow id="151" from="_ssdm_op_Read.ap_auto.double" to="probe_in_read" fromId="150" toId="40">
</dataflow>
<dataflow id="152" from="probe_in" to="probe_in_read" fromId="139" toId="40">
</dataflow>
<dataflow id="153" from="coeff" to="coeff_addr" fromId="141" toId="41">
</dataflow>
<dataflow id="155" from="StgValue_154" to="coeff_addr" fromId="154" toId="41">
</dataflow>
<dataflow id="156" from="StgValue_154" to="coeff_addr" fromId="154" toId="41">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecTopModule" to="StgValue_42" fromId="157" toId="42">
</dataflow>
<dataflow id="160" from="fir_str" to="StgValue_42" fromId="159" toId="42">
</dataflow>
<dataflow id="162" from="StgValue_161" to="acc" fromId="161" toId="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="StgValue_43" to="acc" fromId="43" toId="44">
</dataflow>
<dataflow id="164" from="acc_1" to="acc" fromId="78" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="StgValue_79" to="acc" fromId="79" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="167" from="StgValue_166" to="i" fromId="166" toId="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="StgValue_43" to="i" fromId="43" toId="45">
</dataflow>
<dataflow id="169" from="i_1" to="i" fromId="49" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="StgValue_79" to="i" fromId="79" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="171" from="i" to="tmp" fromId="45" toId="46">
</dataflow>
<dataflow id="173" from="StgValue_172" to="tmp" fromId="172" toId="46">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="174" toId="47">
</dataflow>
<dataflow id="177" from="StgValue_176" to="empty" fromId="176" toId="47">
</dataflow>
<dataflow id="178" from="StgValue_176" to="empty" fromId="176" toId="47">
</dataflow>
<dataflow id="179" from="StgValue_176" to="empty" fromId="176" toId="47">
</dataflow>
<dataflow id="180" from="tmp" to="StgValue_48" fromId="46" toId="48">
</dataflow>
<dataflow id="181" from="i" to="i_1" fromId="45" toId="49">
</dataflow>
<dataflow id="183" from="StgValue_182" to="i_1" fromId="182" toId="49">
</dataflow>
<dataflow id="184" from="i_1" to="tmp_2" fromId="49" toId="50">
</dataflow>
<dataflow id="185" from="data_in" to="data_in_addr" fromId="142" toId="51">
</dataflow>
<dataflow id="186" from="StgValue_154" to="data_in_addr" fromId="154" toId="51">
</dataflow>
<dataflow id="187" from="tmp_2" to="data_in_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="188" from="data_in_addr" to="data_in_load" fromId="51" toId="52">
</dataflow>
<dataflow id="189" from="i" to="tmp_3" fromId="45" toId="53">
</dataflow>
<dataflow id="190" from="coeff" to="coeff_addr_1" fromId="141" toId="54">
</dataflow>
<dataflow id="191" from="StgValue_154" to="coeff_addr_1" fromId="154" toId="54">
</dataflow>
<dataflow id="192" from="tmp_3" to="coeff_addr_1" fromId="53" toId="54">
</dataflow>
<dataflow id="193" from="coeff_addr_1" to="coeff_load" fromId="54" toId="55">
</dataflow>
<dataflow id="194" from="coeff_addr" to="coeff_load_1" fromId="41" toId="56">
</dataflow>
<dataflow id="195" from="data_in_addr" to="data_in_load" fromId="51" toId="57">
</dataflow>
<dataflow id="196" from="data_in" to="data_in_addr_1" fromId="142" toId="58">
</dataflow>
<dataflow id="197" from="StgValue_154" to="data_in_addr_1" fromId="154" toId="58">
</dataflow>
<dataflow id="198" from="tmp_3" to="data_in_addr_1" fromId="53" toId="58">
</dataflow>
<dataflow id="199" from="data_in_load" to="StgValue_59" fromId="57" toId="59">
</dataflow>
<dataflow id="200" from="data_in_addr_1" to="StgValue_59" fromId="58" toId="59">
</dataflow>
<dataflow id="201" from="coeff_addr_1" to="coeff_load" fromId="54" toId="60">
</dataflow>
<dataflow id="202" from="coeff_load" to="tmp_4" fromId="60" toId="61">
</dataflow>
<dataflow id="203" from="coeff_load" to="tmp_4" fromId="60" toId="62">
</dataflow>
<dataflow id="204" from="coeff_load" to="tmp_4" fromId="60" toId="63">
</dataflow>
<dataflow id="205" from="coeff_load" to="tmp_4" fromId="60" toId="64">
</dataflow>
<dataflow id="206" from="coeff_load" to="tmp_4" fromId="60" toId="65">
</dataflow>
<dataflow id="207" from="coeff_load" to="tmp_4" fromId="60" toId="66">
</dataflow>
<dataflow id="208" from="data_in_load" to="tmp_5" fromId="57" toId="67">
</dataflow>
<dataflow id="209" from="tmp_4" to="tmp_5" fromId="66" toId="67">
</dataflow>
<dataflow id="210" from="data_in_load" to="tmp_5" fromId="57" toId="68">
</dataflow>
<dataflow id="211" from="tmp_4" to="tmp_5" fromId="66" toId="68">
</dataflow>
<dataflow id="212" from="data_in_load" to="tmp_5" fromId="57" toId="69">
</dataflow>
<dataflow id="213" from="tmp_4" to="tmp_5" fromId="66" toId="69">
</dataflow>
<dataflow id="214" from="data_in_load" to="tmp_5" fromId="57" toId="70">
</dataflow>
<dataflow id="215" from="tmp_4" to="tmp_5" fromId="66" toId="70">
</dataflow>
<dataflow id="216" from="data_in_load" to="tmp_5" fromId="57" toId="71">
</dataflow>
<dataflow id="217" from="tmp_4" to="tmp_5" fromId="66" toId="71">
</dataflow>
<dataflow id="218" from="data_in_load" to="tmp_5" fromId="57" toId="72">
</dataflow>
<dataflow id="219" from="tmp_4" to="tmp_5" fromId="66" toId="72">
</dataflow>
<dataflow id="220" from="acc" to="acc_1" fromId="44" toId="73">
</dataflow>
<dataflow id="221" from="tmp_5" to="acc_1" fromId="72" toId="73">
</dataflow>
<dataflow id="222" from="acc" to="acc_1" fromId="44" toId="74">
</dataflow>
<dataflow id="223" from="tmp_5" to="acc_1" fromId="72" toId="74">
</dataflow>
<dataflow id="224" from="acc" to="acc_1" fromId="44" toId="75">
</dataflow>
<dataflow id="225" from="tmp_5" to="acc_1" fromId="72" toId="75">
</dataflow>
<dataflow id="226" from="acc" to="acc_1" fromId="44" toId="76">
</dataflow>
<dataflow id="227" from="tmp_5" to="acc_1" fromId="72" toId="76">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopName" to="StgValue_77" fromId="228" toId="77">
</dataflow>
<dataflow id="231" from="p_str" to="StgValue_77" fromId="230" toId="77">
</dataflow>
<dataflow id="232" from="acc" to="acc_1" fromId="44" toId="78">
</dataflow>
<dataflow id="233" from="tmp_5" to="acc_1" fromId="72" toId="78">
</dataflow>
<dataflow id="234" from="coeff_addr" to="coeff_load_1" fromId="41" toId="80">
</dataflow>
<dataflow id="235" from="coeff_load_1" to="tmp_7" fromId="80" toId="81">
</dataflow>
<dataflow id="236" from="coeff_load_1" to="tmp_7" fromId="80" toId="82">
</dataflow>
<dataflow id="237" from="coeff_load_1" to="tmp_7" fromId="80" toId="83">
</dataflow>
<dataflow id="238" from="coeff_load_1" to="tmp_7" fromId="80" toId="84">
</dataflow>
<dataflow id="239" from="coeff_load_1" to="tmp_7" fromId="80" toId="85">
</dataflow>
<dataflow id="240" from="coeff_load_1" to="tmp_7" fromId="80" toId="86">
</dataflow>
<dataflow id="241" from="probe_in_read" to="StgValue_87" fromId="40" toId="87">
</dataflow>
<dataflow id="243" from="StgValue_242" to="StgValue_87" fromId="242" toId="87">
</dataflow>
<dataflow id="244" from="tmp_7" to="tmp_8" fromId="86" toId="88">
</dataflow>
<dataflow id="245" from="probe_in_read" to="tmp_8" fromId="40" toId="88">
</dataflow>
<dataflow id="246" from="tmp_7" to="tmp_8" fromId="86" toId="89">
</dataflow>
<dataflow id="247" from="probe_in_read" to="tmp_8" fromId="40" toId="89">
</dataflow>
<dataflow id="248" from="tmp_7" to="tmp_8" fromId="86" toId="90">
</dataflow>
<dataflow id="249" from="probe_in_read" to="tmp_8" fromId="40" toId="90">
</dataflow>
<dataflow id="250" from="tmp_7" to="tmp_8" fromId="86" toId="91">
</dataflow>
<dataflow id="251" from="probe_in_read" to="tmp_8" fromId="40" toId="91">
</dataflow>
<dataflow id="252" from="tmp_7" to="tmp_8" fromId="86" toId="92">
</dataflow>
<dataflow id="253" from="probe_in_read" to="tmp_8" fromId="40" toId="92">
</dataflow>
<dataflow id="254" from="tmp_7" to="tmp_8" fromId="86" toId="93">
</dataflow>
<dataflow id="255" from="probe_in_read" to="tmp_8" fromId="40" toId="93">
</dataflow>
<dataflow id="256" from="acc" to="acc_2" fromId="44" toId="94">
</dataflow>
<dataflow id="257" from="tmp_8" to="acc_2" fromId="93" toId="94">
</dataflow>
<dataflow id="258" from="acc" to="acc_2" fromId="44" toId="95">
</dataflow>
<dataflow id="259" from="tmp_8" to="acc_2" fromId="93" toId="95">
</dataflow>
<dataflow id="260" from="acc" to="acc_2" fromId="44" toId="96">
</dataflow>
<dataflow id="261" from="tmp_8" to="acc_2" fromId="93" toId="96">
</dataflow>
<dataflow id="262" from="acc" to="acc_2" fromId="44" toId="97">
</dataflow>
<dataflow id="263" from="tmp_8" to="acc_2" fromId="93" toId="97">
</dataflow>
<dataflow id="264" from="acc" to="acc_2" fromId="44" toId="98">
</dataflow>
<dataflow id="265" from="tmp_8" to="acc_2" fromId="93" toId="98">
</dataflow>
<dataflow id="267" from="_ssdm_op_Write.ap_auto.doubleP" to="StgValue_99" fromId="266" toId="99">
</dataflow>
<dataflow id="268" from="out_r" to="StgValue_99" fromId="140" toId="99">
</dataflow>
<dataflow id="269" from="acc_2" to="StgValue_99" fromId="98" toId="99">
</dataflow>
<dataflow id="270" from="tmp" to="StgValue_2" fromId="46" toId="2">
</dataflow>
</dataflows>


</stg>
