#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 26 19:31:12 2023
# Process ID: 13732
# Current directory: E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18364 E:\Qi_FPGA\prj\0.led\VIVADO18_Prj\led\led.xpr
# Log file: E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/vivado.log
# Journal file: E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2018/APP/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 20
[Sun Nov 26 19:31:31 2023] Launched synth_1...
Run output will be captured here: E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Sun Nov 26 19:33:15 2023] Launched synth_1...
Run output will be captured here: E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/sources_1/ip/CLK_PLL/CLK_PLL.dcp' for cell 'CLK_PLL_U0'
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/sources_1/ip/CLK_PLL/CLK_PLL_board.xdc] for cell 'CLK_PLL_U0/inst'
Finished Parsing XDC File [e:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/sources_1/ip/CLK_PLL/CLK_PLL_board.xdc] for cell 'CLK_PLL_U0/inst'
Parsing XDC File [e:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/sources_1/ip/CLK_PLL/CLK_PLL.xdc] for cell 'CLK_PLL_U0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/sources_1/ip/CLK_PLL/CLK_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/sources_1/ip/CLK_PLL/CLK_PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1646.500 ; gain = 179.762
Finished Parsing XDC File [e:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/sources_1/ip/CLK_PLL/CLK_PLL.xdc] for cell 'CLK_PLL_U0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1750.172 ; gain = 283.434
place_ports {o_led[0]} G17
place_ports {o_led[1]} G19
place_ports i_clk U18
set_property IOSTANDARD LVCMOS33 [get_ports [list i_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_led[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_led[1]}]]
file mkdir E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/constrs_1/new
close [ open E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/constrs_1/new/board_xdc.xdc w ]
add_files -fileset constrs_1 E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/constrs_1/new/board_xdc.xdc
set_property target_constrs_file E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.srcs/constrs_1/new/board_xdc.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.094 ; gain = 0.000
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Nov 26 19:39:49 2023] Launched synth_1...
Run output will be captured here: E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.runs/synth_1/runme.log
[Sun Nov 26 19:39:49 2023] Launched impl_1...
Run output will be captured here: E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.runs/impl_1/LED_TOP.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/Qi_FPGA/prj/0.led/VIVADO18_Prj/led/led.runs/impl_1/LED_TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 19:59:59 2023...
