;redcode
;assert 1
	SPL 0, <402
	CMP -232, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #72, @204
	SUB @0, @702
	SUB 0, 13
	SUB @-127, 108
	JMP -4, 801
	SLT 204, 306
	SUB @121, 106
	JMZ -227, 100
	SUB 0, -70
	SUB @-182, 100
	ADD #223, <1
	SLT #223, <1
	SLT #223, <1
	SUB @0, @0
	JMZ 12, <10
	CMP 240, 60
	CMP -400, @1
	CMP -400, @1
	SUB -232, <-120
	SUB -100, <-120
	CMP -232, <-120
	DJN -127, 100
	SUB <100, 200
	SUB 18, <-10
	JMZ -227, 100
	JMZ -227, 100
	SLT 210, 300
	SLT 23, <12
	CMP @0, @702
	CMP @0, @702
	SUB 240, 60
	SUB 10, 12
	SUB 240, 60
	SUB 0, -70
	SUB 10, 12
	JMZ 0, 2
	DJN @270, @-0
	SUB -433, -170
	MOV 400, 400
	SUB #72, @204
	SUB -207, <134
	DJN @30, 0
	MOV -4, <-20
	MOV -4, <-20
	SUB #72, @204
	MOV -4, <-20
