{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751674760912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751674760912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  4 17:19:20 2025 " "Processing started: Fri Jul  4 17:19:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751674760912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674760912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ltr_sensor_ip_m1 -c ltr_sensor_ip_m1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ltr_sensor_ip_m1 -c ltr_sensor_ip_m1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674760913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751674761293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751674761294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NumDescendingSlopes numdescendingslopes SILC.sv(28) " "Verilog HDL Declaration information at SILC.sv(28): object \"NumDescendingSlopes\" differs only in case from object \"numdescendingslopes\" in the same scope" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TimeoutThreshold timeoutthreshold SILC.sv(29) " "Verilog HDL Declaration information at SILC.sv(29): object \"TimeoutThreshold\" differs only in case from object \"timeoutthreshold\" in the same scope" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "timeout Timeout SILC.sv(103) " "Verilog HDL Declaration information at SILC.sv(103): object \"timeout\" differs only in case from object \"Timeout\" in the same scope" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADCVal adcval SILC.sv(376) " "Verilog HDL Declaration information at SILC.sv(376): object \"ADCVal\" differs only in case from object \"adcval\" in the same scope" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 376 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ClkCycleCount clkcyclecount SILC.sv(379) " "Verilog HDL Declaration information at SILC.sv(379): object \"ClkCycleCount\" differs only in case from object \"clkcyclecount\" in the same scope" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 379 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SlopeCount slopecount SILC.sv(380) " "Verilog HDL Declaration information at SILC.sv(380): object \"SlopeCount\" differs only in case from object \"slopecount\" in the same scope" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 380 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ElapsedTime elapsedtime SILC.sv(382) " "Verilog HDL Declaration information at SILC.sv(382): object \"ElapsedTime\" differs only in case from object \"elapsedtime\" in the same scope" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 382 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SILC.sv 4 4 " "Found 4 design units, including 4 entities, in source file SILC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SILC " "Found entity 1: SILC" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771459 ""} { "Info" "ISGN_ENTITY_NAME" "2 SILCgetdataFSM " "Found entity 2: SILCgetdataFSM" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771459 ""} { "Info" "ISGN_ENTITY_NAME" "3 GetSlopeFSM " "Found entity 3: GetSlopeFSM" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771459 ""} { "Info" "ISGN_ENTITY_NAME" "4 SlopeCounter " "Found entity 4: SlopeCounter" {  } { { "SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/SILC.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674771459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NumClkCycles numclkcycles ROSC.sv(20) " "Verilog HDL Declaration information at ROSC.sv(20): object \"NumClkCycles\" differs only in case from object \"numclkcycles\" in the same scope" {  } { { "ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/ROSC.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CounterValue countervalue ROSC.sv(194) " "Verilog HDL Declaration information at ROSC.sv(194): object \"CounterValue\" differs only in case from object \"countervalue\" in the same scope" {  } { { "ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/ROSC.sv" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROSC.sv 3 3 " "Found 3 design units, including 3 entities, in source file ROSC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROSC " "Found entity 1: ROSC" {  } { { "ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/ROSC.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771460 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROSCgetdataFSM " "Found entity 2: ROSCgetdataFSM" {  } { { "ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/ROSC.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771460 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter " "Found entity 3: counter" {  } { { "ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/ROSC.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674771460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EM.sv 3 3 " "Found 3 design units, including 3 entities, in source file EM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EM " "Found entity 1: EM" {  } { { "EM.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/EM.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771462 ""} { "Info" "ISGN_ENTITY_NAME" "2 GetEMReadingFSM " "Found entity 2: GetEMReadingFSM" {  } { { "EM.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/EM.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771462 ""} { "Info" "ISGN_ENTITY_NAME" "3 AcquireEMData " "Found entity 3: AcquireEMData" {  } { { "EM.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/EM.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674771462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "busy BUSY DataAcquisitionIP_core.sv(62) " "Verilog HDL Declaration information at DataAcquisitionIP_core.sv(62): object \"busy\" differs only in case from object \"BUSY\" in the same scope" {  } { { "DataAcquisitionIP_core.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/DataAcquisitionIP_core.sv" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751674771463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataAcquisitionIP_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file DataAcquisitionIP_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataAcquisitionIP_core " "Found entity 1: DataAcquisitionIP_core" {  } { { "DataAcquisitionIP_core.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/DataAcquisitionIP_core.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674771463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AnalogSensor.sv 3 3 " "Found 3 design units, including 3 entities, in source file AnalogSensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AnalogSensor " "Found entity 1: AnalogSensor" {  } { { "AnalogSensor.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/AnalogSensor.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771464 ""} { "Info" "ISGN_ENTITY_NAME" "2 AnalogGetDataFSM " "Found entity 2: AnalogGetDataFSM" {  } { { "AnalogSensor.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/AnalogSensor.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771464 ""} { "Info" "ISGN_ENTITY_NAME" "3 AcquireAnalogData " "Found entity 3: AcquireAnalogData" {  } { { "AnalogSensor.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/AnalogSensor.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751674771464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674771464 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "ltr_sensor_ip_m1 " "Top-level design entity \"ltr_sensor_ip_m1\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1751674771535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/output_files/ltr_sensor_ip_m1.map.smsg " "Generated suppressed messages file /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl_m1/output_files/ltr_sensor_ip_m1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674771557 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "904 " "Peak virtual memory: 904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751674771614 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul  4 17:19:31 2025 " "Processing ended: Fri Jul  4 17:19:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751674771614 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751674771614 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751674771614 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674771614 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751674771799 ""}
