var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[21.1825, 14.4298, 8.2115, 12.8405, 3.57143], "total":[15811, 17995, 66, 4], "name":"Kernel System", "max_resources":[109572, 219144, 514, 112], "children":[{"name":"Board interface", "type":"resource", "data":[2160, 1908, 20, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[6577, 8915, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"matvec_mult", "compute_units":1, "type":"function", "total_percent":[9.03598, 6.45603, 3.27273, 8.94942, 3.57143], "total_kernel_resources":[7074, 7172, 46, 4], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"matvec_mult.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[259, 308, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[259, 308, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[27, 106, 6, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"matvec_mult.cl:6", "type":"resource", "data":[5214, 5253, 40, 4], "debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "line":6}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":3, "data":[2985, 2151, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":4, "data":[1096, 960, 0, 4]}, {"name":"Load", "type":"resource", "count":2, "data":[588, 1053, 26, 0], "details":[{"type":"text", "text":"Load uses a Semi-streaming LSU.  Load with a private 32768 bit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"text", "text":"Load uses a Streaming LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[545, 1089, 14, 0], "details":[{"type":"text", "text":"Store uses a Streaming LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[6577,8915,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"matvec_mult","total_kernel_resources":[7074,7172,46,4],"type":"function","total_percent":[9.03598,6.45603,3.27273,8.94942,3.57143],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[27,106,6,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[259,308,0,0]}],"type":"resource","data":[259,308,0,0]},{"replace_name":"true","debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl","line":6}]],"name":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl:6","children":[{"count":3,"name":"Floating-point Add","debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl","line":6}]],"type":"resource","data":[2985,2151,0,0]},{"count":4,"name":"Floating-point Multiply","debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl","line":6}]],"type":"resource","data":[1096,960,0,4]},{"count":2,"name":"Load","debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl","line":6}]],"type":"resource","data":[588,1053,26,0]},{"count":1,"name":"Store","debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl","line":6}]],"type":"resource","data":[545,1089,14,0]}],"data":[5214,5253,40,4],"type":"resource"}],"data":[7074,7172,46,4],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[15811,17995,66,4],"total_percent":[21.1825,14.4298,8.2115,12.8405,3.57143],"total":[15811,17995,66,4],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"matvec_mult", "children":[{"type":"bb", "id":3, "name":"matvec_mult.B0", "children":[{"type":"inst", "id":4, "name":"Load", "debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "line":6}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Semi-streaming", "Stall-free":"No", "Loads from":"dot_", "Start Cycle":"1", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":5, "name":"Load", "debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "line":6}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":6, "name":"Store", "debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "line":6}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"59", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":8, "name":"end", "details":[{"type":"table", "Start Cycle":"60", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"60"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":9, "name":"Unknown name", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":4, "to":8}, {"from":5, "to":8}, {"from":6, "to":8}, {"from":7, "to":4}, {"from":7, "to":5}, {"from":4, "to":6}, {"from":5, "to":6}, {"from":9, "to":4}, {"from":6, "to":9}, {"from":9, "to":5}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: matvec_mult", "data":["", "", ""], "debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "line":4}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"matvec_mult", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "line":4}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"matvec_mult", "data":[7074, 7172, 46, 4], "debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "line":4}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[6577, 8915, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[2160, 1908, 20, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[15811, 17995, 66, 4], "data_percent":[14.4298, 8.2115, 12.8405, 3.57143]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Semi-streaming LSU", "details":[{"type":"text", "text":"Load with a private 32768 bit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "line":6}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["matvec_mult"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CSXFC6D6F31C8ES, de10_nano:de10_nano_sharedonly"]},{"name":"AOC Version","data":["18.1.0 Build 625"]},{"name":"Quartus Version","data":["18.1.0 Build 625"]},{"name":"Command","data":["aoc matvec_mult.cl -o vector_add.aocx -report"]},{"name":"Reports Generated At", "data":["Wed Sep 16 13:09:16 2020"]}]}';
var warningsJSON='{"rows":[]}';
var fileJSON=[{"path":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "name":"matvec_mult.cl", "has_active_debug_locs":true, "absName":"/home/diego/vitis_opencl/dot_mult/accel/matvec_mult.cl", "content":"__kernel void matvec_mult (__global const float4* restrict m,\012                           __global const float4* restrict dot_,\012                           __global float4* restrict result)\012                           {\012                               int i = get_global_id(0);\012                               result[i] = dot(m[i], dot_[0]);\012                           }"}];