Analysis & Synthesis report for color_recognize
Thu Jul 11 16:48:45 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state
 11. State Machine - |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Signal Tap Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 11 16:48:45 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; color_recognize                                 ;
; Top-level Entity Name              ; color_recognize                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,365                                           ;
;     Total combinational functions  ; 924                                             ;
;     Dedicated logic registers      ; 843                                             ;
; Total registers                    ; 843                                             ;
; Total pins                         ; 5                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,304                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; color_recognize    ; color_recognize    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; ../../rtl/rtl_origin/ws2812_top.v                                  ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_top.v                                                       ;             ;
; ../../rtl/rtl_origin/ws2812_ctrl.v                                 ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_ctrl.v                                                      ;             ;
; ../../rtl/rtl_origin/ws2812_cfg_ctrl.v                             ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_cfg_ctrl.v                                                  ;             ;
; ../../rtl/rtl_origin/i2c_ctrl.v                                    ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v                                                         ;             ;
; ../../rtl/rtl_origin/color_recognize.v                             ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_origin/color_recognize.v                                                  ;             ;
; ../../rtl/rtl_origin/cls381_top.v                                  ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_top.v                                                       ;             ;
; ../../rtl/rtl_origin/cls381_cfg_ctrl.v                             ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_cfg_ctrl.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                                           ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                                         ;             ;
; db/altsyncram_8524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/altsyncram_8524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                                         ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                      ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                              ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                          ; altera_sld  ;
; db/ip/sld56577c60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,365                    ;
;                                             ;                          ;
; Total combinational functions               ; 924                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 345                      ;
;     -- 3 input functions                    ; 344                      ;
;     -- <=2 input functions                  ; 235                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 654                      ;
;     -- arithmetic mode                      ; 270                      ;
;                                             ;                          ;
; Total registers                             ; 843                      ;
;     -- Dedicated logic registers            ; 843                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 5                        ;
; Total memory bits                           ; 2304                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 377                      ;
; Total fan-out                               ; 6067                     ;
; Average fan-out                             ; 3.36                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |color_recognize                                                                                                                        ; 924 (1)             ; 843 (0)                   ; 2304        ; 0            ; 0       ; 0         ; 5    ; 0            ; |color_recognize                                                                                                                                                                                                                                                                                                                                            ; color_recognize                   ; work         ;
;    |cls381_top:cls381_top_inst|                                                                                                         ; 304 (146)           ; 206 (3)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|cls381_top:cls381_top_inst                                                                                                                                                                                                                                                                                                                 ; cls381_top                        ; work         ;
;       |cls381_cfg_ctrl:cls381_cfg_ctrl_inst|                                                                                            ; 38 (38)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|cls381_top:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst                                                                                                                                                                                                                                                                            ; cls381_cfg_ctrl                   ; work         ;
;       |i2c_ctrl:i2c_ctrl_inst|                                                                                                          ; 120 (120)           ; 182 (182)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst                                                                                                                                                                                                                                                                                          ; i2c_ctrl                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 350 (2)             ; 488 (36)                  ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 348 (0)             ; 452 (0)                   ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 348 (88)            ; 452 (146)                 ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8524:auto_generated                                                                                                                                                 ; altsyncram_8524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 44 (1)              ; 106 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 36 (0)              ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 36 (0)              ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 79 (8)              ; 65 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                             ; cntr_igi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |ws2812_top:ws2812_top_inst|                                                                                                         ; 143 (0)             ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst                                                                                                                                                                                                                                                                                                                 ; ws2812_top                        ; work         ;
;       |ws2812_cfg_ctrl:ws2812_cfg_ctrl_inst|                                                                                            ; 41 (41)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_cfg_ctrl:ws2812_cfg_ctrl_inst                                                                                                                                                                                                                                                                            ; ws2812_cfg_ctrl                   ; work         ;
;       |ws2812_ctrl:ws2812_ctrl_inst|                                                                                                    ; 102 (102)           ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst                                                                                                                                                                                                                                                                                    ; ws2812_ctrl                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state                                                                                                            ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+
; Name               ; c_state.WAIT ; c_state.NACK ; c_state.STOP ; c_state.ACK_3 ; c_state.DATA ; c_state.ACK_2 ; c_state.REG_ADDR ; c_state.ACK_1 ; c_state.SLAVE_ADDR ; c_state.START ; c_state.IDLE ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+
; c_state.IDLE       ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 0            ;
; c_state.START      ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 1             ; 1            ;
; c_state.SLAVE_ADDR ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 1                  ; 0             ; 1            ;
; c_state.ACK_1      ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 1             ; 0                  ; 0             ; 1            ;
; c_state.REG_ADDR   ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 1                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_2      ; 0            ; 0            ; 0            ; 0             ; 0            ; 1             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.DATA       ; 0            ; 0            ; 0            ; 0             ; 1            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_3      ; 0            ; 0            ; 0            ; 1             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.STOP       ; 0            ; 0            ; 1            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.NACK       ; 0            ; 1            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.WAIT       ; 1            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state        ;
+-------------------+------------------+-------------------+---------------+--------------+---------------+
; Name              ; c_state.SEND_ONE ; c_state.SEND_ZERO ; c_state.ARBIT ; c_state.IDLE ; c_state.RST_N ;
+-------------------+------------------+-------------------+---------------+--------------+---------------+
; c_state.IDLE      ; 0                ; 0                 ; 0             ; 0            ; 0             ;
; c_state.ARBIT     ; 0                ; 0                 ; 1             ; 1            ; 0             ;
; c_state.SEND_ZERO ; 0                ; 1                 ; 0             ; 1            ; 0             ;
; c_state.SEND_ONE  ; 1                ; 0                 ; 0             ; 1            ; 0             ;
; c_state.RST_N     ; 0                ; 0                 ; 0             ; 1            ; 1             ;
+-------------------+------------------+-------------------+---------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                 ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[23] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[20] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[19] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[18] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[17] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[13] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[12] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[6]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[23] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[20] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; yes                                                              ; yes                                        ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 72                        ;                                                                  ;                                            ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                  ;
+-----------------------------------------------------------------+-----------------------------------------------------------+------------------------+
; Latch Name                                                      ; Latch Enable Signal                                       ; Free of Timing Hazards ;
+-----------------------------------------------------------------+-----------------------------------------------------------+------------------------+
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; Number of user-specified and inferred latches = 9               ;                                                           ;                        ;
+-----------------------------------------------------------------+-----------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                   ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_g          ; Merged with cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_r          ; Merged with cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~4       ; Lost fanout                                                          ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~5       ; Lost fanout                                                          ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~6       ; Lost fanout                                                          ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~7       ; Lost fanout                                                          ;
; ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state~4 ; Lost fanout                                                          ;
; ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state~5 ; Lost fanout                                                          ;
; Total Number of Removed Registers = 8                             ;                                                                      ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 843   ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 98    ;
; Number of registers using Asynchronous Clear ; 465   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 486   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |color_recognize|cls381_top:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]         ;
; 9:1                ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[8]        ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1                ;
; 1:1                ; 5 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |color_recognize|cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst ;
+---------------------------+-------+------+-------------------------------+
; Assignment                ; Value ; From ; To                            ;
+---------------------------+-------+------+-------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[23]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[23]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[22]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[22]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[21]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[21]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[20]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[20]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[19]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[19]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[18]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[18]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[17]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[17]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[16]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[16]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[15]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[15]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[14]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[14]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[13]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[13]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[12]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[12]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[11]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[11]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[10]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[10]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[9]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[9]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[8]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[8]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[7]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[7]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[6]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[6]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[5]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[5]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[4]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[4]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[3]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[3]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[2]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[2]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[1]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[1]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[0]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[0]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[23]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[23]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[22]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[22]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[21]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[21]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[20]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[20]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[19]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[19]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[18]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[18]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[17]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[17]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[16]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[16]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[15]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[15]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[14]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[14]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[13]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[13]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[12]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[12]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[11]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[11]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[10]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[10]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[9]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[9]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[8]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[8]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[7]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[7]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[6]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[6]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[5]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[5]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[4]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[4]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[3]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[3]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[2]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[2]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[1]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[1]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[0]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[0]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[23]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[23]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[22]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[22]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[21]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[21]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[20]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[20]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[19]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[19]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[18]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[18]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[17]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[17]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[16]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[16]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[15]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[15]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[14]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[14]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[13]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[13]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[12]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[12]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[11]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[11]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[10]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[10]                ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[9]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[9]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[8]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[8]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[7]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[7]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[6]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[6]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[5]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[5]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[4]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[4]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[3]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[3]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[2]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[2]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[1]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[1]                 ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[0]                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[0]                 ;
+---------------------------+-------+------+-------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 18                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 18                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                        ; String         ;
; sld_inversion_mask_length                       ; 75                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 18                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 18                  ; 18               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 23                          ;
; cycloneiii_ff         ; 264                         ;
;     CLR               ; 51                          ;
;     CLR SCLR          ; 14                          ;
;     CLR SLD           ; 35                          ;
;     ENA CLR           ; 159                         ;
;     ENA CLR SCLR      ; 5                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 448                         ;
;     arith             ; 196                         ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 139                         ;
;     normal            ; 252                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 69                          ;
;         4 data inputs ; 137                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                             ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; Name                                                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                        ; Details ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_1          ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_1          ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2          ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2          ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3          ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3          ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DATA       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DATA           ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DATA       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DATA           ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.IDLE       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.IDLE~_wirecell ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.IDLE       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.IDLE~_wirecell ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.NACK       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.NACK           ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.NACK       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.NACK           ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR       ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR       ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.SLAVE_ADDR ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.SLAVE_ADDR     ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.SLAVE_ADDR ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.SLAVE_ADDR     ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START          ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START          ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP           ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP           ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.WAIT       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.WAIT           ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.WAIT       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.WAIT           ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0              ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0              ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1              ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1              ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_2          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_2              ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_2          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_2              ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3              ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3              ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                ; N/A     ;
; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                ; N/A     ;
; sys_clk                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Jul 11 16:48:16 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off color_recognize -c color_recognize
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_origin/driver.v
    Info (12023): Found entity 1: driver File: D:/study/FPGA/color_recognize/rtl/rtl_origin/driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_origin/ws2812_top.v
    Info (12023): Found entity 1: ws2812_top File: D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_origin/ws2812_ctrl.v
    Info (12023): Found entity 1: ws2812_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_origin/ws2812_cfg_ctrl.v
    Info (12023): Found entity 1: ws2812_cfg_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_cfg_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_origin/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_origin/color_recognize.v
    Info (12023): Found entity 1: color_recognize File: D:/study/FPGA/color_recognize/rtl/rtl_origin/color_recognize.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_origin/cls381_top.v
    Info (12023): Found entity 1: cls381_top File: D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_origin/cls381_cfg_ctrl.v
    Info (12023): Found entity 1: cls381_cfg_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_cfg_ctrl.v Line: 1
Info (12127): Elaborating entity "color_recognize" for the top level hierarchy
Info (12128): Elaborating entity "ws2812_top" for hierarchy "ws2812_top:ws2812_top_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_origin/color_recognize.v Line: 24
Info (12128): Elaborating entity "ws2812_cfg_ctrl" for hierarchy "ws2812_top:ws2812_top_inst|ws2812_cfg_ctrl:ws2812_cfg_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_top.v Line: 28
Info (10264): Verilog HDL Case Statement information at ws2812_cfg_ctrl.v(63): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_cfg_ctrl.v Line: 63
Info (12128): Elaborating entity "ws2812_ctrl" for hierarchy "ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_top.v Line: 39
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(110): truncated value with size 6 to match size of target (5) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_ctrl.v Line: 110
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(139): truncated value with size 6 to match size of target (5) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_ctrl.v Line: 139
Info (10264): Verilog HDL Case Statement information at ws2812_ctrl.v(83): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_ctrl.v Line: 83
Info (12128): Elaborating entity "cls381_top" for hierarchy "cls381_top:cls381_top_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_origin/color_recognize.v Line: 35
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "cls381_top:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_top.v Line: 69
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "slave_addr", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "reg_addr", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "wr_data", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(520): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 520
Info (10041): Inferred latch for "wr_data[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v Line: 70
Info (12128): Elaborating entity "cls381_cfg_ctrl" for hierarchy "cls381_top:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_top.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8524.tdf
    Info (12023): Found entity 1: altsyncram_8524 File: D:/study/FPGA/color_recognize/prj/prj_origin/db/altsyncram_8524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: D:/study/FPGA/color_recognize/prj/prj_origin/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/study/FPGA/color_recognize/prj/prj_origin/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: D:/study/FPGA/color_recognize/prj/prj_origin/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/study/FPGA/color_recognize/prj/prj_origin/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: D:/study/FPGA/color_recognize/prj/prj_origin/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/study/FPGA/color_recognize/prj/prj_origin/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/study/FPGA/color_recognize/prj/prj_origin/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/study/FPGA/color_recognize/prj/prj_origin/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/study/FPGA/color_recognize/prj/prj_origin/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.07.11.16:48:32 Progress: Loading sld56577c60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56577c60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/study/FPGA/color_recognize/prj/prj_origin/db/ip/sld56577c60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_origin/output_files/color_recognize.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1409 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1381 logic cells
    Info (21064): Implemented 18 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Thu Jul 11 16:48:45 2024
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/study/FPGA/color_recognize/prj/prj_origin/output_files/color_recognize.map.smsg.


