#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc62590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc62720 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0xc60700 .functor NOT 1, L_0xc919c0, C4<0>, C4<0>, C4<0>;
L_0xc60fc0 .functor XOR 1, L_0xc91540, L_0xc91690, C4<0>, C4<0>;
L_0xc918b0 .functor XOR 1, L_0xc60fc0, L_0xc917e0, C4<0>, C4<0>;
v0xc90600_0 .net *"_ivl_10", 0 0, L_0xc917e0;  1 drivers
v0xc90700_0 .net *"_ivl_12", 0 0, L_0xc918b0;  1 drivers
v0xc907e0_0 .net *"_ivl_2", 0 0, L_0xc91480;  1 drivers
v0xc908a0_0 .net *"_ivl_4", 0 0, L_0xc91540;  1 drivers
v0xc90980_0 .net *"_ivl_6", 0 0, L_0xc91690;  1 drivers
v0xc90ab0_0 .net *"_ivl_8", 0 0, L_0xc60fc0;  1 drivers
v0xc90b90_0 .var "clk", 0 0;
v0xc90c30_0 .net "in", 0 0, v0xc8fd20_0;  1 drivers
v0xc90cd0_0 .net "out_dut", 0 0, L_0xc6e4f0;  1 drivers
v0xc90e00_0 .net "out_ref", 0 0, L_0xc5ca30;  1 drivers
v0xc90ed0_0 .var/2u "stats1", 159 0;
v0xc90f70_0 .var/2u "strobe", 0 0;
v0xc91010_0 .net "tb_match", 0 0, L_0xc919c0;  1 drivers
v0xc910d0_0 .net "tb_mismatch", 0 0, L_0xc60700;  1 drivers
v0xc91190_0 .net "wavedrom_enable", 0 0, v0xc8fde0_0;  1 drivers
v0xc91260_0 .net "wavedrom_title", 511 0, v0xc8fe80_0;  1 drivers
L_0xc91480 .concat [ 1 0 0 0], L_0xc5ca30;
L_0xc91540 .concat [ 1 0 0 0], L_0xc5ca30;
L_0xc91690 .concat [ 1 0 0 0], L_0xc6e4f0;
L_0xc917e0 .concat [ 1 0 0 0], L_0xc5ca30;
L_0xc919c0 .cmp/eeq 1, L_0xc91480, L_0xc918b0;
S_0xc6da50 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0xc62720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0xc5ca30 .functor BUFZ 1, v0xc8fd20_0, C4<0>, C4<0>, C4<0>;
v0xc60970_0 .net "in", 0 0, v0xc8fd20_0;  alias, 1 drivers
v0xc60a10_0 .net "out", 0 0, L_0xc5ca30;  alias, 1 drivers
S_0xc8f6a0 .scope module, "stim1" "stimulus_gen" 3 83, 3 13 0, S_0xc62720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xc5cc00_0 .net "clk", 0 0, v0xc90b90_0;  1 drivers
v0xc8fd20_0 .var "in", 0 0;
v0xc8fde0_0 .var "wavedrom_enable", 0 0;
v0xc8fe80_0 .var "wavedrom_title", 511 0;
E_0xc6a600/0 .event negedge, v0xc5cc00_0;
E_0xc6a600/1 .event posedge, v0xc5cc00_0;
E_0xc6a600 .event/or E_0xc6a600/0, E_0xc6a600/1;
S_0xc8f8a0 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0xc8f6a0;
 .timescale -12 -12;
v0xc5cb00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc8fb00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0xc8f6a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc8ffa0 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0xc62720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0xc6e4f0 .functor BUFZ 1, v0xc8fd20_0, C4<0>, C4<0>, C4<0>;
v0xc901d0_0 .net "in", 0 0, v0xc8fd20_0;  alias, 1 drivers
v0xc902e0_0 .net "out", 0 0, L_0xc6e4f0;  alias, 1 drivers
S_0xc90400 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0xc62720;
 .timescale -12 -12;
E_0xc45ec0 .event anyedge, v0xc90f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc90f70_0;
    %nor/r;
    %assign/vec4 v0xc90f70_0, 0;
    %wait E_0xc45ec0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc8f6a0;
T_3 ;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc6a600;
    %vpi_func 3 37 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xc8fd20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc8fb00;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc6a600;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xc8fd20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xc62720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc90b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc90f70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xc62720;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xc90b90_0;
    %inv;
    %store/vec4 v0xc90b90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xc62720;
T_6 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc5cc00_0, v0xc910d0_0, v0xc90c30_0, v0xc90e00_0, v0xc90cd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xc62720;
T_7 ;
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xc62720;
T_8 ;
    %wait E_0xc6a600;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc90ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc90ed0_0, 4, 32;
    %load/vec4 v0xc91010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc90ed0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc90ed0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc90ed0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xc90e00_0;
    %load/vec4 v0xc90e00_0;
    %load/vec4 v0xc90cd0_0;
    %xor;
    %load/vec4 v0xc90e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc90ed0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xc90ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc90ed0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/wire/wire_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/wire/iter0/response28/top_module.sv";
