
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8808 
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 350.449 ; gain = 112.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:8]
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-567] referenced signal 'preset' should be on the sensitivity list [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:20]
INFO: [Synth 8-6155] done synthesizing module 'counterNbits' (1#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:8]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg' (2#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
INFO: [Synth 8-6157] synthesizing module 'muxNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxNbits' (3#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
INFO: [Synth 8-6157] synthesizing module 'memory32x8_bi' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'memory32x8_bi' (4#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v:7]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:15]
	Parameter HLT bound to: 3'b000 
	Parameter SKZ bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter AND_OP bound to: 3'b011 
	Parameter XOR_OP bound to: 3'b100 
	Parameter LDA bound to: 3'b101 
	Parameter STO bound to: 3'b110 
	Parameter JMP bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:15]
WARNING: [Synth 8-689] width (5) of port connection 'inB' does not match port width (8) of module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (2) of port connection 'opcode' does not match port width (3) of module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:84]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg__parameterized0' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (8) of module 'registerNbits_neg__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:88]
INFO: [Synth 8-6157] synthesizing module 'muxNbits__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxNbits__parameterized0' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
WARNING: [Synth 8-689] width (5) of port connection 'in_0' does not match port width (8) of module 'muxNbits__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:97]
INFO: [Synth 8-6157] synthesizing module 'registerNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits.v:6]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits' (6#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits.v:6]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (8) of module 'registerNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:103]
INFO: [Synth 8-6157] synthesizing module 'bufferNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v:5]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bufferNbits' (7#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v:5]
WARNING: [Synth 8-689] width (5) of port connection 'in' does not match port width (8) of module 'bufferNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:113]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg__parameterized1' (7#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
WARNING: [Synth 8-689] width (2) of port connection 'out' does not match port width (6) of module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:133]
WARNING: [Synth 8-689] width (2) of port connection 'in' does not match port width (6) of module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:137]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:1]
	Parameter ADD bound to: 2'b11 
	Parameter AND bound to: 2'b10 
	Parameter XOR bound to: 2'b00 
INFO: [Synth 8-226] default block is never used [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (8#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:1]
WARNING: [Synth 8-689] width (2) of port connection 'alu_op' does not match port width (3) of module 'Controller' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:142]
WARNING: [Synth 8-350] instance 'CONTROLLER' of module 'Controller' requires 14 connections, but only 12 given [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:140]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (9#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 383.691 ; gain = 145.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin COUNTER:load to constant 0 [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:48]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 383.691 ; gain = 145.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 383.691 ; gain = 145.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NAM/RISC/xdc_files/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/NAM/RISC/xdc_files/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 738.980 ; gain = 1.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "is_zero0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'enable_mem_reg' into 'addr_mux_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:30]
WARNING: [Synth 8-6014] Unused sequential element enable_mem_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counterNbits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module registerNbits_neg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module muxNbits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module memory32x8_bi 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module registerNbits_neg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module muxNbits__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module registerNbits 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module registerNbits_neg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module Controller 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element REG_CONTROL_EX/out_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:35]
WARNING: [Synth 8-6014] Unused sequential element REG_CONTROL_WB/out_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:35]
WARNING: [Synth 8-6014] Unused sequential element CONTROLLER/stop_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:27]
WARNING: [Synth 8-6014] Unused sequential element CONTROLLER/is_jump_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:34]
INFO: [Synth 8-5546] ROM "ALU1/is_zero0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[4]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[3]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[2]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[1]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[0]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/skip_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/skip_reg__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/check_zero_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/check_zero_reg__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/addr_mux_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/rw_mem_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/ar_load_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/ar_mux_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[0]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 738.980 ; gain = 145.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 738.980 ; gain = 500.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 758.496 ; gain = 533.465
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NAM/RISC/RISC.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 758.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 16:36:16 2024...

*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20524 
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 350.312 ; gain = 112.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:8]
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-567] referenced signal 'preset' should be on the sensitivity list [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:20]
INFO: [Synth 8-6155] done synthesizing module 'counterNbits' (1#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:8]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg' (2#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
INFO: [Synth 8-6157] synthesizing module 'muxNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxNbits' (3#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
INFO: [Synth 8-6157] synthesizing module 'memory32x8_bi' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'memory32x8_bi' (4#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v:7]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:15]
	Parameter HLT bound to: 3'b000 
	Parameter SKZ bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter AND_OP bound to: 3'b011 
	Parameter XOR_OP bound to: 3'b100 
	Parameter LDA bound to: 3'b101 
	Parameter STO bound to: 3'b110 
	Parameter JMP bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:15]
WARNING: [Synth 8-689] width (5) of port connection 'inB' does not match port width (8) of module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (2) of port connection 'opcode' does not match port width (3) of module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:84]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg__parameterized0' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (8) of module 'registerNbits_neg__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:88]
INFO: [Synth 8-6157] synthesizing module 'muxNbits__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxNbits__parameterized0' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
WARNING: [Synth 8-689] width (5) of port connection 'in_0' does not match port width (8) of module 'muxNbits__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:97]
INFO: [Synth 8-6157] synthesizing module 'registerNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits.v:6]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits' (6#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits.v:6]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (8) of module 'registerNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:103]
INFO: [Synth 8-6157] synthesizing module 'bufferNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v:5]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bufferNbits' (7#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v:5]
WARNING: [Synth 8-689] width (5) of port connection 'in' does not match port width (8) of module 'bufferNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:113]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg__parameterized1' (7#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
WARNING: [Synth 8-689] width (2) of port connection 'out' does not match port width (6) of module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:133]
WARNING: [Synth 8-689] width (2) of port connection 'in' does not match port width (6) of module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:137]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:1]
	Parameter ADD bound to: 2'b11 
	Parameter AND bound to: 2'b10 
	Parameter XOR bound to: 2'b00 
INFO: [Synth 8-226] default block is never used [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (8#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:1]
WARNING: [Synth 8-689] width (2) of port connection 'alu_op' does not match port width (3) of module 'Controller' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:142]
WARNING: [Synth 8-350] instance 'CONTROLLER' of module 'Controller' requires 14 connections, but only 12 given [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:140]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (9#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 383.730 ; gain = 145.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin COUNTER:load to constant 0 [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:48]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 383.730 ; gain = 145.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 383.730 ; gain = 145.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NAM/RISC/xdc_files/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/NAM/RISC/xdc_files/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 739.930 ; gain = 1.043
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "is_zero0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'enable_mem_reg' into 'addr_mux_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:30]
WARNING: [Synth 8-6014] Unused sequential element enable_mem_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counterNbits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module registerNbits_neg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module muxNbits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module memory32x8_bi 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module registerNbits_neg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module muxNbits__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module registerNbits 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module registerNbits_neg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module Controller 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element REG_CONTROL_EX/out_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:35]
WARNING: [Synth 8-6014] Unused sequential element REG_CONTROL_WB/out_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:35]
WARNING: [Synth 8-6014] Unused sequential element CONTROLLER/stop_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:27]
WARNING: [Synth 8-6014] Unused sequential element CONTROLLER/is_jump_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:34]
INFO: [Synth 8-5546] ROM "ALU1/is_zero0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[4]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[3]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[2]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[1]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[0]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/skip_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/skip_reg__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/check_zero_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/check_zero_reg__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/addr_mux_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/rw_mem_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/ar_load_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/ar_mux_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[0]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 739.930 ; gain = 145.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 739.930 ; gain = 502.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 764.496 ; gain = 539.652
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NAM/RISC/RISC.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 764.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 16:39:14 2024...

*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15500 
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 350.527 ; gain = 112.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:8]
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-567] referenced signal 'preset' should be on the sensitivity list [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:20]
INFO: [Synth 8-6155] done synthesizing module 'counterNbits' (1#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:8]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg' (2#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
INFO: [Synth 8-6157] synthesizing module 'muxNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxNbits' (3#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
INFO: [Synth 8-6157] synthesizing module 'memory32x8_bi' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'memory32x8_bi' (4#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v:7]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:15]
	Parameter HLT bound to: 3'b000 
	Parameter SKZ bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter AND_OP bound to: 3'b011 
	Parameter XOR_OP bound to: 3'b100 
	Parameter LDA bound to: 3'b101 
	Parameter STO bound to: 3'b110 
	Parameter JMP bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:15]
WARNING: [Synth 8-689] width (5) of port connection 'inB' does not match port width (8) of module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (2) of port connection 'opcode' does not match port width (3) of module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:84]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg__parameterized0' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (8) of module 'registerNbits_neg__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:88]
INFO: [Synth 8-6157] synthesizing module 'muxNbits__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxNbits__parameterized0' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
WARNING: [Synth 8-689] width (5) of port connection 'in_0' does not match port width (8) of module 'muxNbits__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:97]
INFO: [Synth 8-6157] synthesizing module 'registerNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits.v:6]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits' (6#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits.v:6]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (8) of module 'registerNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:103]
INFO: [Synth 8-6157] synthesizing module 'bufferNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v:5]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bufferNbits' (7#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v:5]
WARNING: [Synth 8-689] width (5) of port connection 'in' does not match port width (8) of module 'bufferNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:113]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg__parameterized1' (7#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
WARNING: [Synth 8-689] width (2) of port connection 'out' does not match port width (6) of module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:133]
WARNING: [Synth 8-689] width (2) of port connection 'in' does not match port width (6) of module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:137]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:1]
	Parameter ADD bound to: 2'b11 
	Parameter AND bound to: 2'b10 
	Parameter XOR bound to: 2'b00 
INFO: [Synth 8-226] default block is never used [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (8#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:1]
WARNING: [Synth 8-689] width (2) of port connection 'alu_op' does not match port width (3) of module 'Controller' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:142]
WARNING: [Synth 8-350] instance 'CONTROLLER' of module 'Controller' requires 14 connections, but only 12 given [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:140]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (9#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 383.887 ; gain = 145.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin COUNTER:load to constant 0 [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:48]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 383.887 ; gain = 145.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 383.887 ; gain = 145.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NAM/RISC/xdc_files/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/NAM/RISC/xdc_files/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 739.484 ; gain = 1.051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "is_zero0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'enable_mem_reg' into 'addr_mux_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:30]
WARNING: [Synth 8-6014] Unused sequential element enable_mem_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counterNbits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module registerNbits_neg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module muxNbits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module memory32x8_bi 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module registerNbits_neg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module muxNbits__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module registerNbits 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module registerNbits_neg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module Controller 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element REG_CONTROL_EX/out_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:35]
WARNING: [Synth 8-6014] Unused sequential element REG_CONTROL_WB/out_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:35]
WARNING: [Synth 8-6014] Unused sequential element CONTROLLER/stop_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:27]
WARNING: [Synth 8-6014] Unused sequential element CONTROLLER/is_jump_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:34]
INFO: [Synth 8-5546] ROM "ALU1/is_zero0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[4]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[3]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[2]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[1]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[0]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/skip_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/skip_reg__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/check_zero_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/check_zero_reg__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/addr_mux_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/rw_mem_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/ar_load_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/ar_mux_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[0]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 739.484 ; gain = 501.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 739.484 ; gain = 145.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 739.484 ; gain = 501.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 758.336 ; gain = 533.359
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NAM/RISC/RISC.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 758.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 16:44:20 2024...

*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14424 
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 350.473 ; gain = 112.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:8]
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-567] referenced signal 'preset' should be on the sensitivity list [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:20]
INFO: [Synth 8-6155] done synthesizing module 'counterNbits' (1#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:8]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg' (2#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
INFO: [Synth 8-6157] synthesizing module 'muxNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxNbits' (3#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
INFO: [Synth 8-6157] synthesizing module 'memory32x8_bi' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'memory32x8_bi' (4#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v:7]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:15]
	Parameter HLT bound to: 3'b000 
	Parameter SKZ bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter AND_OP bound to: 3'b011 
	Parameter XOR_OP bound to: 3'b100 
	Parameter LDA bound to: 3'b101 
	Parameter STO bound to: 3'b110 
	Parameter JMP bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:15]
WARNING: [Synth 8-689] width (5) of port connection 'inB' does not match port width (8) of module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (2) of port connection 'opcode' does not match port width (3) of module 'ALU' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:84]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg__parameterized0' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (8) of module 'registerNbits_neg__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:88]
INFO: [Synth 8-6157] synthesizing module 'muxNbits__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxNbits__parameterized0' (5#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v:4]
WARNING: [Synth 8-689] width (5) of port connection 'in_0' does not match port width (8) of module 'muxNbits__parameterized0' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:97]
INFO: [Synth 8-6157] synthesizing module 'registerNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits.v:6]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits' (6#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits.v:6]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (8) of module 'registerNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:103]
INFO: [Synth 8-6157] synthesizing module 'bufferNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v:5]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bufferNbits' (7#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v:5]
WARNING: [Synth 8-689] width (5) of port connection 'in' does not match port width (8) of module 'bufferNbits' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:113]
INFO: [Synth 8-6157] synthesizing module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registerNbits_neg__parameterized1' (7#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:24]
WARNING: [Synth 8-689] width (2) of port connection 'out' does not match port width (6) of module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:133]
WARNING: [Synth 8-689] width (2) of port connection 'in' does not match port width (6) of module 'registerNbits_neg__parameterized1' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:137]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:1]
	Parameter ADD bound to: 2'b11 
	Parameter AND bound to: 2'b10 
	Parameter XOR bound to: 2'b00 
INFO: [Synth 8-226] default block is never used [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (8#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:1]
WARNING: [Synth 8-689] width (2) of port connection 'alu_op' does not match port width (3) of module 'Controller' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:142]
WARNING: [Synth 8-350] instance 'CONTROLLER' of module 'Controller' requires 14 connections, but only 12 given [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:140]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (9#1) [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 383.285 ; gain = 145.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin COUNTER:load to constant 0 [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:48]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 383.285 ; gain = 145.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 383.285 ; gain = 145.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NAM/RISC/xdc_files/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/NAM/RISC/xdc_files/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 740.180 ; gain = 1.070
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "is_zero0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'enable_mem_reg' into 'addr_mux_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:30]
WARNING: [Synth 8-6014] Unused sequential element enable_mem_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counterNbits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module registerNbits_neg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module muxNbits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module memory32x8_bi 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module registerNbits_neg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module muxNbits__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module registerNbits 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module registerNbits_neg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module Controller 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element REG_CONTROL_EX/out_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:35]
WARNING: [Synth 8-6014] Unused sequential element REG_CONTROL_WB/out_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v:35]
WARNING: [Synth 8-6014] Unused sequential element CONTROLLER/stop_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:27]
WARNING: [Synth 8-6014] Unused sequential element CONTROLLER/is_jump_reg was removed.  [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:34]
INFO: [Synth 8-5546] ROM "ALU1/is_zero0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[4]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[3]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[2]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[1]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (COUNTER/out_reg[0]__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ALU1/result_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/skip_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/skip_reg__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/check_zero_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/check_zero_reg__0) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_PC/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/addr_mux_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/rw_mem_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (MEM/data_out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/alu_op_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/ar_load_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (CONTROLLER/ar_mux_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_RESULT/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_ACC/out_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (REG_INS/out_reg[0]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 740.180 ; gain = 502.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 740.180 ; gain = 145.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 740.180 ; gain = 502.445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 761.027 ; gain = 536.438
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NAM/RISC/RISC.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 761.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 16:49:52 2024...
