static void F_1 ( T_1 V_1 , T_1 * V_2 )\r\n{\r\nunsigned long V_3 ;\r\nF_2 ( & V_4 , V_3 ) ;\r\n* V_5 = V_1 ;\r\n* V_2 = * V_6 ;\r\nF_3 ( & V_4 , V_3 ) ;\r\n}\r\nstatic void F_4 ( T_1 V_1 , T_1 V_2 )\r\n{\r\nunsigned long V_3 ;\r\nF_2 ( & V_4 , V_3 ) ;\r\n* V_5 = V_7 | V_1 ;\r\n* V_8 = V_2 ;\r\nF_3 ( & V_4 , V_3 ) ;\r\n}\r\nstatic inline int F_5 ( void )\r\n{\r\nunsigned long V_9 = * V_10 ;\r\nif ( V_9 & V_11 ) {\r\n* V_10 = V_11 ;\r\nF_6 ( L_1 , V_12 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_7 ( T_1 V_13 , T_1 V_14 , T_1 * V_2 )\r\n{\r\nunsigned long V_3 ;\r\nint V_15 = 0 ;\r\nint V_16 ;\r\nF_2 ( & V_4 , V_3 ) ;\r\n* V_17 = V_13 ;\r\nfor ( V_16 = 0 ; V_16 < 8 ; V_16 ++ ) {\r\n* V_18 = V_14 ;\r\n* V_2 = * V_19 ;\r\n* V_2 = * V_19 ;\r\n}\r\nif( F_5 () )\r\nV_15 = 1 ;\r\nF_3 ( & V_4 , V_3 ) ;\r\nreturn V_15 ;\r\n}\r\nint F_8 ( T_1 V_13 , T_1 V_14 , T_1 * V_2 )\r\n{\r\nunsigned long V_3 ;\r\nint V_15 = 0 ;\r\nF_2 ( & V_4 , V_3 ) ;\r\n* V_17 = V_13 ;\r\n* V_18 = V_14 ;\r\n* V_2 = * V_19 ;\r\nif( F_5 () )\r\nV_15 = 1 ;\r\nF_3 ( & V_4 , V_3 ) ;\r\nreturn V_15 ;\r\n}\r\nint F_9 ( T_1 V_13 , T_1 V_14 , T_1 V_2 )\r\n{\r\nunsigned long V_3 ;\r\nint V_15 = 0 ;\r\nF_2 ( & V_4 , V_3 ) ;\r\n* V_17 = V_13 ;\r\n* V_18 = V_14 ;\r\n* V_20 = V_2 ;\r\nif( F_5 () )\r\nV_15 = 1 ;\r\nF_3 ( & V_4 , V_3 ) ;\r\nreturn V_15 ;\r\n}\r\nstatic T_1 F_10 ( T_2 V_21 , T_3 V_22 , int V_23 )\r\n{\r\nT_1 V_13 ;\r\nif ( ! V_21 ) {\r\nV_13 = F_11 ( 32 - F_12 ( V_22 ) ) | ( ( F_13 ( V_22 ) ) << 8 ) |\r\n( V_23 & ~ 3 ) ;\r\n} else {\r\nV_13 = ( V_21 << 16 ) | ( ( F_12 ( V_22 ) ) << 11 ) |\r\n( ( F_13 ( V_22 ) ) << 8 ) | ( V_23 & ~ 3 ) | 1 ;\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic T_1 F_14 ( T_1 V_24 , int V_25 )\r\n{\r\nif ( V_25 == 1 )\r\nreturn ( 0xf & ~ F_11 ( V_24 ) ) << V_26 ;\r\nif ( V_25 == 2 )\r\nreturn ( 0xf & ~ ( F_11 ( V_24 ) | F_11 ( V_24 + 1 ) ) ) << V_26 ;\r\nif ( V_25 == 4 )\r\nreturn 0 ;\r\nreturn 0xffffffff ;\r\n}\r\nstatic int F_15 ( int V_23 , int V_25 , T_1 * V_27 )\r\n{\r\nT_1 V_24 , V_2 ;\r\nF_6 ( L_2 , V_23 , V_25 ) ;\r\nV_24 = V_23 % 4 ;\r\nF_1 ( V_23 & ~ 3 , & V_2 ) ;\r\n* V_27 = ( V_2 >> ( 8 * V_24 ) ) & V_28 [ V_25 ] ;\r\nF_6 ( L_3 , * V_27 ) ;\r\nreturn V_29 ;\r\n}\r\nstatic int F_16 ( int V_23 , int V_25 , T_1 V_27 )\r\n{\r\nT_1 V_24 , V_30 , V_2 ;\r\nF_6 ( L_4 , V_27 , V_23 , V_25 ) ;\r\nV_24 = V_23 % 4 ;\r\nV_30 = F_14 ( V_24 , V_25 ) ;\r\nif ( V_30 == 0xffffffff )\r\nreturn V_31 ;\r\nV_2 = V_27 << ( 8 * V_24 ) ;\r\nF_4 ( ( V_23 & ~ 3 ) | V_30 , V_2 ) ;\r\nreturn V_29 ;\r\n}\r\nstatic T_1 F_17 ( T_1 V_24 , int V_25 )\r\n{\r\nif ( V_25 == 1 )\r\nreturn ( 0xf & ~ F_11 ( V_24 ) ) << 4 ;\r\nif ( V_25 == 2 )\r\nreturn ( 0xf & ~ ( F_11 ( V_24 ) | F_11 ( V_24 + 1 ) ) ) << 4 ;\r\nif ( V_25 == 4 )\r\nreturn 0 ;\r\nreturn 0xffffffff ;\r\n}\r\nstatic int F_18 ( struct V_32 * V_33 , unsigned int V_22 , int V_23 , int V_25 , T_1 * V_27 )\r\n{\r\nT_1 V_24 , V_30 , V_13 , V_2 ;\r\nT_2 V_21 = V_33 -> V_34 ;\r\nF_6 ( L_5 , V_23 , V_25 ,\r\nV_21 , F_12 ( V_22 ) , F_13 ( V_22 ) ) ;\r\n* V_27 = 0xffffffff ;\r\nV_24 = V_23 % 4 ;\r\nV_30 = F_17 ( V_24 , V_25 ) ;\r\nif ( V_30 == 0xffffffff )\r\nreturn V_31 ;\r\nV_13 = F_10 ( V_21 , V_22 , V_23 ) ;\r\nif ( F_19 ( V_13 , V_30 | V_35 , & V_2 ) )\r\nreturn V_36 ;\r\n* V_27 = ( V_2 >> ( 8 * V_24 ) ) & V_28 [ V_25 ] ;\r\nF_6 ( L_6 , * V_27 ) ;\r\nreturn V_29 ;\r\n}\r\nstatic int F_20 ( struct V_32 * V_33 , unsigned int V_22 , int V_23 , int V_25 , T_1 V_27 )\r\n{\r\nT_1 V_24 , V_30 , V_13 , V_2 ;\r\nT_2 V_21 = V_33 -> V_34 ;\r\nF_6 ( L_7 , V_27 , V_23 ,\r\nV_25 , V_21 , F_12 ( V_22 ) , F_13 ( V_22 ) ) ;\r\nV_24 = V_23 % 4 ;\r\nV_30 = F_17 ( V_24 , V_25 ) ;\r\nif ( V_30 == 0xffffffff )\r\nreturn V_31 ;\r\nV_13 = F_10 ( V_21 , V_22 , V_23 ) ;\r\nV_2 = V_27 << ( 8 * V_24 ) ;\r\nif ( F_9 ( V_13 , V_30 | V_37 , V_2 ) )\r\nreturn V_36 ;\r\nreturn V_29 ;\r\n}\r\nstatic int F_21 ( unsigned long V_13 , unsigned int V_38 , struct V_39 * V_40 )\r\n{\r\nT_1 V_9 , V_41 ;\r\nV_9 = * V_10 ;\r\nF_15 ( V_42 , 2 , & V_41 ) ;\r\nF_6 ( L_8\r\nL_9 , V_13 , V_9 , V_41 ) ;\r\n* V_10 = V_11 ;\r\nV_41 |= V_43 ;\r\nF_16 ( V_42 , 2 , V_41 ) ;\r\nif ( V_38 & ( 1 << 10 ) )\r\nV_40 -> V_44 += 4 ;\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_22 ( void )\r\n{\r\nunsigned long V_45 = F_23 () ;\r\n#ifdef F_24\r\nV_46 = 0x10000000 ;\r\n#else\r\nV_46 = 0x48000000 ;\r\n#endif\r\nif ( ! ( V_45 & 0xf ) && F_25 () ) {\r\nF_26 ( L_10\r\nL_11 ) ;\r\nF_19 = F_7 ;\r\n} else\r\nF_19 = F_8 ;\r\nF_27 ( 16 + 6 , F_21 , V_47 , 0 ,\r\nL_12 ) ;\r\nF_6 ( L_13 ) ;\r\n* V_48 = 0x48494A4B ;\r\n* V_49 = ( V_50 & 0xFF000000 ) +\r\n( ( V_50 & 0xFF000000 ) >> 8 ) +\r\n( ( V_50 & 0xFF000000 ) >> 16 ) +\r\n( ( V_50 & 0xFF000000 ) >> 24 ) +\r\n0x00010203 ;\r\nif ( * V_51 & V_52 ) {\r\nF_26 ( L_14 ) ;\r\nF_6 ( L_15 ) ;\r\nF_16 ( V_53 , 4 , V_50 ) ;\r\nF_16 ( V_54 , 4 , V_50 + V_55 ) ;\r\nF_16 ( V_56 , 4 , V_50 + V_57 ) ;\r\nF_16 ( V_58 , 4 ,\r\nV_50 + V_57 + V_55 ) ;\r\nF_16 ( V_59 , 4 , V_50 + V_60 ) ;\r\nF_16 ( V_61 , 4 , 0xfffffc01 ) ;\r\nF_16 ( 0x40 , 4 , 0x000080FF ) ;\r\n} else {\r\nF_26 ( L_16 ) ;\r\n}\r\nF_26 ( L_17 ,\r\n#ifndef F_24\r\nL_18\r\n#else\r\nL_19\r\n#endif\r\n) ;\r\nF_6 ( L_20 ) ;\r\n* V_10 = V_62 | V_11 | V_63 | V_64 ;\r\n#ifdef F_28\r\n* V_51 = V_65 | V_66 | V_67 | V_68 ;\r\n#else\r\n* V_51 = V_65 | V_66 ;\r\n#endif\r\nF_6 ( L_21 ) ;\r\n}\r\nint F_29 ( int V_69 , struct V_70 * V_71 )\r\n{\r\nstruct V_72 * V_73 ;\r\nif ( V_69 >= 1 )\r\nreturn 0 ;\r\nV_73 = F_30 ( sizeof( * V_73 ) * 2 , V_74 ) ;\r\nif ( V_73 == NULL ) {\r\nF_31 ( L_22 ) ;\r\n}\r\nF_16 ( V_75 , 2 , V_76 | V_77 ) ;\r\nV_73 [ 0 ] . V_78 = L_23 ;\r\nV_73 [ 0 ] . V_79 = 0x00000000 ;\r\nV_73 [ 0 ] . V_80 = 0x0000ffff ;\r\nV_73 [ 0 ] . V_3 = V_81 ;\r\nV_73 [ 1 ] . V_78 = L_24 ;\r\nV_73 [ 1 ] . V_79 = V_82 ;\r\nV_73 [ 1 ] . V_80 = V_83 ;\r\nV_73 [ 1 ] . V_3 = V_84 ;\r\nF_32 ( & V_85 , & V_73 [ 0 ] ) ;\r\nF_32 ( & V_86 , & V_73 [ 1 ] ) ;\r\nF_33 ( & V_71 -> V_87 , & V_73 [ 0 ] , V_71 -> V_88 ) ;\r\nF_33 ( & V_71 -> V_87 , & V_73 [ 1 ] , V_71 -> V_89 ) ;\r\nreturn 1 ;\r\n}
