// Seed: 2863039850
module module_0;
  supply1 id_1 = id_1;
  tri1 id_2;
  always @(1'b0 or posedge id_2) begin
    if (id_1) assert (1'b0);
  end
  assign id_1 = id_1 - "";
  module_2();
  assign id_1 = (id_2);
  assign id_2 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_0();
endmodule
module module_2 ();
  assign id_1 = 1;
endmodule
