	component qsys is
		port (
			btn_export    : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			clk_clk       : in    std_logic                     := 'X';             -- clk
			d7seg_export  : out   std_logic_vector(15 downto 0);                    -- export
			enc_spi_MISO  : in    std_logic                     := 'X';             -- MISO
			enc_spi_MOSI  : out   std_logic;                                        -- MOSI
			enc_spi_SCLK  : out   std_logic;                                        -- SCLK
			enc_spi_SS_n  : out   std_logic;                                        -- SS_n
			led_export    : out   std_logic_vector(3 downto 0);                     -- export
			ram_addr      : out   std_logic_vector(11 downto 0);                    -- addr
			ram_ba        : out   std_logic_vector(1 downto 0);                     -- ba
			ram_cas_n     : out   std_logic;                                        -- cas_n
			ram_cke       : out   std_logic;                                        -- cke
			ram_cs_n      : out   std_logic;                                        -- cs_n
			ram_dq        : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			ram_dqm       : out   std_logic_vector(1 downto 0);                     -- dqm
			ram_ras_n     : out   std_logic;                                        -- ras_n
			ram_we_n      : out   std_logic;                                        -- we_n
			reset_reset_n : in    std_logic                     := 'X'              -- reset_n
		);
	end component qsys;

