LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

entity relogio is
    PORT(
        clk: 						in std_logic;
		reset: 						in std_logic;
		sw_controll:				in std_logic_vector(5 downto 0)
    );

end entity;

ARCHITECTURE arch OF relogio is
    SIGNAL out_ROM : std_logic_vector(15 DOWNTO 0);
    SIGNAL imediato, in_pc, out_pc, out_adder, out_bank, in_ula, out_ula,  : std_logic_vector(8 DOWNTO 0);
    SIGNAL sel_pc, sel_ula, enable_bank, enable_buffer : std_logic;
    SIGNAL op_ula: std_logic_vector(2 DOWNTO 0);

    begin

        
    END;
    