{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680733172590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680733172592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 18:19:32 2023 " "Processing started: Wed Apr 05 18:19:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680733172592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733172592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733172592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680733173079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680733173079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_address_select.v 1 1 " "Found 1 design units, including 1 entities, in source file write_address_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_address_select " "Found entity 1: write_address_select" {  } { { "write_address_select.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/write_address_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_register " "Found entity 1: temp_register" {  } { { "temp_register.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/temp_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file result_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 result_mux " "Found entity 1: result_mux" {  } { { "result_mux.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/result_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op2_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file op2_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 op2_mux " "Found entity 1: op2_mux" {  } { { "op2_mux.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/op2_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file op1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 op1_mux " "Found entity 1: op1_mux" {  } { { "op1_mux.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/op1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/lab5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_extractor.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_extractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extractor " "Found entity 1: immediate_extractor" {  } { { "immediate_extractor.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/immediate_extractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_counter " "Found entity 1: delay_counter" {  } { { "delay_counter.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/delay_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "br BR control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"br\" differs only in case from object \"BR\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "brz BRZ control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"brz\" differs only in case from object \"BRZ\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addi ADDI control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"addi\" differs only in case from object \"ADDI\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subi SUBI control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"subi\" differs only in case from object \"SUBI\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sr0 SR0 control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"sr0\" differs only in case from object \"SR0\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "srh0 SRH0 control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"srh0\" differs only in case from object \"SRH0\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clr CLR control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"clr\" differs only in case from object \"CLR\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mov MOV control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"mov\" differs only in case from object \"MOV\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mova MOVA control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"mova\" differs only in case from object \"MOVA\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movr MOVR control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"movr\" differs only in case from object \"MOVR\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movrhs MOVRHS control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"movrhs\" differs only in case from object \"MOVRHS\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680733181631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/control_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Found entity 1: branch_logic" {  } { { "branch_logic.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/branch_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680733181641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stepper_signals lab5.v(123) " "Verilog HDL Implicit Net warning at lab5.v(123): created implicit net for \"stepper_signals\"" {  } { { "lab5.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/lab5.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680733181692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:the_decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:the_decoder\"" {  } { { "datapath.v" "the_decoder" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:the_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:the_regfile\"" {  } { { "datapath.v" "the_regfile" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op1_mux op1_mux:the_op1_mux " "Elaborating entity \"op1_mux\" for hierarchy \"op1_mux:the_op1_mux\"" {  } { { "datapath.v" "the_op1_mux" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op2_mux op2_mux:the_op2_mux " "Elaborating entity \"op2_mux\" for hierarchy \"op2_mux:the_op2_mux\"" {  } { { "datapath.v" "the_op2_mux" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_counter delay_counter:the_delay_counter " "Elaborating entity \"delay_counter\" for hierarchy \"delay_counter:the_delay_counter\"" {  } { { "datapath.v" "the_delay_counter" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 delay_counter.v(14) " "Verilog HDL assignment warning at delay_counter.v(14): truncated value with size 8 to match size of target (1)" {  } { { "delay_counter.v" "" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/delay_counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680733181782 "|datapath|delay_counter:the_delay_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:the_pc " "Elaborating entity \"pc\" for hierarchy \"pc:the_pc\"" {  } { { "datapath.v" "the_pc" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:the_alu " "Elaborating entity \"alu\" for hierarchy \"alu:the_alu\"" {  } { { "datapath.v" "the_alu" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_register temp_register:the_temp_register " "Elaborating entity \"temp_register\" for hierarchy \"temp_register:the_temp_register\"" {  } { { "datapath.v" "the_temp_register" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extractor immediate_extractor:the_immediate_extractor " "Elaborating entity \"immediate_extractor\" for hierarchy \"immediate_extractor:the_immediate_extractor\"" {  } { { "datapath.v" "the_immediate_extractor" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_select write_address_select:the_write_address_select " "Elaborating entity \"write_address_select\" for hierarchy \"write_address_select:the_write_address_select\"" {  } { { "datapath.v" "the_write_address_select" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_mux result_mux:the_result_mux " "Elaborating entity \"result_mux\" for hierarchy \"result_mux:the_result_mux\"" {  } { { "datapath.v" "the_result_mux" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic branch_logic:the_branch_logic " "Elaborating entity \"branch_logic\" for hierarchy \"branch_logic:the_branch_logic\"" {  } { { "datapath.v" "the_branch_logic" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680733181875 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "the_stepper_rom stepper_rom " "Node instance \"the_stepper_rom\" instantiates undefined entity \"stepper_rom\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "datapath.v" "the_stepper_rom" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 108 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1680733181883 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "the_instruction_rom instruction_rom " "Node instance \"the_instruction_rom\" instantiates undefined entity \"instruction_rom\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "datapath.v" "the_instruction_rom" { Text "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/datapath.v" 127 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1680733181883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/keryn/OneDrive/Desktop/2023_Winter/3TB4/lab5/lab5_restored/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181919 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680733181976 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 05 18:19:41 2023 " "Processing ended: Wed Apr 05 18:19:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680733181976 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680733181976 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680733181976 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680733181976 ""}
