$date
	Mon Jun 02 13:38:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! Instr [31:0] $end
$var reg 32 " PC [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 32 % Instr [31:0] $end
$var wire 32 & PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b10000000000100000 %
1$
0#
b0 "
b10000000000100000 !
$end
#5
1#
#10
0#
0$
#15
1#
#20
b10001100000000010000000000000100 !
b10001100000000010000000000000100 %
0#
b100 "
b100 &
#25
1#
#30
b10101100001000100000000000000000 !
b10101100001000100000000000000000 %
0#
b1000 "
b1000 &
#35
1#
#40
b10000001000100000000000000000 !
b10000001000100000000000000000 %
0#
b1100 "
b1100 &
#45
1#
#50
b1000000000000000000000000000 !
b1000000000000000000000000000 %
0#
b10000 "
b10000 &
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
