Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jan 11 22:20:50 2025
| Host         : DESKTOP-BFRN34B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexysa7fpga_control_sets_placed.rpt
| Design       : nexysa7fpga
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    76 |
|    Minimum number of control sets                        |    76 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   252 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    76 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             245 |           90 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |             159 |           50 |
| Yes          | No                    | No                     |             189 |           66 |
| Yes          | No                    | Yes                    |              16 |            9 |
| Yes          | Yes                   | No                     |             317 |           94 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                      Clock Signal                                      |                                                                                                        Enable Signal                                                                                                       |                                                                                                Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                             |                1 |              1 |         1.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                 |                1 |              1 |         1.00 |
| ~embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                      | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                         |                1 |              1 |         1.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                             |                1 |              1 |         1.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Functional_Reset                            |                1 |              1 |         1.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg |                1 |              1 |         1.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Functional_Reset                                                                                                          |                1 |              1 |         1.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                  | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Use_Async_Reset.sync_reset_reg                                          |                1 |              1 |         1.00 |
| ~embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                               | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__72_n_0                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                               | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__73_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                               | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__71_n_0                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Implement_FIT.Using_SRL16s.Clk_En_I_2                                                |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Implement_FIT.Using_SRL16s.Clk_En_I_1                                                                   |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1                                                                                          |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                     | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                     |                1 |              2 |         2.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                 | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                  | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                  |                1 |              4 |         4.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                      | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              |                                                                                                                                                                                                                            |                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
| ~embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                             | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S                                                                                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                  | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                     |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In[4]_i_1_n_0                                                                                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                     | embsys_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                 |                1 |              6 |         6.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                  |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                  |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                | embsys_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                            |                1 |              7 |         7.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                 |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                                                               |                7 |              8 |         1.14 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                  |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                            |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_RVALID                                                                                                                       | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                      | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                           |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                           |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                              |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
| ~embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG              | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                   |                4 |             10 |         2.50 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                      |                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                            | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                   |                2 |             10 |         5.00 |
|  embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1/FIT1_Toggle_BUFG | embsys_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         | embsys_i/rgbPWM_0/inst/count[0]_i_1_n_0                                                                                                                                                                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                  | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                   |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_2                                                                                      | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In[15]_i_1_n_0                                                                                                             |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                  | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPO_I3/gpo3_write                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                   |                5 |             16 |         3.20 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_5                                                                                                                                     |                4 |             23 |         5.75 |
|  embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1/FIT1_Toggle_BUFG | embsys_i/rgbPWM_0/inst/redDC_latch[9]_i_1_n_0                                                                                                                                                                              | embsys_i/rgbPWM_0/inst/p_0_in                                                                                                                                                                                 |                7 |             30 |         4.29 |
|  embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1/FIT1_Toggle_BUFG |                                                                                                                                                                                                                            | embsys_i/rgbPWM_0/inst/p_0_in                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPO_I4/gpo4_write                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                   |               10 |             31 |         3.10 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                     | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                   |                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         | embsys_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                   |               20 |             76 |         3.80 |
|  embsys_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0         |                                                                                                                                                                                                                            |                                                                                                                                                                                                               |               27 |             80 |         2.96 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                   |               28 |             84 |         3.00 |
|  clk_IBUF_BUFG                                                                         | embsys_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                              |                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG                                                                         |                                                                                                                                                                                                                            |                                                                                                                                                                                                               |               64 |            180 |         2.81 |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


