// Seed: 197910633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_11 :
  assert property (@(posedge -1) id_8)
  else $unsigned(87);
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd2,
    parameter id_3  = 32'd37,
    parameter id_7  = 32'd62
) (
    output uwire id_0,
    input tri0 id_1
    , id_16,
    input uwire id_2,
    input tri1 _id_3,
    input tri id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri _id_7,
    input wand id_8,
    input wire id_9,
    input uwire _id_10,
    input supply1 id_11,
    output tri id_12,
    input supply1 id_13,
    inout wand id_14
);
  logic [1 'b0 : id_3] id_17[1 : id_10] = -1;
  xnor primCall (id_5, id_11, id_9, id_4, id_1, id_2, id_8, id_13, id_6, id_14);
  assign id_16 = 1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16
  );
  wire [id_7 : -1  -  1] id_18;
endmodule
