Prefetching blocks - configurable at each cache level
More sim trace memory optimizations, combine cache level and cycle?