Quartus II
Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
48
4302
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
Uart_RxTx_Test
# storage
db|Uart_RxTx_Test.(0).cnf
db|Uart_RxTx_Test.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
uart_rxtx.v
fb421886234c5872dd92ce2350b2cb44
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CLOCKS_PER_BIT
5624
PARAMETER_SIGNED_DEC
DEF
CLOCKS_WAIT_FOR_RECEIVE
2812
PARAMETER_SIGNED_DEC
DEF
MAX_tx_bit_cnt
9
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
Serial_Test
# storage
db|Uart_RxTx_Test.(1).cnf
db|Uart_RxTx_Test.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
serial_test.v
459af9e5633b7c4b29fb9d7a0538ddc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
bps
5624
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Serial_Test:u0
}
# macro_sequence

# end
# complete
