FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2017 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
/* bench 7814.0.0 cfe2b0ced600 */
/* bench 7814.0.1 7a5f7612a5fe */
/* bench 7814.0.2 0657503dd5e3 */
/* bench 7814.0.3 1e497650b24e */
/* bench 7814.0.4 d957494a6c22 */
/* bench 7814.0.5 99682a9cd870 */
/* bench 7814.0.6 ece40a282e12 */
/* bench 7814.0.7 b54c7849581c */
/* bench 7814.0.8 40482b20d18b */
/* bench 7814.0.9 7c70c8f1513a */
/* bench 7814.0.10 8594f175b0da */
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef __MXGPU_VI_H__
#define __MXGPU_VI_H__

#define VI_MAILBOX_TIMEDOUT	12000
#define VI_MAILBOX_RESET_TIME	12

/* VI mailbox messages request */
enum idh_request {
	IDH_REQ_GPU_INIT_ACCESS	= 1,
	IDH_REL_GPU_INIT_ACCESS,
	IDH_REQ_GPU_FINI_ACCESS,
	IDH_REL_GPU_FINI_ACCESS,
	IDH_REQ_GPU_RESET_ACCESS,

	IDH_LOG_VF_ERROR       = 200,
};

/* VI mailbox messages data */
/* bench 7320.1.0 481ca7b6ff7a */
/* bench 7320.1.1 a1d82c6c1e10 */
/* bench 7320.1.2 0ff4d3e15921 */
/* bench 7320.1.3 acc6b53cd4b4 */
/* bench 7320.1.4 ffae10e2def3 */
	IDH_FLR_NOTIFICATION,
	IDH_FLR_NOTIFICATION_CMPL,

	IDH_TEXT_MESSAGE = 255
};

extern const struct amdgpu_virt_ops xgpu_vi_virt_ops;

void xgpu_vi_init_golden_registers(struct amdgpu_device *adev);
void xgpu_vi_mailbox_set_irq_funcs(struct amdgpu_device *adev);
int xgpu_vi_mailbox_add_irq_id(struct amdgpu_device *adev);
int xgpu_vi_mailbox_get_irq(struct amdgpu_device *adev);
void xgpu_vi_mailbox_put_irq(struct amdgpu_device *adev);

#endif
