#include <c10/util/Exception.h>  // TORCH_CHECK
/* fp8_GEMM_blockscale.h — w8a16 block-scaled FP8 GEMM (DeepSeek-style).
 *
 * Computes  output[M, N] = input[M, K] @ dequant(weight[N, K])^T
 * where the fp8_e4m3 weight is dequantized on the fly with a 2D block scale:
 *   weight_scale[nb, kb]  applies to  weight[nb*BN : nb*BN+BN, kb*BK : kb*BK+BK]
 * i.e. DeepSeek 128x128 weight block scale. The activation stays fp16 (w8a16):
 * no activation quantization is performed, which keeps decode-path accuracy high
 * and avoids a separate per-token-group quant launch.
 *
 * Layouts (all row-major, contiguous):
 *   input        [M, K]                         fp16
 *   weight       [N, K]                         uint8 (fp8_e4m3 bits)
 *   weight_scale [ceil(N/BN), ceil(K/BK)]       float32   (== weight_scale_inv)
 *   output       [M, N]                         fp16  (pre-allocated)
 *
 * Derived from the proven GEMV_a16_wfp8_block (sglang fp8_GEMV.h): the batch/
 * "absorb" dimension is dropped (linear layers are batch-1), the block scale is
 * read as float32 (checkpoint weight_scale_inv is fp32, not fp16), and the dot
 * product accumulates in fp32 for tighter agreement with a bf16/fp32 reference.
 *
 * The kernel is a K-split GEMV: NT threads per work-group each own an HD-wide
 * slice of K, reduce partials through SLM. It is bandwidth-bound and tuned for
 * small M (decode). The host launcher tiles M so any M is handled correctly;
 * large-M prefill is functional but not throughput-optimal (see K4).
 */
#pragma once

#include "utils.h"
#include <cstdint>

// B70 (BMG-G31) has 32 Xe cores x 8 vector engines x 8 hardware threads per
// engine in small-GRF mode. K-split dispatch aims to fill that.
static constexpr int BMG_HW_THREADS = 2048;

// Threads per vector engine in small-GRF mode, and vector engines per Xe core.
static constexpr int BMG_THREADS_PER_XVE = 8;
static constexpr int BMG_XVE_PER_CORE = 8;

// Hardware thread count of the device this queue runs on.
//
// B60 and B70 are both Battlemage but differ in Xe core count, so a constant
// sized for one under-splits K on the other. max_compute_units reports the Xe
// cores, which is the figure that varies; the per-core geometry does not.
inline int bmg_hw_threads(sycl::queue& q) {
  static thread_local sycl::device cached_dev;
  static thread_local int cached = 0;
  const sycl::device dev = q.get_device();
  if (cached != 0 && dev == cached_dev) return cached;
  int t = BMG_HW_THREADS;
  try {
    const uint32_t cores = dev.get_info<sycl::info::device::max_compute_units>();
    if (cores > 0) t = (int)cores * BMG_XVE_PER_CORE * BMG_THREADS_PER_XVE;
  } catch (const sycl::exception&) {
    // Keep the B70 figure when the driver will not report it.
  }
  cached_dev = dev;
  cached = t;
  return t;
}

namespace fp8_blockscale {

// fp8_e4m3 field widths.
#define BS_WE 4
#define BS_WM 3

// Branchless fp8_e4m3fn -> fp16 conversion used by the oneDNN JIT path.
// Shifting the encoded byte into the fp16 subnormal range and multiplying by
// 2^8 maps all finite E4M3 values exactly, including E4M3 subnormals.
//
// NaN behaviour: E4M3FN has no infinity, and the two NaN encodings 0x7F / 0xFF
// decode to +-480.0 rather than propagating NaN. All 254 finite values are
// exact.
template <uint32_t N>
inline simd<fp16, N> fp8e4m3_to_fp16(simd<uint8_t, N> x) {
  simd<uint16_t, N> u16 = convert<uint16_t>(x);
  u16 <<= 8;
  simd<int16_t, N> shifted =
      u16.template bit_cast_view<int16_t>().read() >> 1;
  u16 = shifted.template bit_cast_view<uint16_t>().read() & 0xBFFF;
  simd<fp16, N> value = u16.template bit_cast_view<fp16>().read();
  return value * fp16(256.0f);
}

// Block-scaled FP8 GEMV, BMG-tuned (modeled on GEMV_fp8_pert_bmg_kernel).
//
// One work-group per output channel n; K_SPLIT threads cooperate on the K
// reduction (chosen for HW-thread occupancy). Each thread streams its K-slice in
// VL-wide coalesced loads, dequantizes the fp8 weight once, folds the per-128
// block scale into the weight vector (block_k=128 divides VL), and accumulates a
// dot product for every one of the M activation rows -- so the weight load is
// amortized across the (small) decode batch. Only K_SPLIT partials per row pass
// through SLM. This mirrors the near-peak-bandwidth per-tensor decode kernel.
//   VL       K elements loaded per iteration (multiple of BK=128)
//   K_SPLIT  threads per work-group (K reduction fan-in)
//   BK       weight scale K-block
//   BN       weight scale N-block
//   MAX_M    compile-time upper bound on rows handled per launch
template <int VL, int K_SPLIT, int BK, int BN, int MAX_M>
struct gemv_block_bmg_kernel {
  const fp16* input;      // [M, K]
  const uint8_t* weight;  // [N, K] fp8_e4m3 bits
  const float* wscale;    // [Nb, Kb]  (Kb = K/BK)
  fp16* output;           // [M, N]
  int M, N, K, Kb;

  void operator()(sycl::nd_item<1> item) const SYCL_ESIMD_KERNEL {
    if constexpr (K_SPLIT > 1) {
      slm_init<K_SPLIT * MAX_M * sizeof(float)>();
    }
    const int n = item.get_group(0);
    const int lid = item.get_local_id(0);
    if (n >= N) return;

    const int kp = K / K_SPLIT;   // per-thread K span (multiple of VL)
    const int ks = lid * kp;
    const uint8_t* w_row = weight + (size_t)n * K;
    const float* s_row = wscale + (size_t)(n / BN) * Kb;

    simd<float, MAX_M> acc = 0.0f;

    for (int k = ks; k < ks + kp; k += VL) {
      // Load + dequant the weight slice once. Apply each 128-wide block scale
      // after its local dot product: this is algebraically identical to
      // scaling every weight, but replaces 128 vector multiplies with one
      // scalar multiply per block.
      simd<uint8_t, VL> raw = block_load<uint8_t, VL>(w_row + k);
      simd<float, VL> wf = fp8e4m3_to_fp16<VL>(raw);
      // Reuse the decoded weight across all M activation rows.
#pragma unroll
      for (int m = 0; m < MAX_M; m++) {
        if (m < M) {
          simd<fp16, VL> iv = block_load<fp16, VL>(input + (size_t)m * K + k);
          simd<float, VL> ivf = iv;
#pragma unroll
          for (int sb = 0; sb < VL / BK; sb++) {
            acc[m] +=
                reduce<float>(
                    ivf.template select<BK, 1>(sb * BK) *
                        wf.template select<BK, 1>(sb * BK),
                    std::plus<>()) *
                s_row[(k / BK) + sb];
          }
        }
      }
    }

    if constexpr (K_SPLIT == 1) {
#pragma unroll
      for (int m = 0; m < MAX_M; m++) {
        if (m < M) output[(size_t)m * N + n] = fp16(acc[m]);
      }
    } else {
      slm_block_store<float, MAX_M>(lid * MAX_M * sizeof(float),
                                    acc.template select<MAX_M, 1>(0));
      barrier();
      if (lid == 0) {
        simd<float, K_SPLIT * MAX_M> parts =
            slm_block_load<float, K_SPLIT * MAX_M>(0);
#pragma unroll
        for (int m = 0; m < MAX_M; m++) {
          if (m < M) {
            // parts layout: [lid][m]; sum over lid (stride MAX_M).
            simd<float, K_SPLIT> col =
                parts.template select<K_SPLIT, MAX_M>(m);
            output[(size_t)m * N + n] = fp16(reduce<float>(col, std::plus<>()));
          }
        }
      }
    }
  }
};

template <int VL, int K_SPLIT, int BN, int MAX_M>
inline void launch_gemv_block_bmg(const fp16* input, const uint8_t* weight,
                                  const float* wscale, fp16* output, int M, int N,
                                  int K, sycl::queue& q) {
  constexpr int BK = 128;
  const int Kb = K / BK;
  gemv_block_bmg_kernel<VL, K_SPLIT, BK, BN, MAX_M> kern{
      input, weight, wscale, output, M, N, K, Kb};
  sycl::range<1> global(static_cast<size_t>(N) * K_SPLIT);
  sycl::range<1> local(K_SPLIT);
  q.submit([&](handler& cgh) {
    cgh.parallel_for(sycl::nd_range<1>(global, local), kern);
  });
}

// Dispatch (VL, K_SPLIT) for one M-tile. VL prefers 256; K_SPLIT is raised to
// keep BMG_HW_THREADS busy for small N, subject to K/K_SPLIT staying a multiple
// of VL.
template <int BN, int MAX_M>
inline void dispatch_gemv_block_bmg(const fp16* input, const uint8_t* weight,
                                    const float* wscale, fp16* output, int M,
                                    int N, int K, sycl::queue& q) {
  const int VL = (K % 256 == 0) ? 256 : 128;

  // Target K_SPLIT so that N*K_SPLIT >= BMG_HW_THREADS (BMG occupancy), K%ks==0 and
  // (K/ks)%VL==0.
  const int hw_threads = bmg_hw_threads(q);
  int target = 1;
  if (N * 8 <= hw_threads) target = 8;
  else if (N * 4 <= hw_threads) target = 4;
  else if (N * 2 <= hw_threads) target = 2;
  int ks = 1;
  for (int s = target; s >= 1; s >>= 1) {
    if (K % s == 0 && (K / s) % VL == 0) { ks = s; break; }
  }

#define BS_DISPATCH(V, S)                                                      \
  launch_gemv_block_bmg<V, S, BN, MAX_M>(input, weight, wscale, output, M, N, K, q)
  if (VL == 256) {
    switch (ks) {
      case 8: BS_DISPATCH(256, 8); break;
      case 4: BS_DISPATCH(256, 4); break;
      case 2: BS_DISPATCH(256, 2); break;
      default: BS_DISPATCH(256, 1); break;
    }
  } else {
    switch (ks) {
      case 8: BS_DISPATCH(128, 8); break;
      case 4: BS_DISPATCH(128, 4); break;
      case 2: BS_DISPATCH(128, 2); break;
      default: BS_DISPATCH(128, 1); break;
    }
  }
#undef BS_DISPATCH
}

// Host launcher. block_n/block_k must be 128. Keep decode batches through 12
// rows in one launch so the weight is streamed once and reused across all rows.
// Larger M is tiled in groups of eight to bound register pressure.
inline void gemm_fp8_blockscale_host(const fp16* input, const uint8_t* weight,
                                     const float* weight_scale, fp16* output,
                                     uint32_t M, uint32_t N, uint32_t K,
                                     uint32_t block_n, uint32_t block_k,
                                     sycl::queue& q) {
  // The kernels hardcode a 128-element N-block and take BK as a template
  // constant; these parameters exist for signature compatibility only.
  TORCH_CHECK(block_k == 128,
              "gemm_fp8_blockscale_host: block_k must be 128, got ", block_k);
  TORCH_CHECK(block_n == 128 || block_n == 32,
              "gemm_fp8_blockscale_host: block_n must be 128 or 32, got ",
              block_n);

#define BS_BY_BN(MM, ...)                                                      \
  do {                                                                         \
    if (block_n == 32) dispatch_gemv_block_bmg<32, MM>(__VA_ARGS__);            \
    else               dispatch_gemv_block_bmg<128, MM>(__VA_ARGS__);           \
  } while (0)
  if (M == 1) {
    BS_BY_BN(1, input, weight, weight_scale, output, 1, (int)N, (int)K, q);
    return;
  }
  if (M <= 8) {
    BS_BY_BN(8, input, weight, weight_scale, output, (int)M, (int)N, (int)K, q);
    return;
  }
  if (M <= 12) {
    BS_BY_BN(12, input, weight, weight_scale, output, (int)M, (int)N, (int)K, q);
    return;
  }
  constexpr uint32_t TILE = 8;
  for (uint32_t m0 = 0; m0 < M; m0 += TILE) {
    const int mt = (M - m0 < TILE) ? (int)(M - m0) : (int)TILE;
    BS_BY_BN(TILE, input + (size_t)m0 * K, weight, weight_scale,
             output + (size_t)m0 * N, mt, (int)N, (int)K, q);
  }
#undef BS_BY_BN
}

// Decode-only dual GEMV for two block-scaled weights sharing the same input.
// A single grid spans both output-channel ranges, eliminating the second host
// submission while preserving each matrix's independent [Nb, Kb] scale table.
template <int VL, int K_SPLIT, int BK, int BN>
struct gemv_block_fused2_bmg_kernel {
  const fp16* input;
  const uint8_t* weight0;
  const float* scale0;
  fp16* output0;
  const uint8_t* weight1;
  const float* scale1;
  fp16* output1;
  int N0, N1, K, Kb;

  void operator()(sycl::nd_item<1> item) const SYCL_ESIMD_KERNEL {
    if constexpr (K_SPLIT > 1) slm_init<K_SPLIT * sizeof(float)>();
    const int gn = item.get_group(0);
    const int lid = item.get_local_id(0);
    if (gn >= N0 + N1) return;

    const bool second = gn >= N0;
    const int n = second ? gn - N0 : gn;
    const uint8_t* weight = second ? weight1 : weight0;
    const float* scale = second ? scale1 : scale0;
    fp16* output = second ? output1 : output0;
    const uint8_t* w_row = weight + (size_t)n * K;
    const float* s_row = scale + (size_t)(n / BN) * Kb;
    const int kp = K / K_SPLIT;
    const int ks = lid * kp;
    float acc = 0.0f;

    for (int k = ks; k < ks + kp; k += VL) {
      simd<uint8_t, VL> raw = block_load<uint8_t, VL>(w_row + k);
      simd<float, VL> wf = fp8e4m3_to_fp16<VL>(raw);
      simd<float, VL> iv = block_load<fp16, VL>(input + k);
#pragma unroll
      for (int sb = 0; sb < VL / BK; sb++) {
        acc +=
            reduce<float>(
                iv.template select<BK, 1>(sb * BK) *
                    wf.template select<BK, 1>(sb * BK),
                std::plus<>()) *
            s_row[(k / BK) + sb];
      }
    }

    if constexpr (K_SPLIT == 1) {
      output[n] = fp16(acc);
    } else {
      simd<float, 1> partial = acc;
      slm_block_store<float, 1>(lid * sizeof(float), partial);
      barrier();
      if (lid == 0) {
        simd<float, K_SPLIT> parts =
            slm_block_load<float, K_SPLIT>(0);
        output[n] = fp16(reduce<float>(parts, std::plus<>()));
      }
    }
  }
};

template <int VL, int K_SPLIT>
inline void launch_gemv_block_fused2(
    const fp16* input, const uint8_t* weight0, const float* scale0,
    fp16* output0, int N0, const uint8_t* weight1, const float* scale1,
    fp16* output1, int N1, int K, sycl::queue& q) {
  constexpr int BK = 128;
  gemv_block_fused2_bmg_kernel<VL, K_SPLIT, BK, 128> kern{
      input, weight0, scale0, output0, weight1, scale1, output1,
      N0, N1, K, K / BK};
  const int groups = N0 + N1;
  q.submit([&](handler& cgh) {
    cgh.parallel_for(
        sycl::nd_range<1>((size_t)groups * K_SPLIT, K_SPLIT), kern);
  });
}

inline void gemv_fp8_blockscale_fused2_host(
    const fp16* input, const uint8_t* weight0, const float* scale0,
    fp16* output0, uint32_t N0, const uint8_t* weight1, const float* scale1,
    fp16* output1, uint32_t N1, uint32_t K, sycl::queue& q) {
  const int VL = (K % 256 == 0) ? 256 : 128;
  const int total_n = (int)(N0 + N1);
  const int hw_threads = bmg_hw_threads(q);
  int target = 1;
  if (total_n * 8 <= hw_threads) target = 8;
  else if (total_n * 4 <= hw_threads) target = 4;
  else if (total_n * 2 <= hw_threads) target = 2;
  int ks = 1;
  for (int s = target; s >= 1; s >>= 1) {
    if (K % s == 0 && (K / s) % VL == 0) { ks = s; break; }
  }
#define BS_FUSED2_DISPATCH(V, S)                                               \
  launch_gemv_block_fused2<V, S>(input, weight0, scale0, output0, (int)N0,    \
                                  weight1, scale1, output1, (int)N1, (int)K, q)
  if (VL == 256) {
    switch (ks) {
      case 8: BS_FUSED2_DISPATCH(256, 8); break;
      case 4: BS_FUSED2_DISPATCH(256, 4); break;
      case 2: BS_FUSED2_DISPATCH(256, 2); break;
      default: BS_FUSED2_DISPATCH(256, 1); break;
    }
  } else {
    switch (ks) {
      case 8: BS_FUSED2_DISPATCH(128, 8); break;
      case 4: BS_FUSED2_DISPATCH(128, 4); break;
      case 2: BS_FUSED2_DISPATCH(128, 2); break;
      default: BS_FUSED2_DISPATCH(128, 1); break;
    }
  }
#undef BS_FUSED2_DISPATCH
}

// Qwen GDN input projection: block-scaled qkvz plus the intentionally-FP16 ba
// projection share one input and one launch.
// These fused decode paths are 128-block only; DeepSeek's 32-block shapes
// route through the main kernel.
static constexpr int BN_FP16_FUSED2 = 128;

template <int VL, int K_SPLIT>
struct gemv_block_fp16_fused2_bmg_kernel {
  const fp16* input;
  const uint8_t* weight0;
  const float* scale0;
  fp16* output0;
  const fp16* weight1;
  fp16* output1;
  int N0, N1, K, Kb;

  void operator()(sycl::nd_item<1> item) const SYCL_ESIMD_KERNEL {
    if constexpr (K_SPLIT > 1) slm_init<K_SPLIT * sizeof(float)>();
    const int gn = item.get_group(0);
    const int lid = item.get_local_id(0);
    if (gn >= N0 + N1) return;
    const bool fp16_matrix = gn >= N0;
    const int n = fp16_matrix ? gn - N0 : gn;
    const int kp = K / K_SPLIT;
    const int ks = lid * kp;
    float acc = 0.0f;

    for (int k = ks; k < ks + kp; k += VL) {
      simd<float, VL> wf;
      if (fp16_matrix) {
        wf = block_load<fp16, VL>(weight1 + (size_t)n * K + k);
      } else {
        simd<uint8_t, VL> raw =
            block_load<uint8_t, VL>(weight0 + (size_t)n * K + k);
        wf = fp8e4m3_to_fp16<VL>(raw);
      }
      simd<float, VL> iv = block_load<fp16, VL>(input + k);
      if (fp16_matrix) {
        acc += reduce<float>(iv * wf, std::plus<>());
      } else {
        const float* s_row = scale0 + (size_t)(n / BN_FP16_FUSED2) * Kb;
#pragma unroll
        for (int sb = 0; sb < VL / 128; sb++) {
          acc +=
              reduce<float>(
                  iv.template select<128, 1>(sb * 128) *
                      wf.template select<128, 1>(sb * 128),
                  std::plus<>()) *
              s_row[(k / 128) + sb];
        }
      }
    }
    fp16* output = fp16_matrix ? output1 : output0;
    if constexpr (K_SPLIT == 1) {
      output[n] = fp16(acc);
    } else {
      simd<float, 1> partial = acc;
      slm_block_store<float, 1>(lid * sizeof(float), partial);
      barrier();
      if (lid == 0) {
        simd<float, K_SPLIT> parts = slm_block_load<float, K_SPLIT>(0);
        output[n] = fp16(reduce<float>(parts, std::plus<>()));
      }
    }
  }
};

template <int VL, int K_SPLIT>
inline void launch_gemv_block_fp16_fused2(
    const fp16* input, const uint8_t* weight0, const float* scale0,
    fp16* output0, int N0, const fp16* weight1, fp16* output1, int N1,
    int K, sycl::queue& q) {
  gemv_block_fp16_fused2_bmg_kernel<VL, K_SPLIT> kern{
      input, weight0, scale0, output0, weight1, output1,
      N0, N1, K, K / 128};
  q.submit([&](handler& cgh) {
    cgh.parallel_for(
        sycl::nd_range<1>((size_t)(N0 + N1) * K_SPLIT, K_SPLIT), kern);
  });
}

inline void gemv_fp8_blockscale_fp16_fused2_host(
    const fp16* input, const uint8_t* weight0, const float* scale0,
    fp16* output0, uint32_t N0, const fp16* weight1, fp16* output1,
    uint32_t N1, uint32_t K, sycl::queue& q) {
  const int VL = (K % 256 == 0) ? 256 : 128;
  const int total_n = (int)(N0 + N1);
  const int hw_threads = bmg_hw_threads(q);
  int target = total_n * 8 <= hw_threads ? 8 : total_n * 4 <= hw_threads ? 4
                                  : total_n * 2 <= hw_threads ? 2 : 1;
  int ks = 1;
  for (int s = target; s >= 1; s >>= 1) {
    if (K % s == 0 && (K / s) % VL == 0) { ks = s; break; }
  }
#define BS_FP16_FUSED2_DISPATCH(V, S)                                          \
  launch_gemv_block_fp16_fused2<V, S>(                                        \
      input, weight0, scale0, output0, (int)N0, weight1, output1, (int)N1,    \
      (int)K, q)
  if (VL == 256) {
    switch (ks) {
      case 8: BS_FP16_FUSED2_DISPATCH(256, 8); break;
      case 4: BS_FP16_FUSED2_DISPATCH(256, 4); break;
      case 2: BS_FP16_FUSED2_DISPATCH(256, 2); break;
      default: BS_FP16_FUSED2_DISPATCH(256, 1); break;
    }
  } else {
    switch (ks) {
      case 8: BS_FP16_FUSED2_DISPATCH(128, 8); break;
      case 4: BS_FP16_FUSED2_DISPATCH(128, 4); break;
      case 2: BS_FP16_FUSED2_DISPATCH(128, 2); break;
      default: BS_FP16_FUSED2_DISPATCH(128, 1); break;
    }
  }
#undef BS_FP16_FUSED2_DISPATCH
}

#undef BS_WE
#undef BS_WM

}  // namespace fp8_blockscale
