/*
 * Generated by Bluespec Compiler, version 2013.12.beta1 (build 33034, 2013-12-02)
 * 
 * On Thu Jul  3 14:53:52 EDT 2014
 * 
 */

/* Generation options: */
#ifndef __mkBsimTop_h__
#define __mkBsimTop_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkDmaIndicationProxySynth.h"
#include "mkInterfaceIndicationProxySynth.h"
#include "mkPlatformIndicationProxySynth.h"


/* Class declaration for the mkBsimTop module */
class MOD_mkBsimTop : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_top_host_init_fsm_onceReady;
  MOD_Fifo<tUWide> INST_top_host_servers_0_bFifos_0;
  MOD_Fifo<tUWide> INST_top_host_servers_0_bFifos_1;
  MOD_Fifo<tUWide> INST_top_host_servers_0_bFifos_2;
  MOD_Fifo<tUWide> INST_top_host_servers_0_bFifos_3;
  MOD_Reg<tUInt64> INST_top_host_servers_0_cycle;
  MOD_Reg<tUInt64> INST_top_host_servers_0_readAddrr;
  MOD_Fifo<tUWide> INST_top_host_servers_0_readDelayFifos_0;
  MOD_Fifo<tUWide> INST_top_host_servers_0_readDelayFifos_1;
  MOD_Fifo<tUWide> INST_top_host_servers_0_readDelayFifos_2;
  MOD_Fifo<tUWide> INST_top_host_servers_0_readDelayFifos_3;
  MOD_Reg<tUInt8> INST_top_host_servers_0_readId;
  MOD_Reg<tUInt8> INST_top_host_servers_0_readLen;
  MOD_Reg<tUInt64> INST_top_host_servers_0_req_ar_b_ts;
  MOD_Reg<tUInt64> INST_top_host_servers_0_req_aw_b_ts;
  MOD_Reg<tUInt64> INST_top_host_servers_0_writeAddrr;
  MOD_Fifo<tUWide> INST_top_host_servers_0_writeDelayFifo;
  MOD_Reg<tUInt8> INST_top_host_servers_0_writeId;
  MOD_Reg<tUInt8> INST_top_host_servers_0_writeLen;
  MOD_Wire<tUInt8> INST_top_host_wf_pw_deq;
  MOD_Wire<tUInt32> INST_top_host_wf_rw_enq;
  MOD_Reg<tUInt64> INST_top_host_wf_taggedReg;
  MOD_Reg<tUInt8> INST_top_m_axis_0_burstReg;
  MOD_Fifo<tUInt8> INST_top_m_axis_0_reqs;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_ctxDirtyBuf_0;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_ctxDirtyBuf_1;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_ctxDirtyBuf_2;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_ctxDirtyBuf_3;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_ctxDirtyBuf_4;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_ctxDirtyBuf_5;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_ctxDirtyBuf_6;
  MOD_Reg<tUInt8> INST_top_top_bluedbm_ctxDirtyIdx;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_ctxDirtyQ;
  MOD_Reg<tUWide> INST_top_top_bluedbm_ctxFinalBuf;
  MOD_Reg<tUInt8> INST_top_top_bluedbm_ctxHeadSearching;
  MOD_Reg<tUWide> INST_top_top_bluedbm_ctxReadKey;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_ctxReadOffset;
  MOD_Fifo<tUInt64> INST_top_top_bluedbm_ctxReqIdxQ;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_ctxSweepIdx;
  MOD_Reg<tUInt32> INST_top_top_bluedbm_curInIn;
  MOD_Reg<tUInt32> INST_top_top_bluedbm_curInRequested;
  MOD_Reg<tUInt8> INST_top_top_bluedbm_finalBufIdx;
  MOD_Reg<tUInt8> INST_top_top_bluedbm_finalStage;
  MOD_Fifo<tUInt32> INST_top_top_bluedbm_finalizeQ;
  MOD_Fifo<tUInt8> INST_top_top_bluedbm_finalizerSecondThrottleQ;
  MOD_Fifo<tUInt8> INST_top_top_bluedbm_finalizerThrottleQ;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_finalizer_ctxQ;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_invalidMapCnt;
  MOD_Reg<tUInt8> INST_top_top_bluedbm_isFinalize;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_lastCtxHead;
  MOD_Reg<tUInt8> INST_top_top_bluedbm_mapHeader4Idx;
  MOD_Reg<tUInt8> INST_top_top_bluedbm_mapHeader8Idx;
  MOD_Reg<tUWide> INST_top_top_bluedbm_mapHeaderBuf;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_top_top_bluedbm_mapHeaderQ_memory;
  MOD_Wire<tUInt8> INST_top_top_bluedbm_mapHeaderQ_pwClear;
  MOD_Wire<tUInt8> INST_top_top_bluedbm_mapHeaderQ_pwDequeue;
  MOD_Wire<tUInt8> INST_top_top_bluedbm_mapHeaderQ_pwEnqueue;
  MOD_Reg<tUWide> INST_top_top_bluedbm_mapHeaderQ_rCache;
  MOD_ConfigReg<tUInt32> INST_top_top_bluedbm_mapHeaderQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_top_top_bluedbm_mapHeaderQ_rWrPtr;
  MOD_Wire<tUWide> INST_top_top_bluedbm_mapHeaderQ_wDataIn;
  MOD_Wire<tUWide> INST_top_top_bluedbm_mapHeaderQ_wDataOut;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_mappers_0_rfQ;
  MOD_Fifo<tUInt8> INST_top_top_bluedbm_platformStartQ;
  MOD_Reg<tUInt8> INST_top_top_bluedbm_platformStarted;
  MOD_Fifo<tUInt64> INST_top_top_bluedbm_reduceCtxOffsetQs_0;
  MOD_Fifo<tUInt64> INST_top_top_bluedbm_reduceCtxOffsetQs_1;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_reduceCtxQs_0;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_reduceCtxQs_1;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_reduceQs_0;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_reduceQs_1;
  MOD_Fifo<tUInt8> INST_top_top_bluedbm_reduceThrottleQ;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_reducers_0_rhQ;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_reducers_0_tfQ;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_reducers_1_rhQ;
  MOD_Fifo<tUWide> INST_top_top_bluedbm_reducers_1_tfQ;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_totalMapReq;
  MOD_Reg<tUInt64> INST_top_top_bluedbm_totalReduceCnt;
  MOD_Fifo<tUInt8> INST_top_top_ctrl_mux_req_ar_fifo;
  MOD_Fifo<tUInt32> INST_top_top_ctrl_mux_req_ars;
  MOD_Fifo<tUInt8> INST_top_top_ctrl_mux_req_aw_fifo;
  MOD_Fifo<tUInt32> INST_top_top_ctrl_mux_req_aws;
  MOD_Reg<tUInt8> INST_top_top_ctrl_mux_rs;
  MOD_Reg<tUInt8> INST_top_top_ctrl_mux_ws;
  MOD_Fifo<tUInt32> INST_top_top_dir_addrFifo;
  MOD_Reg<tUInt64> INST_top_top_dir_cycle_count;
  MOD_Fifo<tUInt32> INST_top_top_dir_dataFifo;
  MOD_Fifo<tUInt32> INST_top_top_dir_ifc_ctrl_readAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt32> INST_top_top_dir_ifc_ctrl_readAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_top_top_dir_ifc_ctrl_readAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_top_top_dir_ifc_ctrl_readAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_top_top_dir_ifc_ctrl_readAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_top_top_dir_ifc_ctrl_readTagFifo;
  MOD_Fifo<tUInt32> INST_top_top_dir_ifc_ctrl_req_aw_fifo;
  MOD_Reg<tUInt32> INST_top_top_dir_ifc_ctrl_writeAddrReg;
  MOD_Reg<tUInt8> INST_top_top_dir_ifc_ctrl_writeBurstCountReg;
  MOD_Fifo<tUInt8> INST_top_top_dir_ifc_ctrl_writeRespFifo;
  MOD_Fifo<tUInt8> INST_top_top_dir_ifc_ctrl_writeTagFifo;
  MOD_Reg<tUInt32> INST_top_top_dir_snapshot;
  MOD_mkDmaIndicationProxySynth INST_top_top_dmaIndicationProxy_rv;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_addrRequestrequestFifo_count;
  MOD_Reg<tUInt64> INST_top_top_dmaRequestWrapper_addrRequestrequestFifo_fbnbuff;
  MOD_Fifo<tUInt64> INST_top_top_dmaRequestWrapper_addrRequestrequestFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_getMemoryTrafficrequestFifo_count;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_getMemoryTrafficrequestFifo_fbnbuff;
  MOD_Fifo<tUInt8> INST_top_top_dmaRequestWrapper_getMemoryTrafficrequestFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_getStateDbgrequestFifo_count;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_getStateDbgrequestFifo_fbnbuff;
  MOD_Fifo<tUInt8> INST_top_top_dmaRequestWrapper_getStateDbgrequestFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_outOfRangeWriteCount;
  MOD_Reg<tUInt8> INST_top_top_dmaRequestWrapper_p_interruptEnableReg;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_p_outOfRangeReadCountReg;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_p_outOfRangeWriteCount;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_p_putFailedresponseFifo_count;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_p_putFailedresponseFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_p_underflowReadCountReg;
  MOD_Reg<tUInt8> INST_top_top_dmaRequestWrapper_putEnable;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_regionrequestFifo_count;
  MOD_Reg<tUWide> INST_top_top_dmaRequestWrapper_regionrequestFifo_fbnbuff;
  MOD_Fifo<tUWide> INST_top_top_dmaRequestWrapper_regionrequestFifo_fifo;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_req_ar_fifo;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_req_aw_fifo;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_requestFiredCount;
  MOD_Wire<tUInt8> INST_top_top_dmaRequestWrapper_requestFiredPulse;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_sglistrequestFifo_count;
  MOD_Reg<tUWide> INST_top_top_dmaRequestWrapper_sglistrequestFifo_fbnbuff;
  MOD_Fifo<tUWide> INST_top_top_dmaRequestWrapper_sglistrequestFifo_fifo;
  MOD_Fifo<tUInt8> INST_top_top_dmaRequestWrapper_slaveBrespFifo;
  MOD_Reg<tUInt8> INST_top_top_dmaRequestWrapper_slaveRS;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_slaveReadAddrFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_slaveReadAddrFifos_1;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_slaveReadAddrReg;
  MOD_Reg<tUInt8> INST_top_top_dmaRequestWrapper_slaveReadBurstCountReg;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_slaveReadDataFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_slaveReadDataFifos_1;
  MOD_Fifo<tUInt8> INST_top_top_dmaRequestWrapper_slaveReadReqInfoFifo;
  MOD_Reg<tUInt8> INST_top_top_dmaRequestWrapper_slaveReadTagReg;
  MOD_Reg<tUInt8> INST_top_top_dmaRequestWrapper_slaveWS;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_slaveWriteAddrFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_slaveWriteAddrFifos_1;
  MOD_Reg<tUInt32> INST_top_top_dmaRequestWrapper_slaveWriteAddrReg;
  MOD_Reg<tUInt8> INST_top_top_dmaRequestWrapper_slaveWriteBurstCountReg;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_slaveWriteDataFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_dmaRequestWrapper_slaveWriteDataFifos_1;
  MOD_Reg<tUInt8> INST_top_top_dmaRequestWrapper_slaveWriteTagReg;
  MOD_Fifo<tUInt8> INST_top_top_dma_readTagGens_0_request_fifo;
  MOD_Reg<tUInt8> INST_top_top_dma_read_chan_availableBuffers_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_read_chan_availableBuffers_dec_wire;
  MOD_Wire<tUInt8> INST_top_top_dma_read_chan_availableBuffers_inc_wire;
  MOD_Reg<tUInt8> INST_top_top_dma_read_chan_readBuffer_cnt_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_read_chan_readBuffer_cnt_dec_wire;
  MOD_Wire<tUInt8> INST_top_top_dma_read_chan_readBuffer_cnt_inc_wire;
  MOD_Wire<tUInt8> INST_top_top_dma_read_chan_readBuffer_cnt_rst_wire;
  MOD_Fifo<tUWide> INST_top_top_dma_read_chan_readBuffer_fif;
  MOD_Fifo<tUInt8> INST_top_top_dma_read_chan_readyToGet;
  MOD_Fifo<tUWide> INST_top_top_dma_read_chan_reqOutstanding;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_reader_addrReqFifo;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_abort;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_start_reg;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_start_reg_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_start_reg_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_start_wire;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_state_can_overlap;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_state_fired;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_state_overlap_pw;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_dbgFSM_state_set_pw;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_dbgPtr;
  MOD_Reg<tUInt64> INST_top_top_dma_rv_reader_readers_0_beatCount;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_readers_0_burstRegs_0;
  MOD_Fifo<tUWide> INST_top_top_dma_rv_reader_readers_0_dreqFifos_0;
  MOD_Fifo<tUWide> INST_top_top_dma_rv_reader_readers_0_lreqFifo;
  MOD_Fifo<tUWide> INST_top_top_dma_rv_reader_readers_0_readDataPipelineFifo;
  MOD_Fifo<tUWide> INST_top_top_dma_rv_reader_readers_0_reqFifo;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_reader_sgl_server_tokFifo;
  MOD_Reg<tUInt64> INST_top_top_dma_rv_reader_trafficAccum;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_abort;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_start_reg;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_start_reg_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_start_reg_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_start_wire;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_state_can_overlap;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_state_fired;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_state_overlap_pw;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_reader_trafficFSM_state_set_pw;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_reader_trafficPtr;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_configRespFifo;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_sgl_idxOffsets_0;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_sgl_idxOffsets_1;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_idxReg;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_incomingReqs_0;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_incomingReqs_1;
  MOD_Fifo<tUInt32> INST_top_top_dma_rv_sgl_offs_0;
  MOD_Fifo<tUInt32> INST_top_top_dma_rv_sgl_offs_1;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_pageResponseFifos_0;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_pageResponseFifos_1;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_sgl_pageSizes_0;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_sgl_pageSizes_1;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_top_top_dma_rv_sgl_pages_memory;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterA_cnt_3;
  MOD_Fifo<tUInt32> INST_top_top_dma_rv_sgl_pages_serverAdapterA_outDataCore;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterA_outData_deqCalled;
  MOD_Wire<tUInt32> INST_top_top_dma_rv_sgl_pages_serverAdapterA_outData_enqData;
  MOD_Wire<tUInt32> INST_top_top_dma_rv_sgl_pages_serverAdapterA_outData_outData;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterA_s1_1;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterA_s2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterB_cnt_3;
  MOD_Fifo<tUInt32> INST_top_top_dma_rv_sgl_pages_serverAdapterB_outDataCore;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterB_outData_deqCalled;
  MOD_Wire<tUInt32> INST_top_top_dma_rv_sgl_pages_serverAdapterB_outData_enqData;
  MOD_Wire<tUInt32> INST_top_top_dma_rv_sgl_pages_serverAdapterB_outData_outData;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterB_s1_1;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterB_s2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_pages_serverAdapterB_writeWithResp;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_sgl_pbases_0;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_sgl_pbases_1;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_sgl_ptrs_0;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_sgl_ptrs_1;
  MOD_BRAM<tUInt8,tUInt64,tUInt8> INST_top_top_dma_rv_sgl_reg0_memory;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_cnt_3;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_outDataCore;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_outData_deqCalled;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_outData_enqData;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_outData_outData;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_s1_1;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_s2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_cnt_3;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_outDataCore;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_outData_deqCalled;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_outData_enqData;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_outData_outData;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_s1_1;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_s2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg0_serverAdapterB_writeWithResp;
  MOD_BRAM<tUInt8,tUInt64,tUInt8> INST_top_top_dma_rv_sgl_reg4_memory;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_cnt_3;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_outDataCore;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_outData_deqCalled;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_outData_enqData;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_outData_outData;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_s1_1;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_s2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_cnt_3;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_outDataCore;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_outData_deqCalled;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_outData_enqData;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_outData_outData;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_s1_1;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_s2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg4_serverAdapterB_writeWithResp;
  MOD_BRAM<tUInt8,tUInt64,tUInt8> INST_top_top_dma_rv_sgl_reg8_memory;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_cnt_3;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_outDataCore;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_outData_deqCalled;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_outData_enqData;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_outData_outData;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_s1_1;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_s2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_cnt_3;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_outDataCore;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_outData_deqCalled;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_outData_enqData;
  MOD_Wire<tUInt64> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_outData_outData;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_s1_1;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_s2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_sgl_reg8_serverAdapterB_writeWithResp;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_region0Fifo;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_region4Fifo;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_region8Fifo;
  MOD_Fifo<tUWide> INST_top_top_dma_rv_sgl_regionFifo;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_reqs_0;
  MOD_Fifo<tUInt64> INST_top_top_dma_rv_sgl_reqs_1;
  MOD_Fifo<tUInt32> INST_top_top_dma_rv_sgl_rp_0;
  MOD_Fifo<tUInt32> INST_top_top_dma_rv_sgl_rp_1;
  MOD_Fifo<tUWide> INST_top_top_dma_rv_sgl_sglistFifo;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_writer_addrReqFifo;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_abort;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_start_reg;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_start_reg_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_start_reg_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_start_wire;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_state_can_overlap;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_state_fired;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_state_overlap_pw;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_dbgFSM_state_set_pw;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_dbgPtr;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_writer_sgl_server_tokFifo;
  MOD_Reg<tUInt64> INST_top_top_dma_rv_writer_trafficAccum;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_abort;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_start_reg;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_start_reg_1;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_start_reg_2;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_start_wire;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_state_can_overlap;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_state_fired;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_state_overlap_pw;
  MOD_Wire<tUInt8> INST_top_top_dma_rv_writer_trafficFSM_state_set_pw;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_trafficPtr;
  MOD_Reg<tUInt64> INST_top_top_dma_rv_writer_writers_0_beatCount;
  MOD_Reg<tUInt8> INST_top_top_dma_rv_writer_writers_0_burstReg;
  MOD_Fifo<tUWide> INST_top_top_dma_rv_writer_writers_0_dreqFifo;
  MOD_Fifo<tUWide> INST_top_top_dma_rv_writer_writers_0_lreqFifo;
  MOD_Fifo<tUWide> INST_top_top_dma_rv_writer_writers_0_reqFifo;
  MOD_Fifo<tUInt8> INST_top_top_dma_rv_writer_writers_0_respFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_dma_rv_writer_writers_0_writeDonePipelineFifo;
  MOD_Fifo<tUInt8> INST_top_top_dma_writeTagGens_0_request_fifo;
  MOD_Reg<tUInt8> INST_top_top_dma_write_chan_availableWords_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_write_chan_availableWords_dec_wire;
  MOD_Wire<tUInt8> INST_top_top_dma_write_chan_availableWords_inc_wire;
  MOD_Fifo<tUInt8> INST_top_top_dma_write_chan_doneTags;
  MOD_Fifo<tUInt8> INST_top_top_dma_write_chan_readyToGet;
  MOD_Fifo<tUWide> INST_top_top_dma_write_chan_reqOutstanding;
  MOD_Reg<tUInt8> INST_top_top_dma_write_chan_writeBuffer_cnt_cnt;
  MOD_Wire<tUInt8> INST_top_top_dma_write_chan_writeBuffer_cnt_dec_wire;
  MOD_Wire<tUInt8> INST_top_top_dma_write_chan_writeBuffer_cnt_inc_wire;
  MOD_Wire<tUInt8> INST_top_top_dma_write_chan_writeBuffer_cnt_rst_wire;
  MOD_Fifo<tUWide> INST_top_top_dma_write_chan_writeBuffer_fif;
  MOD_RegFile<tUInt32,tUWide> INST_top_top_dramController_dram;
  MOD_Reg<tUWide> INST_top_top_dramController_readT;
  MOD_mkInterfaceIndicationProxySynth INST_top_top_interfaceIndicationProxy_rv;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_outOfRangeWriteCount;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequestWrapper_p_interruptEnableReg;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_p_outOfRangeReadCountReg;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_p_outOfRangeWriteCount;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_p_putFailedresponseFifo_count;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_p_putFailedresponseFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_p_underflowReadCountReg;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequestWrapper_putEnable;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_readPagerequestFifo_count;
  MOD_Reg<tUWide> INST_top_top_interfaceRequestWrapper_readPagerequestFifo_fbnbuff;
  MOD_Fifo<tUWide> INST_top_top_interfaceRequestWrapper_readPagerequestFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_readRawWordrequestFifo_count;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequestWrapper_readRawWordrequestFifo_fbnbuff;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequestWrapper_readRawWordrequestFifo_fifo;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_req_ar_fifo;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_req_aw_fifo;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_requestFiredCount;
  MOD_Wire<tUInt8> INST_top_top_interfaceRequestWrapper_requestFiredPulse;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_setDmaHandlerequestFifo_count;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_setDmaHandlerequestFifo_fbnbuff;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_setDmaHandlerequestFifo_fifo;
  MOD_Fifo<tUInt8> INST_top_top_interfaceRequestWrapper_slaveBrespFifo;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequestWrapper_slaveRS;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_slaveReadAddrFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_slaveReadAddrFifos_1;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_slaveReadAddrReg;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequestWrapper_slaveReadBurstCountReg;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_slaveReadDataFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_slaveReadDataFifos_1;
  MOD_Fifo<tUInt8> INST_top_top_interfaceRequestWrapper_slaveReadReqInfoFifo;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequestWrapper_slaveReadTagReg;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequestWrapper_slaveWS;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_slaveWriteAddrFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_slaveWriteAddrFifos_1;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_slaveWriteAddrReg;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequestWrapper_slaveWriteBurstCountReg;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_slaveWriteDataFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequestWrapper_slaveWriteDataFifos_1;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequestWrapper_slaveWriteTagReg;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequestWrapper_writePagerequestFifo_count;
  MOD_Reg<tUWide> INST_top_top_interfaceRequestWrapper_writePagerequestFifo_fbnbuff;
  MOD_Fifo<tUWide> INST_top_top_interfaceRequestWrapper_writePagerequestFifo_fifo;
  MOD_Fifo<tUWide> INST_top_top_interfaceRequest_bluedbmCommand;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_0;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_1;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_10;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_11;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_12;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_13;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_14;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_15;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_16;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_17;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_18;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_19;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_2;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_20;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_21;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_22;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_23;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_24;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_25;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_26;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_27;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_28;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_29;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_3;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_30;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_31;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_32;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_33;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_34;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_35;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_36;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_37;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_38;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_39;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_4;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_40;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_41;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_42;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_43;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_44;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_45;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_46;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_47;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_48;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_49;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_5;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_50;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_51;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_52;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_53;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_54;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_55;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_56;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_57;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_58;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_59;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_6;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_60;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_61;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_62;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_63;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_7;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_8;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_bufferedWriteCount_9;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_curWriteCount;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_hostDmaHandle;
  MOD_Fifo<tUInt8> INST_top_top_interfaceRequest_nextBurstQ;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_rawWordInQ;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_re_base;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_re_burstLen;
  MOD_Fifo<tUInt8> INST_top_top_interfaceRequest_re_ff;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_re_off;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_re_pointer;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_re_reqLen;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_re_respCnt;
  MOD_Fifo<tUInt32> INST_top_top_interfaceRequest_re_wf;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_readFifo;
  MOD_BRAM<tUInt32,tUInt64,tUInt8> INST_top_top_interfaceRequest_readFifoBuf_memory;
  MOD_Wire<tUInt8> INST_top_top_interfaceRequest_readFifoBuf_pwClear;
  MOD_Wire<tUInt8> INST_top_top_interfaceRequest_readFifoBuf_pwDequeue;
  MOD_Wire<tUInt8> INST_top_top_interfaceRequest_readFifoBuf_pwEnqueue;
  MOD_Reg<tUWide> INST_top_top_interfaceRequest_readFifoBuf_rCache;
  MOD_ConfigReg<tUInt32> INST_top_top_interfaceRequest_readFifoBuf_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_top_top_interfaceRequest_readFifoBuf_rWrPtr;
  MOD_Wire<tUInt64> INST_top_top_interfaceRequest_readFifoBuf_wDataIn;
  MOD_Wire<tUInt64> INST_top_top_interfaceRequest_readFifoBuf_wDataOut;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_we_base;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_we_burstLen;
  MOD_Fifo<tUInt8> INST_top_top_interfaceRequest_we_ff;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_we_off;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_we_pointer;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_we_reqLen;
  MOD_Reg<tUInt32> INST_top_top_interfaceRequest_we_respCnt;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_we_wf;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_0;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_1;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_10;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_11;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_12;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_13;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_14;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_15;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_16;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_17;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_18;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_19;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_2;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_20;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_21;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_22;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_23;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_24;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_25;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_26;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_27;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_28;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_29;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_3;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_30;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_31;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_32;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_33;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_34;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_35;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_36;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_37;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_38;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_39;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_4;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_40;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_41;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_42;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_43;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_44;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_45;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_46;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_47;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_48;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_49;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_5;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_50;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_51;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_52;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_53;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_54;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_55;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_56;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_57;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_58;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_59;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_6;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_60;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_61;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_62;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_63;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_7;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_8;
  MOD_Reg<tUInt64> INST_top_top_interfaceRequest_writeBufferOffset_9;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_0;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_1;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_10;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_11;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_12;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_13;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_14;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_15;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_16;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_17;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_18;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_19;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_2;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_20;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_21;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_22;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_23;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_24;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_25;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_26;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_27;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_28;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_29;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_3;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_30;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_31;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_32;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_33;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_34;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_35;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_36;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_37;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_38;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_39;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_4;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_40;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_41;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_42;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_43;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_44;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_45;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_46;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_47;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_48;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_49;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_5;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_50;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_51;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_52;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_53;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_54;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_55;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_56;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_57;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_58;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_59;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_6;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_60;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_61;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_62;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_63;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_7;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_8;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeBuffer_9;
  MOD_Fifo<tUInt64> INST_top_top_interfaceRequest_writeFifo;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_writeFlushCounter;
  MOD_Reg<tUInt8> INST_top_top_interfaceRequest_writeFlushTag;
  MOD_Fifo<tUInt8> INST_top_top_interfaceRequest_writeTagQ;
  MOD_mkPlatformIndicationProxySynth INST_top_top_platformIndicationProxy_rv;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_finalizerequestFifo_count;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_finalizerequestFifo_fbnbuff;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_finalizerequestFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_outOfRangeWriteCount;
  MOD_Reg<tUInt8> INST_top_top_platformRequestWrapper_p_interruptEnableReg;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_p_outOfRangeReadCountReg;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_p_outOfRangeWriteCount;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_p_putFailedresponseFifo_count;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_p_putFailedresponseFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_p_underflowReadCountReg;
  MOD_Reg<tUInt8> INST_top_top_platformRequestWrapper_putEnable;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_rawWordRequestrequestFifo_count;
  MOD_Reg<tUInt64> INST_top_top_platformRequestWrapper_rawWordRequestrequestFifo_fbnbuff;
  MOD_Fifo<tUInt64> INST_top_top_platformRequestWrapper_rawWordRequestrequestFifo_fifo;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_req_ar_fifo;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_req_aw_fifo;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_requestFiredCount;
  MOD_Wire<tUInt8> INST_top_top_platformRequestWrapper_requestFiredPulse;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_sendKeyrequestFifo_count;
  MOD_Reg<tUInt64> INST_top_top_platformRequestWrapper_sendKeyrequestFifo_fbnbuff;
  MOD_Fifo<tUInt64> INST_top_top_platformRequestWrapper_sendKeyrequestFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_sendWord4requestFifo_count;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_sendWord4requestFifo_fbnbuff;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_sendWord4requestFifo_fifo;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_sendWord8requestFifo_count;
  MOD_Reg<tUInt64> INST_top_top_platformRequestWrapper_sendWord8requestFifo_fbnbuff;
  MOD_Fifo<tUInt64> INST_top_top_platformRequestWrapper_sendWord8requestFifo_fifo;
  MOD_Fifo<tUInt8> INST_top_top_platformRequestWrapper_slaveBrespFifo;
  MOD_Reg<tUInt8> INST_top_top_platformRequestWrapper_slaveRS;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_slaveReadAddrFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_slaveReadAddrFifos_1;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_slaveReadAddrReg;
  MOD_Reg<tUInt8> INST_top_top_platformRequestWrapper_slaveReadBurstCountReg;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_slaveReadDataFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_slaveReadDataFifos_1;
  MOD_Fifo<tUInt8> INST_top_top_platformRequestWrapper_slaveReadReqInfoFifo;
  MOD_Reg<tUInt8> INST_top_top_platformRequestWrapper_slaveReadTagReg;
  MOD_Reg<tUInt8> INST_top_top_platformRequestWrapper_slaveWS;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_slaveWriteAddrFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_slaveWriteAddrFifos_1;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_slaveWriteAddrReg;
  MOD_Reg<tUInt8> INST_top_top_platformRequestWrapper_slaveWriteBurstCountReg;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_slaveWriteDataFifos_0;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_slaveWriteDataFifos_1;
  MOD_Reg<tUInt8> INST_top_top_platformRequestWrapper_slaveWriteTagReg;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_startrequestFifo_count;
  MOD_Reg<tUInt32> INST_top_top_platformRequestWrapper_startrequestFifo_fbnbuff;
  MOD_Fifo<tUInt32> INST_top_top_platformRequestWrapper_startrequestFifo_fifo;
 
 /* Constructor */
 public:
  MOD_mkBsimTop(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_writer_trafficFSM_action_l432c39;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_reader_trafficFSM_action_l341c39;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_writer_trafficFSM_action_f_update_l427c26;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_writer_trafficFSM_action_l428c29;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_writer_trafficFSM_action_f_init_l427c26;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_writer_trafficFSM_action_l426c39;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_writer_dbgFSM_action_f_update_l417c22;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_writer_dbgFSM_action_l418c25;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_reader_dbgFSM_action_l327c25;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_writer_dbgFSM_action_f_init_l417c22;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_reader_trafficFSM_action_f_update_l336c26;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_reader_trafficFSM_action_l337c29;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_reader_trafficFSM_action_f_init_l336c26;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_reader_trafficFSM_action_l335c39;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_reader_dbgFSM_action_f_update_l326c22;
  tUInt8 DEF_WILL_FIRE_RL_top_top_dma_rv_reader_dbgFSM_action_f_init_l326c22;
  tUInt8 DEF_x__h172772;
  tUInt8 DEF_write_len__h172336;
  tUInt8 DEF_write_len__h172431;
  tUInt8 DEF_top_host_servers_0_writeLen_569_EQ_0_570_AND_N_ETC___d3592;
  tUInt8 DEF_top_host_servers_0_cycle_MINUS_IF_top_host_ser_ETC___d3457;
  tUInt8 DEF_top_host_servers_0_readLen_431_EQ_0_432_AND_NO_ETC___d3472;
  tUInt8 DEF_ws__h168140;
  tUInt8 DEF_ws__h167745;
  tUInt8 DEF_ws__h167350;
  tUInt8 DEF_x__h165617;
  tUInt8 DEF_x__h168630;
  tUInt8 DEF_top_top_bluedbm_ctxDirtyIdx_610_PLUS_1_611_ULT_7___d2612;
  tUInt8 DEF_x__h148088;
  tUInt8 DEF_magic__h146791;
  tUInt8 DEF_NOT_IF_top_top_dramController_readT_580_BIT_51_ETC___d2596;
  tUInt8 DEF_IF_top_top_dramController_readT_580_BIT_512_58_ETC___d2606;
  tUInt8 DEF_top_top_dma_rv_sgl_pageResponseFifos_1_first___ETC___d1248;
  tUInt8 DEF_top_top_dma_rv_sgl_pageResponseFifos_0_first___ETC___d1064;
  tUInt8 DEF_x__h30831;
  tUInt64 DEF_SEL_ARR_top_top_interfaceRequest_writeBufferOf_ETC___d1860;
  tUWide DEF_top_top_dramController_readT___d2580;
  tUWide DEF_top_top_bluedbm_ctxFinalBuf___d2705;
  tUWide DEF_ab__h172238;
  tUWide DEF_ab__h170030;
  tUWide DEF_ab__h170036;
  tUWide DEF_ab__h170042;
  tUWide DEF_ab__h170048;
  tUWide DEF_top_top_dmaRequestWrapper_sglistrequestFifo_fi_ETC___d1549;
  tUWide DEF_top_top_interfaceRequestWrapper_writePagereque_ETC___d2463;
  tUWide DEF_top_top_dma_write_chan_reqOutstanding_first____d122;
  tUWide DEF_top_top_dma_read_chan_reqOutstanding_first____d64;
  tUWide DEF_ab__h30678;
  tUWide DEF_ab__h173228;
  tUWide DEF_ab__h173234;
  tUWide DEF_ab__h173240;
  tUWide DEF_ab__h173246;
  tUWide DEF_top_top_bluedbm_ctxReadKey___d2558;
  tUInt64 DEF_x__h150152;
  tUInt64 DEF_y__h149771;
  tUInt64 DEF_y__h150070;
  tUInt64 DEF_x__h149767;
  tUInt64 DEF_x__h173115;
  tUInt64 DEF__read__h122133;
  tUInt64 DEF__read__h122093;
  tUInt64 DEF__read__h122053;
  tUInt64 DEF__read__h122013;
  tUInt64 DEF__read__h121973;
  tUInt64 DEF__read__h121933;
  tUInt64 DEF__read__h121893;
  tUInt64 DEF__read__h121853;
  tUInt64 DEF__read__h121813;
  tUInt64 DEF__read__h121773;
  tUInt64 DEF__read__h121733;
  tUInt64 DEF__read__h121693;
  tUInt64 DEF__read__h121653;
  tUInt64 DEF__read__h121613;
  tUInt64 DEF__read__h121573;
  tUInt64 DEF__read__h121533;
  tUInt64 DEF__read__h121493;
  tUInt64 DEF__read__h121453;
  tUInt64 DEF__read__h121413;
  tUInt64 DEF__read__h121373;
  tUInt64 DEF__read__h121333;
  tUInt64 DEF__read__h121293;
  tUInt64 DEF__read__h121253;
  tUInt64 DEF__read__h121213;
  tUInt64 DEF__read__h121173;
  tUInt64 DEF__read__h121133;
  tUInt64 DEF__read__h121093;
  tUInt64 DEF__read__h121053;
  tUInt64 DEF__read__h121013;
  tUInt64 DEF__read__h120973;
  tUInt64 DEF__read__h120933;
  tUInt64 DEF__read__h120893;
  tUInt64 DEF__read__h120853;
  tUInt64 DEF__read__h120813;
  tUInt64 DEF__read__h120773;
  tUInt64 DEF__read__h120733;
  tUInt64 DEF__read__h120693;
  tUInt64 DEF__read__h120653;
  tUInt64 DEF__read__h120613;
  tUInt64 DEF__read__h120573;
  tUInt64 DEF__read__h120533;
  tUInt64 DEF__read__h120493;
  tUInt64 DEF__read__h120453;
  tUInt64 DEF__read__h120413;
  tUInt64 DEF__read__h120373;
  tUInt64 DEF__read__h120333;
  tUInt64 DEF__read__h120293;
  tUInt64 DEF__read__h120253;
  tUInt64 DEF__read__h120213;
  tUInt64 DEF__read__h120173;
  tUInt64 DEF__read__h120133;
  tUInt64 DEF__read__h120093;
  tUInt64 DEF__read__h120053;
  tUInt64 DEF__read__h120013;
  tUInt64 DEF__read__h119973;
  tUInt64 DEF__read__h119933;
  tUInt64 DEF__read__h119893;
  tUInt64 DEF__read__h119853;
  tUInt64 DEF__read__h119813;
  tUInt64 DEF__read__h119773;
  tUInt64 DEF__read__h119733;
  tUInt64 DEF__read__h119693;
  tUInt64 DEF__read__h119653;
  tUInt64 DEF__read__h119613;
  tUInt64 DEF_ab__h106954;
  tUInt64 DEF_v__h65881;
  tUInt64 DEF_v__h34119;
  tUInt64 DEF_top_host_wf_taggedReg___d3243;
  tUInt32 DEF__read__h160627;
  tUInt32 DEF__read__h160056;
  tUInt32 DEF__read__h159347;
  tUInt32 DEF__read__h158191;
  tUInt32 DEF__read__h157257;
  tUInt32 DEF__read__h155994;
  tUInt32 DEF_x__h159113;
  tUInt32 DEF_x__h159161;
  tUInt32 DEF__read__h136544;
  tUInt32 DEF__read__h135925;
  tUInt32 DEF__read__h135335;
  tUInt32 DEF__read__h134756;
  tUInt32 DEF_x__h106709;
  tUInt32 DEF_x__h107046;
  tUInt32 DEF__read__h105674;
  tUInt32 DEF_x_first__h105610;
  tUInt32 DEF_x__h106228;
  tUInt32 DEF__read__h105258;
  tUInt32 DEF__read__h105212;
  tUInt32 DEF__read__h102933;
  tUInt32 DEF__read__h102293;
  tUInt32 DEF__read__h101648;
  tUInt32 DEF__read__h101015;
  tUInt32 DEF__read__h100223;
  tUInt32 DEF_top_top_dir_ifc_ctrl_readAddrGenerator_addrBea_ETC___d3079;
  tUInt32 DEF_top_top_dir_ifc_ctrl_req_aw_fifo_first____d3265;
  tUInt32 DEF_top_top_platformRequestWrapper_req_aw_fifo_first____d3331;
  tUInt32 DEF_top_top_interfaceRequestWrapper_req_aw_fifo_fi_ETC___d3281;
  tUInt32 DEF_top_top_dmaRequestWrapper_req_aw_fifo_first____d3306;
  tUInt32 DEF_top_top_platformRequestWrapper_slaveReadAddrFi_ETC___d2801;
  tUInt32 DEF_top_top_platformRequestWrapper_slaveReadAddrFi_ETC___d2864;
  tUInt32 DEF_top_top_platformRequestWrapper_slaveWriteAddrF_ETC___d2782;
  tUInt32 DEF_top_top_platformRequestWrapper_slaveWriteAddrF_ETC___d2854;
  tUInt32 DEF_top_top_interfaceRequestWrapper_slaveReadAddrF_ETC___d2319;
  tUInt32 DEF_top_top_interfaceRequestWrapper_slaveReadAddrF_ETC___d2382;
  tUInt32 DEF_top_top_interfaceRequestWrapper_slaveWriteAddr_ETC___d2300;
  tUInt32 DEF_top_top_interfaceRequestWrapper_slaveWriteAddr_ETC___d2372;
  tUInt32 DEF_top_top_dmaRequestWrapper_slaveReadAddrFifos_1_ETC___d1450;
  tUInt32 DEF_top_top_dmaRequestWrapper_slaveReadAddrFifos_0_ETC___d1513;
  tUInt32 DEF_top_top_dmaRequestWrapper_slaveWriteAddrFifos__ETC___d1431;
  tUInt32 DEF_top_top_dmaRequestWrapper_slaveWriteAddrFifos__ETC___d1503;
  tUInt32 DEF_x__h104778;
  tUInt32 DEF_x__h104691;
  tUInt32 DEF_x__h140812;
  tUInt32 DEF_x__h139887;
  tUInt8 DEF_burstLen__h172061;
  tUInt8 DEF_burstCount__h166762;
  tUInt8 DEF_x__h167100;
  tUInt8 DEF__read__h151563;
  tUInt8 DEF_x__h166940;
  tUInt8 DEF__read__h130322;
  tUInt8 DEF_nextTag__h122528;
  tUInt8 DEF_tag__h126208;
  tUInt8 DEF__read__h122379;
  tUInt8 DEF_x__h167020;
  tUInt8 DEF__read__h95787;
  tUInt8 DEF_burstLen__h171759;
  tUInt8 DEF__read__h63855;
  tUInt8 DEF__read__h63809;
  tUInt8 DEF__read__h32613;
  tUInt8 DEF__read__h31873;
  tUInt8 DEF__read__h31827;
  tUInt8 DEF_write_id__h172339;
  tUInt8 DEF_read_id__h170159;
  tUInt8 DEF_read_len__h170156;
  tUInt8 DEF_v__h28159;
  tUInt8 DEF_v__h25847;
  tUInt8 DEF_b__h20799;
  tUInt8 DEF_b__h19199;
  tUInt8 DEF_b__h17440;
  tUInt8 DEF_b__h15840;
  tUInt8 DEF_b__h14081;
  tUInt8 DEF_b__h12481;
  tUInt8 DEF_b__h10667;
  tUInt8 DEF_b__h8836;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterB_s2___d667;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterB_s1___d665;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterA_s2___d602;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterA_s1___d600;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterB_s2___d537;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterB_s1___d535;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterA_s2___d472;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterA_s1___d470;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterB_s2___d407;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterB_s1___d405;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterA_s2___d342;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterA_s1___d340;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterB_s2___d270;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterB_s1___d268;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterA_s2___d184;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterA_s1___d182;
  tUInt8 DEF_top_top_platformRequestWrapper_p_putFailedresp_ETC___d2795;
  tUInt8 DEF_ws__h166804;
  tUInt8 DEF_x_select__h153389;
  tUInt8 DEF_top_top_interfaceRequestWrapper_p_putFailedres_ETC___d2313;
  tUInt8 DEF_ws__h166774;
  tUInt8 DEF_x_select__h132148;
  tUInt8 DEF_top_top_dmaRequestWrapper_getMemoryTrafficrequ_ETC___d1667;
  tUInt8 DEF_top_top_dmaRequestWrapper_getStateDbgrequestFi_ETC___d1642;
  tUInt8 DEF_top_top_dmaRequestWrapper_p_putFailedresponseF_ETC___d1444;
  tUInt8 DEF_ws__h166789;
  tUInt8 DEF_x_select__h97613;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterB_cnt_3_w_ETC___d645;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterB_cnt_2_w_ETC___d643;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterB_cnt_1_w_ETC___d642;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterA_cnt_3_w_ETC___d580;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterA_cnt_2_w_ETC___d578;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterA_cnt_1_w_ETC___d577;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterB_cnt_3_w_ETC___d515;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterB_cnt_2_w_ETC___d513;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterB_cnt_1_w_ETC___d512;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterA_cnt_3_w_ETC___d450;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterA_cnt_2_w_ETC___d448;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterA_cnt_1_w_ETC___d447;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterB_cnt_3_w_ETC___d385;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterB_cnt_2_w_ETC___d383;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterB_cnt_1_w_ETC___d382;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterA_cnt_3_w_ETC___d320;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterA_cnt_2_w_ETC___d318;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterA_cnt_1_w_ETC___d317;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterB_cnt_3__ETC___d248;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterB_cnt_2__ETC___d246;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterB_cnt_1__ETC___d245;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterA_cnt_3__ETC___d162;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterA_cnt_2__ETC___d160;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterA_cnt_1__ETC___d159;
  tUInt8 DEF_top_host_wf_rw_enq_whas____d3;
  tUInt8 DEF_top_host_servers_0_bFifos_3_notEmpty____d3649;
  tUInt8 DEF_top_host_servers_0_bFifos_2_notEmpty____d3651;
  tUInt8 DEF_top_host_servers_0_bFifos_1_notEmpty____d3653;
  tUInt8 DEF_top_host_servers_0_readDelayFifos_3_notEmpty____d3434;
  tUInt8 DEF_top_host_servers_0_readDelayFifos_2_notEmpty____d3436;
  tUInt8 DEF_top_host_servers_0_readDelayFifos_1_notEmpty____d3438;
  tUInt8 DEF_x__h166219;
  tUInt8 DEF_x__h166202;
  tUInt8 DEF_x__h166185;
  tUWide DEF_top_top_dramController_readT_580_BITS_511_TO_0___d2582;
  tUWide DEF_IF_top_top_dramController_readT_580_BIT_512_58_ETC___d2583;
  tUInt64 DEF_key__h147086;
  tUInt64 DEF_ctx_count__h151141;
  tUInt64 DEF_y__h172322;
  tUInt64 DEF_x_first_fst__h170050;
  tUInt64 DEF_x_first_fst__h170044;
  tUInt64 DEF_x_first_fst__h170032;
  tUInt64 DEF_x_first_fst__h170038;
  tUInt32 DEF_pref__h100603;
  tUInt32 DEF_tag__h136296;
  tUInt32 DEF_p__h64978;
  tUInt32 DEF_p__h32993;
  tUInt32 DEF_len__h30686;
  tUInt32 DEF_wl__h106922;
  tUInt8 DEF_bl__h106923;
  tUInt8 DEF_y_avValue_snd_snd_fst__h168208;
  tUInt8 DEF_y_avValue_snd_snd_fst__h167813;
  tUInt8 DEF_y_avValue_snd_snd_fst__h167418;
  tUInt8 DEF_y_avValue_snd__h166929;
  tUInt8 DEF_write_id__h172418;
  tUInt8 DEF_x_first_snd_id__h170440;
  tUInt8 DEF_x_first_snd_id__h170422;
  tUInt8 DEF_x_first_snd_id__h170386;
  tUInt8 DEF_x_first_snd_id__h170404;
  tUInt8 DEF_x_first_snd_id__h173372;
  tUInt8 DEF_x_first_snd_id__h173368;
  tUInt8 DEF_x_first_snd_id__h173360;
  tUInt8 DEF_x_first_snd_id__h173364;
  tUInt8 DEF_x__h172697;
  tUInt8 DEF_write_id__h172434;
  tUInt8 DEF_top_top_dramController_readT_580_BIT_512___d2581;
  tUInt8 DEF_top_top_bluedbm_ctxFinalBuf_705_BIT_448___d2706;
  tUInt8 DEF_top_top_bluedbm_ctxReadKey_558_BIT_64___d2559;
  tUInt8 DEF_y_avValue_snd_fst__h168203;
  tUInt8 DEF_y_avValue_snd_fst__h167808;
  tUInt8 DEF_y_avValue_snd_fst__h167413;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterB_s2_67_B_ETC___d680;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterB_s1_65_B_ETC___d666;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterA_s2_02_B_ETC___d615;
  tUInt8 DEF_top_top_dma_rv_sgl_reg0_serverAdapterA_s1_00_B_ETC___d601;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterB_s2_37_B_ETC___d550;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterB_s1_35_B_ETC___d536;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterA_s2_72_B_ETC___d485;
  tUInt8 DEF_top_top_dma_rv_sgl_reg4_serverAdapterA_s1_70_B_ETC___d471;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterB_s2_07_B_ETC___d420;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterB_s1_05_B_ETC___d406;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterA_s2_42_B_ETC___d355;
  tUInt8 DEF_top_top_dma_rv_sgl_reg8_serverAdapterA_s1_40_B_ETC___d341;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterB_s2_70__ETC___d283;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterB_s1_68__ETC___d269;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterA_s2_84__ETC___d197;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterA_s1_82__ETC___d183;
  tUInt64 DEF_offset__h122613;
  tUInt8 DEF_IF_top_host_servers_0_readLen_431_EQ_0_432_AND_ETC___d3482;
  tUInt64 DEF_y__h170142;
  tUInt64 DEF_e_first_fst__h170054;
  tUInt64 DEF_e_first_fst__h170052;
  tUInt64 DEF_reqKey__h145640;
  tUInt8 DEF_top_top_dma_rv_writer_trafficPtr_377_EQ_0___d1378;
  tUInt8 DEF_top_top_dma_rv_reader_trafficPtr_198_EQ_0___d1199;
  tUInt8 DEF_top_top_dir_ifc_ctrl_readAddrGenerator_addrBea_ETC___d3082;
  tUInt8 DEF_top_top_dir_ifc_ctrl_readAddrGenerator_addrBea_ETC___d3083;
  tUInt8 DEF_top_top_dir_ifc_ctrl_readAddrGenerator_addrBea_ETC___d3084;
  tUInt8 DEF_top_top_dir_ifc_ctrl_readAddrGenerator_addrBea_ETC___d3085;
  tUInt8 DEF_top_top_dir_ifc_ctrl_readAddrGenerator_addrBea_ETC___d3086;
  tUInt8 DEF_top_top_platformRequestWrapper_rawWordRequestr_ETC___d3017;
  tUInt8 DEF_top_top_platformRequestWrapper_startrequestFif_ETC___d2996;
  tUInt8 DEF_top_top_platformRequestWrapper_finalizerequest_ETC___d2975;
  tUInt8 DEF_top_top_platformRequestWrapper_sendKeyrequestF_ETC___d2943;
  tUInt8 DEF_top_top_platformRequestWrapper_sendWord4reques_ETC___d2917;
  tUInt8 DEF_top_top_platformRequestWrapper_sendWord8reques_ETC___d2879;
  tUInt8 DEF_top_top_interfaceRequestWrapper_readRawWordreq_ETC___d2479;
  tUInt8 DEF_top_top_interfaceRequestWrapper_writePagereque_ETC___d2447;
  tUInt8 DEF_top_top_interfaceRequestWrapper_readPagereques_ETC___d2419;
  tUInt8 DEF_top_top_interfaceRequestWrapper_setDmaHandlere_ETC___d2395;
  tUInt8 DEF_top_top_interfaceRequest_we_respCnt_777_PLUS_0_ETC___d1783;
  tUInt32 DEF_top_top_interfaceRequest_we_respCnt_777_PLUS_0_ETC___d1781;
  tUInt8 DEF_top_top_interfaceRequest_re_respCnt_739_PLUS_1_ETC___d1742;
  tUInt32 DEF_new_respCnt__h106382;
  tUInt8 DEF_top_top_dmaRequestWrapper_getMemoryTrafficrequ_ETC___d1654;
  tUInt8 DEF_top_top_dmaRequestWrapper_getStateDbgrequestFi_ETC___d1629;
  tUInt8 DEF_top_top_dmaRequestWrapper_addrRequestrequestFi_ETC___d1601;
  tUInt8 DEF_top_top_dmaRequestWrapper_regionrequestFifo_co_ETC___d1573;
  tUInt8 DEF_top_top_dmaRequestWrapper_sglistrequestFifo_co_ETC___d1528;
  tUInt8 DEF_top_top_dma_rv_writer_dbgPtr_305_EQ_0___d1306;
  tUInt8 DEF_top_top_dma_rv_sgl_sglistFifo_first__82_BITS_3_ETC___d984;
  tUInt8 DEF_top_top_dir_ifc_ctrl_writeBurstCountReg_257_EQ_0___d3258;
  tUInt8 DEF_top_top_platformRequestWrapper_slaveWriteBurst_ETC___d3327;
  tUInt8 DEF_top_top_dmaRequestWrapper_slaveWriteBurstCount_ETC___d3302;
  tUInt8 DEF_top_top_interfaceRequestWrapper_slaveWriteBurs_ETC___d3277;
  tUInt8 DEF_top_top_platformRequestWrapper_slaveReadBurstC_ETC___d2753;
  tUInt8 DEF_top_top_interfaceRequestWrapper_slaveReadBurst_ETC___d2271;
  tUInt8 DEF_top_top_dmaRequestWrapper_slaveReadBurstCountR_ETC___d1402;
  tUInt8 DEF_top_m_axis_0_burstReg_587_EQ_0___d3588;
  tUInt8 DEF_top_top_dma_rv_writer_writers_0_burstReg_582_EQ_0___d3583;
  tUInt8 DEF_IF_IF_top_host_servers_0_readLen_431_EQ_0_432__ETC___d3489;
  tUInt8 DEF_burstLen__h170900;
  tUInt8 DEF_wbc__h168142;
  tUInt8 DEF_wbc__h167747;
  tUInt8 DEF_wbc__h167352;
  tUInt8 DEF_burstCount__h167182;
  tUInt8 DEF_x__h148078;
  tUInt8 DEF_IF_top_host_servers_0_bFifos_3_notEmpty__649_T_ETC___d3682;
  tUInt8 DEF_x__h173457;
  tUInt8 DEF_e_first_snd_id__h173376;
  tUInt8 DEF_e_first_snd_id__h173374;
  tUInt8 DEF_read_id__h170308;
  tUInt8 DEF_read_id__h170292;
  tUInt8 DEF_e_first_snd_id__h170458;
  tUInt8 DEF_e_first_snd_id__h170449;
  tUInt8 DEF_write_len__h172415;
  tUInt8 DEF_top_top_interfaceRequestWrapper_writePagereque_ETC___d2465;
  tUInt8 DEF_NOT_top_top_dma_write_chan_reqOutstanding_firs_ETC___d1227;
  tUInt8 DEF_NOT_top_top_dma_read_chan_reqOutstanding_first_ETC___d1042;
  tUInt8 DEF_top_top_dma_rv_sgl_idxReg_78_EQ_255___d979;
  tUInt8 DEF_IF_top_top_dramController_readT_580_BIT_512_58_ETC___d2605;
  tUInt8 DEF_top_top_dmaRequestWrapper_sglistrequestFifo_fi_ETC___d1552;
  tUInt8 DEF_top_top_dma_write_chan_reqOutstanding_first__2_ETC___d1226;
  tUInt8 DEF_top_top_dma_read_chan_reqOutstanding_first__4__ETC___d1041;
  tUInt8 DEF_top_top_dir_ifc_ctrl_readAddrGenerator_addrBea_ETC___d3087;
  tUInt32 DEF_x__h163155;
  tUInt8 DEF_IF_top_top_platformRequestWrapper_slaveWriteBu_ETC___d3334;
  tUInt8 DEF_IF_top_top_dmaRequestWrapper_slaveWriteBurstCo_ETC___d3309;
  tUInt8 DEF_IF_top_top_interfaceRequestWrapper_slaveWriteB_ETC___d3284;
  tUInt8 DEF_IF_top_top_dir_ifc_ctrl_writeBurstCountReg_257_ETC___d3268;
  tUInt8 DEF_IF_top_top_dramController_readT_580_BIT_512_58_ETC___d2585;
  tUInt8 DEF_IF_top_top_dramController_readT_580_BIT_512_58_ETC___d2586;
  tUInt8 DEF_IF_top_host_servers_0_writeLen_569_EQ_0_570_AN_ETC___d3597;
  tUInt8 DEF_top_host_servers_0_writeLen_569_EQ_0___d3570;
  tUInt8 DEF_top_host_servers_0_readLen_431_EQ_0___d3432;
  tUInt8 DEF_top_top_dma_rv_sgl_pageSizes_1_first__90_EQ_0___d891;
  tUInt8 DEF_top_top_dma_rv_sgl_pageSizes_0_first__68_EQ_0___d769;
  tUInt8 DEF_NOT_top_host_servers_0_cycle_MINUS_top_host_se_ETC___d3578;
  tUInt8 DEF_NOT_top_host_servers_0_cycle_MINUS_IF_top_host_ETC___d3458;
  tUInt8 DEF_NOT_top_top_dir_ifc_ctrl_readAddrGenerator_add_ETC___d3096;
  tUInt8 DEF_NOT_top_top_platformRequestWrapper_p_putFailed_ETC___d2796;
  tUInt8 DEF_IF_top_top_dramController_readT_580_BIT_512_58_ETC___d2741;
  tUInt8 DEF_NOT_top_top_interfaceRequestWrapper_p_putFaile_ETC___d2314;
  tUInt8 DEF_SEL_ARR_top_top_interfaceRequest_writeBufferOf_ETC___d1861;
  tUInt8 DEF_NOT_top_top_dmaRequestWrapper_p_putFailedrespo_ETC___d1445;
  tUInt8 DEF__0_CONCAT_top_top_dma_rv_sgl_sglistFifo_first___ETC___d986;
  tUInt8 DEF_top_top_dmaRequestWrapper_sglistrequestFifo_fi_ETC___d1551;
  tUInt8 DEF_top_top_dma_write_chan_reqOutstanding_first__2_ETC___d1224;
  tUInt8 DEF_top_top_dma_read_chan_reqOutstanding_first__4__ETC___d1039;
  tUInt64 DEF_x__h172305;
  tUInt64 DEF_x__h170125;
  tUInt32 DEF_y__h106940;
  tUInt8 DEF_x__h172691;
 
 /* Local definitions */
 private:
  tUInt8 DEF_NOT_IF_top_top_dramController_readT_580_BIT_51_ETC___d2598;
  tUInt64 DEF_response_data__h170843;
  tUInt32 DEF_TASK_readAddr32___d3175;
  tUInt32 DEF_v__h166344;
  tUInt32 DEF_TASK_writeAddr32___d3253;
  tUWide DEF_top_top_dramController_dram_sub_IF_top_top_blu_ETC___d2729;
  tUWide DEF_top_top_dramController_dram_sub_IF_top_top_blu_ETC___d2576;
  tUWide DEF_top_top_dramController_dram_sub_top_top_bluedb_ETC___d2715;
  tUWide DEF_d__h146792;
  tUWide DEF_top_top_bluedbm_mapHeaderQ_rCache___d2528;
  tUWide DEF_top_top_bluedbm_mappers_0_rfQ_first____d2562;
  tUWide DEF_top_top_bluedbm_mapHeaderBuf___d2899;
  tUWide DEF_top_top_bluedbm_mapHeaderQ_wDataOut_wget____d2553;
  tUWide DEF_top_top_bluedbm_mapHeaderQ_wDataIn_wget____d2515;
  tUWide DEF_top_top_bluedbm_mapHeaderQ_memory_b_read____d2534;
  tUWide DEF_ab__h149093;
  tUWide DEF__read__h100966;
  tUWide DEF_top_top_dmaRequestWrapper_regionrequestFifo_fi_ETC___d1594;
  tUWide DEF_ab__h33904;
  tUWide DEF_ab__h31377;
  tUWide DEF_top_top_bluedbm_reduceQs_0_first____d2677;
  tUWide DEF_top_top_bluedbm_reducers_0_tfQ_first____d2687;
  tUWide DEF__read__h100174;
  tUWide DEF_top_top_dma_rv_writer_writers_0_reqFifo_first____d3559;
  tUWide DEF_top_top_dma_rv_reader_readers_0_reqFifo_first____d3422;
  tUWide DEF__read__h135876;
  tUWide DEF_top_top_interfaceRequestWrapper_readPagereques_ETC___d2438;
  tUWide DEF__read__h135286;
  tUWide DEF_top_top_dma_rv_writer_writers_0_dreqFifo_first____d3615;
  tUWide DEF_top_top_dma_rv_writer_writers_0_lreqFifo_first____d1256;
  tUWide DEF_top_top_dma_rv_reader_readers_0_dreqFifos_0_fi_ETC___d3540;
  tUWide DEF_top_top_dma_rv_reader_readers_0_lreqFifo_first____d1073;
  tUWide DEF_top_top_interfaceRequest_readFifoBuf_rCache___d1704;
  tUWide DEF_top_top_dma_write_chan_writeBuffer_fif_first____d3636;
  tUWide DEF_top_top_dma_read_chan_readBuffer_fif_first____d1750;
  tUInt64 DEF_top_top_dir_cycle_count__h163442;
  tUInt64 DEF__read__h146374;
  tUInt64 DEF__read__h146334;
  tUInt64 DEF__read__h146294;
  tUInt64 DEF__read__h146254;
  tUInt64 DEF__read__h146214;
  tUInt64 DEF__read__h146174;
  tUInt64 DEF__read__h146134;
  tUInt64 DEF_x__h147346;
  tUInt64 DEF__read__h64659;
  tUInt64 DEF_words__h95137;
  tUInt64 DEF__read__h32675;
  tUInt64 DEF_words__h63381;
  tUInt64 DEF_top_top_dma_rv_sgl_region0Fifo_first____d736;
  tUInt64 DEF_top_top_dma_rv_sgl_region4Fifo_first____d731;
  tUInt64 DEF_top_top_dma_rv_sgl_region8Fifo_first____d727;
  tUInt64 DEF_top_top_dma_rv_sgl_reg0_serverAdapterB_outData_ETC___d630;
  tUInt64 DEF_top_top_dma_rv_sgl_reg0_serverAdapterA_outData_ETC___d565;
  tUInt64 DEF_top_top_dma_rv_sgl_reg4_serverAdapterB_outData_ETC___d500;
  tUInt64 DEF_top_top_dma_rv_sgl_reg4_serverAdapterA_outData_ETC___d435;
  tUInt64 DEF_top_top_dma_rv_sgl_reg8_serverAdapterB_outData_ETC___d370;
  tUInt64 DEF_top_top_dma_rv_sgl_reg8_serverAdapterA_outData_ETC___d305;
  tUInt32 DEF_x__h161201;
  tUInt32 DEF_v___1__h155815;
  tUInt32 DEF_v___1__h154971;
  tUInt32 DEF_x__h155122;
  tUInt32 DEF_v___1__h154976;
  tUInt32 DEF_x__h160863;
  tUInt32 DEF_x__h137131;
  tUInt32 DEF_v___1__h134574;
  tUInt32 DEF_v___1__h133730;
  tUInt32 DEF_x__h133881;
  tUInt32 DEF_v___1__h133735;
  tUInt32 DEF_x__h136780;
  tUInt32 DEF_x__h103577;
  tUInt32 DEF_v___1__h100039;
  tUInt32 DEF_v___1__h99195;
  tUInt32 DEF_x__h99346;
  tUInt32 DEF_v___1__h99200;
  tUInt32 DEF_newbuff__h103169;
  tUInt32 DEF_top_top_dma_rv_sgl_pages_serverAdapterB_outDat_ETC___d226;
  tUInt32 DEF_top_top_dma_rv_sgl_pages_serverAdapterA_outDat_ETC___d140;
  tUInt8 DEF_top_top_dma_write_chan_availableWords_cnt__h7006;
  tUInt8 DEF_top_top_dma_read_chan_availableBuffers_cnt__h4616;
  tUInt8 DEF_top_top_bluedbm_mapHeaderQ_pwClear_whas____d2506;
  tUInt8 DEF_top_top_interfaceRequest_readFifoBuf_pwClear_w_ETC___d1682;
  tUWide DEF_IF_top_top_dramController_readT_580_BIT_512_58_ETC___d2721;
  tUWide DEF_top_top_bluedbm_ctxFinalBuf_705_BITS_447_TO_0___d2726;
  tUWide DEF_top_top_bluedbm_ctxFinalBuf_705_BITS_447_TO_64___d2735;
  tUWide DEF_top_top_bluedbm_mapHeaderQ_rCache_528_BITS_223_ETC___d2533;
  tUWide DEF_top_top_bluedbm_mapHeaderBuf_899_BITS_223_TO_32___d2931;
  tUWide DEF_top_top_bluedbm_mapHeaderBuf_899_BITS_159_TO_0___d2965;
  tUWide DEF__read_BITS_159_TO_0___h101278;
  tUWide DEF_top_top_dmaRequestWrapper_regionrequestFifo_fi_ETC___d1595;
  tUWide DEF__read_BITS_159_TO_0__BITS_143_TO_0___h101331;
  tUWide DEF_IF_top_top_dramController_readT_580_BIT_512_58_ETC___d2625;
  tUWide DEF_top_top_bluedbm_reduceCtxQs_0_first__674_BITS__ETC___d2676;
  tUWide DEF__read_BITS_95_TO_0___h100488;
  tUWide DEF_top_top_dma_rv_writer_writers_0_reqFifo_first__ETC___d3560;
  tUWide DEF_top_top_dma_rv_reader_readers_0_reqFifo_first__ETC___d3423;
  tUWide DEF__read_BITS_95_TO_0__BITS_71_TO_0___h100541;
  tUInt64 DEF_barrier0__h24864;
  tUInt64 DEF_barrier4__h24863;
  tUInt64 DEF_barrier8__h24862;
  tUInt32 DEF_top_top_bluedbm_mapHeaderBuf_899_BITS_31_TO_0___d2910;
  tUWide DEF_IF_top_top_bluedbm_ctxFinalBuf_705_BIT_448_706_ETC___d2727;
  tUInt8 DEF_idxOffset___1__h25073;
  tUInt8 DEF_idxOffset___1__h25052;
  tUInt8 DEF_idxOffset___1__h25028;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterB_outDat_ETC___d227;
  tUInt8 DEF_top_top_dma_rv_sgl_pages_serverAdapterA_outDat_ETC___d141;
  tUInt8 DEF_x__h103238;
  tUWide DEF_IF_top_top_bluedbm_finalBufIdx_731_PLUS_1_732__ETC___d2738;
  tUWide DEF__18446744073709551616_CONCAT_top_top_bluedbm_ct_ETC___d2736;
  tUWide DEF__0_CONCAT_DONTCARE___d2737;
  tUWide DEF_IF_top_top_bluedbm_mapHeaderQ_rCache_528_BIT_2_ETC___d2535;
  tUWide DEF_IF_top_top_bluedbm_mapHeaderQ_wDataIn_whas__51_ETC___d2516;
  tUWide DEF_IF_top_top_bluedbm_mapHeaderQ_pwEnqueue_whas___ETC___d2517;
  tUWide DEF_IF_IF_top_top_dramController_readT_580_BIT_512_ETC___d2627;
  tUWide DEF_IF_top_top_bluedbm_ctxReadKey_558_BIT_64_559_T_ETC___d2626;
  tUWide DEF_IF_IF_top_host_servers_0_readLen_431_EQ_0_432__ETC___d3541;
  tUInt8 DEF_IF_top_top_dma_rv_sgl_pages_serverAdapterB_out_ETC___d231;
  tUInt8 DEF_IF_top_top_dma_rv_sgl_pages_serverAdapterA_out_ETC___d145;
  tUInt8 DEF_top_top_ctrl_mux_rs_149_EQ_6___d3169;
  tUInt8 DEF_top_top_ctrl_mux_rs_149_EQ_5___d3168;
  tUInt8 DEF_top_top_ctrl_mux_rs_149_EQ_4___d3167;
  tUInt8 DEF_top_top_ctrl_mux_rs_149_EQ_3___d3166;
  tUInt8 DEF_top_top_ctrl_mux_rs_149_EQ_2___d3165;
  tUInt8 DEF_top_top_ctrl_mux_rs_149_EQ_1___d3164;
  tUInt8 DEF_top_top_ctrl_mux_rs_149_EQ_0___d3159;
  tUInt8 DEF_top_top_ctrl_mux_ws_130_EQ_6___d3147;
  tUInt8 DEF_top_top_ctrl_mux_ws_130_EQ_5___d3146;
  tUInt8 DEF_top_top_ctrl_mux_ws_130_EQ_4___d3145;
  tUInt8 DEF_top_top_ctrl_mux_ws_130_EQ_3___d3144;
  tUInt8 DEF_top_top_ctrl_mux_ws_130_EQ_2___d3143;
  tUInt8 DEF_top_top_ctrl_mux_ws_130_EQ_1___d3142;
  tUInt8 DEF_top_top_ctrl_mux_ws_130_EQ_0___d3140;
  tUInt8 DEF_NOT_top_top_bluedbm_mapHeaderQ_pwClear_whas__506___d2512;
  tUInt8 DEF_NOT_top_top_interfaceRequest_readFifoBuf_pwCle_ETC___d1688;
  tUInt8 DEF__0_CONCAT_top_top_dma_write_chan_reqOutstanding_ETC___d124;
  tUInt8 DEF__0_CONCAT_top_top_dma_read_chan_reqOutstanding__ETC___d66;
  tUWide DEF__1_CONCAT_top_top_dramController_dram_sub_IF_to_ETC___d2730;
  tUWide DEF__1_CONCAT_top_top_dramController_dram_sub_IF_to_ETC___d2577;
  tUWide DEF__1_CONCAT_top_top_dramController_dram_sub_top_t_ETC___d2716;
  tUWide DEF__0_CONCAT_DONTCARE___d2595;
  tUWide DEF_data__h149548;
  tUWide DEF_x__h149597;
  tUWide DEF_data__h146885;
  tUWide DEF__1_CONCAT_IF_top_top_dramController_readT_580_B_ETC___d2722;
  tUWide DEF_x__h147930;
  tUWide DEF_top_top_bluedbm_ctxDirtyBuf_2_657_CONCAT_top_t_ETC___d2663;
  tUWide DEF_top_top_bluedbm_ctxDirtyBuf_4_659_CONCAT_top_t_ETC___d2662;
  tUWide DEF__1_CONCAT_top_top_bluedbm_mapHeaderQ_rWrPtr_rea_ETC___d2519;
  tUWide DEF_top_top_bluedbm_mapHeaderBuf_899_BITS_223_TO_3_ETC___d2936;
  tUWide DEF_top_top_bluedbm_mapHeaderBuf_899_BITS_223_TO_1_ETC___d2911;
  tUWide DEF_IF_top_top_bluedbm_mapHeader8Idx_901_EQ_1_902__ETC___d2909;
  tUWide DEF_top_top_platformRequestWrapper_sendKeyrequestF_ETC___d2966;
  tUWide DEF_newbuff__h101252;
  tUWide DEF_top_top_bluedbm_ctxReqIdxQ_first__599_CONCAT_I_ETC___d2628;
  tUWide DEF_x__h101322;
  tUWide DEF_IF_IF_top_host_servers_0_readLen_431_EQ_0_432__ETC___d3543;
  tUWide DEF_top_host_servers_0_cycle_CONCAT_top_top_dma_rv_ETC___d3430;
  tUWide DEF_top_host_servers_0_cycle_CONCAT_top_top_dma_rv_ETC___d3568;
  tUWide DEF__1_CONCAT_top_top_bluedbm_mappers_0_rfQ_first___ETC___d2564;
  tUWide DEF_newbuff__h100462;
  tUWide DEF_IF_top_top_dma_rv_writer_dbgPtr_305_EQ_0_306_T_ETC___d1323;
  tUWide DEF_top_top_dma_rv_writer_writers_0_lreqFifo_first_ETC___d1261;
  tUWide DEF_top_top_dma_rv_reader_readers_0_lreqFifo_first_ETC___d1078;
  tUWide DEF_x__h100532;
  tUWide DEF_newbuff__h135572;
  tUWide DEF_newbuff__h136162;
  tUWide DEF_top_top_interfaceRequest_re_pointer_726_CONCAT_ETC___d1735;
  tUWide DEF_top_top_interfaceRequest_we_pointer_760_CONCAT_ETC___d1769;
  tUWide DEF__1_CONCAT_top_top_interfaceRequest_readFifoBuf__ETC___d1695;
  tUWide DEF_top_top_dmaRequestWrapper_sglistrequestFifo_fi_ETC___d1566;
  tUWide DEF_top_top_interfaceRequestWrapper_readPagereques_ETC___d2441;
  tUWide DEF_top_top_interfaceRequestWrapper_writePagereque_ETC___d2472;
  tUWide DEF_top_host_servers_0_cycle_CONCAT_0_CONCAT_IF_to_ETC___d3642;
  tUWide DEF_top_top_dma_rv_reader_readers_0_readDataPipeli_ETC___d1085;
  tUWide DEF_top_top_interfaceRequest_writeFifo_first__773__ETC___d1774;
  tUWide DEF__1_CONCAT_top_top_bluedbm_mappers_0_rfQ_first___ETC___d2565;
  tUWide DEF__0_CONCAT_DONTCARE___d2603;
  tUWide DEF_NOT_IF_top_top_dramController_readT_580_BIT_51_ETC___d2637;
  tUInt64 DEF_physAddr__h65952;
  tUInt64 DEF_physAddr__h34194;
  tUInt32 DEF_IF_top_top_dma_rv_sgl_pages_serverAdapterB_out_ETC___d233;
  tUInt32 DEF_IF_top_top_dma_rv_sgl_pages_serverAdapterA_out_ETC___d147;
 
 /* Rules */
 public:
  void RL_top_host_servers_0_increment_cycle();
  void RL_top_host_wf_rule_update_final();
  void RL_top_host_init_rule();
  void RL_top_top_dma_read_chan_readBuffer_cnt_react();
  void RL_top_top_dma_read_chan_availableBuffers_react();
  void RL_top_top_dma_read_chan_updateReady();
  void RL_top_top_dma_write_chan_writeBuffer_cnt_react();
  void RL_top_top_dma_write_chan_availableWords_react();
  void RL_top_top_dma_write_chan_updateReady();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_outData_setFirstCore();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_outData_setFirstEnq();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_outData_enqOnly();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_outData_deqOnly();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_outData_enqAndDeq();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_cnt_finalAdd();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_s1__dreg_update();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_passRequest();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_stageReadResponseAlways();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_moveToOutFIFO();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterA_overRun();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_outData_setFirstCore();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_outData_setFirstEnq();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_outData_enqOnly();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_outData_deqOnly();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_outData_enqAndDeq();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_cnt_finalAdd();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_s1__dreg_update();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_passRequest();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_stageReadResponseAlways();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_moveToOutFIFO();
  void RL_top_top_dma_rv_sgl_pages_serverAdapterB_overRun();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_outData_setFirstCore();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_outData_setFirstEnq();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_outData_enqOnly();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_outData_deqOnly();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_outData_enqAndDeq();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_cnt_finalAdd();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_s1__dreg_update();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_passRequest();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_stageReadResponseAlways();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_moveToOutFIFO();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterA_overRun();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_outData_setFirstCore();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_outData_setFirstEnq();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_outData_enqOnly();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_outData_deqOnly();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_outData_enqAndDeq();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_cnt_finalAdd();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_s1__dreg_update();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_passRequest();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_stageReadResponseAlways();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_moveToOutFIFO();
  void RL_top_top_dma_rv_sgl_reg8_serverAdapterB_overRun();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_outData_setFirstCore();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_outData_setFirstEnq();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_outData_enqOnly();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_outData_deqOnly();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_outData_enqAndDeq();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_cnt_finalAdd();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_s1__dreg_update();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_passRequest();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_stageReadResponseAlways();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_moveToOutFIFO();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterA_overRun();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_outData_setFirstCore();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_outData_setFirstEnq();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_outData_enqOnly();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_outData_deqOnly();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_outData_enqAndDeq();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_cnt_finalAdd();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_s1__dreg_update();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_passRequest();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_stageReadResponseAlways();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_moveToOutFIFO();
  void RL_top_top_dma_rv_sgl_reg4_serverAdapterB_overRun();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_outData_setFirstCore();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_outData_setFirstEnq();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_outData_enqOnly();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_outData_deqOnly();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_outData_enqAndDeq();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_cnt_finalAdd();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_s1__dreg_update();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_passRequest();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_stageReadResponseAlways();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_moveToOutFIFO();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterA_overRun();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_outData_setFirstCore();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_outData_setFirstEnq();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_outData_enqOnly();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_outData_deqOnly();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_outData_enqAndDeq();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_cnt_finalAdd();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_s1__dreg_update();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_passRequest();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_stageReadResponseAlways();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_moveToOutFIFO();
  void RL_top_top_dma_rv_sgl_reg0_serverAdapterB_overRun();
  void RL_top_top_dma_rv_sgl_req0();
  void RL_top_top_dma_rv_sgl_req1();
  void RL_top_top_dma_rv_sgl_req2();
  void RL_top_top_dma_rv_sgl_pageResponse();
  void RL_top_top_dma_rv_sgl_req0_1();
  void RL_top_top_dma_rv_sgl_req1_1();
  void RL_top_top_dma_rv_sgl_req2_1();
  void RL_top_top_dma_rv_sgl_pageResponse_1();
  void RL_top_top_dma_rv_sgl_incomingReqRule();
  void RL_top_top_dma_rv_sgl_incomingReqRule_1();
  void RL_top_top_dma_rv_sgl_sendConfigResp();
  void RL_top_top_dma_rv_sgl_sglistRule();
  void RL_top_top_dma_rv_sgl_regionRule();
  void RL_top_top_dma_rv_reader_readers_0_loadClient();
  void RL_top_top_dma_rv_reader_readers_0_checkSglResp();
  void RL_top_top_dma_rv_reader_readers_0_readDataComp();
  void RL_top_top_dma_rv_reader_sglistEntry();
  void RL_top_top_dma_rv_reader_dbgFSM_start_reg__dreg_update();
  void RL_top_top_dma_rv_reader_dbgFSM_state_handle_abort();
  void RL_top_top_dma_rv_reader_dbgFSM_state_fired__dreg_update();
  void RL_top_top_dma_rv_reader_dbgFSM_state_every();
  void RL_top_top_dma_rv_reader_dbgFSM_restart();
  void RL_top_top_dma_rv_reader_dbgFSM_action_f_init_l326c22();
  void RL_top_top_dma_rv_reader_dbgFSM_action_l327c25();
  void RL_top_top_dma_rv_reader_dbgFSM_action_f_update_l326c22();
  void RL_top_top_dma_rv_reader_dbgFSM_idle_l326c22();
  void RL_top_top_dma_rv_reader_dbgFSM_idle_l326c22_1();
  void RL_top_top_dma_rv_reader_dbgFSM_fsm_start();
  void RL_top_top_dma_rv_reader_trafficFSM_start_reg__dreg_update();
  void RL_top_top_dma_rv_reader_trafficFSM_state_handle_abort();
  void RL_top_top_dma_rv_reader_trafficFSM_state_fired__dreg_update();
  void RL_top_top_dma_rv_reader_trafficFSM_state_every();
  void RL_top_top_dma_rv_reader_trafficFSM_restart();
  void RL_top_top_dma_rv_reader_trafficFSM_action_l335c39();
  void RL_top_top_dma_rv_reader_trafficFSM_action_f_init_l336c26();
  void RL_top_top_dma_rv_reader_trafficFSM_action_l337c29();
  void RL_top_top_dma_rv_reader_trafficFSM_action_f_update_l336c26();
  void RL_top_top_dma_rv_reader_trafficFSM_action_l341c39();
  void RL_top_top_dma_rv_reader_trafficFSM_idle_l334c23();
  void RL_top_top_dma_rv_reader_trafficFSM_fsm_start();
  void RL_top_top_dma_rv_writer_writers_0_loadClient();
  void RL_top_top_dma_rv_writer_writers_0_checkSglResp();
  void RL_top_top_dma_rv_writer_writers_0_writeDoneComp();
  void RL_top_top_dma_rv_writer_sglistEntry();
  void RL_top_top_dma_rv_writer_dbgFSM_start_reg__dreg_update();
  void RL_top_top_dma_rv_writer_dbgFSM_state_handle_abort();
  void RL_top_top_dma_rv_writer_dbgFSM_state_fired__dreg_update();
  void RL_top_top_dma_rv_writer_dbgFSM_state_every();
  void RL_top_top_dma_rv_writer_dbgFSM_restart();
  void RL_top_top_dma_rv_writer_dbgFSM_action_f_init_l417c22();
  void RL_top_top_dma_rv_writer_dbgFSM_action_l418c25();
  void RL_top_top_dma_rv_writer_dbgFSM_action_f_update_l417c22();
  void RL_top_top_dma_rv_writer_dbgFSM_idle_l417c22();
  void RL_top_top_dma_rv_writer_dbgFSM_idle_l417c22_1();
  void RL_top_top_dma_rv_writer_dbgFSM_fsm_start();
  void RL_top_top_dma_rv_writer_trafficFSM_start_reg__dreg_update();
  void RL_top_top_dma_rv_writer_trafficFSM_state_handle_abort();
  void RL_top_top_dma_rv_writer_trafficFSM_state_fired__dreg_update();
  void RL_top_top_dma_rv_writer_trafficFSM_state_every();
  void RL_top_top_dma_rv_writer_trafficFSM_restart();
  void RL_top_top_dma_rv_writer_trafficFSM_action_l426c39();
  void RL_top_top_dma_rv_writer_trafficFSM_action_f_init_l427c26();
  void RL_top_top_dma_rv_writer_trafficFSM_action_l428c29();
  void RL_top_top_dma_rv_writer_trafficFSM_action_f_update_l427c26();
  void RL_top_top_dma_rv_writer_trafficFSM_action_l432c39();
  void RL_top_top_dma_rv_writer_trafficFSM_idle_l425c23();
  void RL_top_top_dma_rv_writer_trafficFSM_fsm_start();
  void RL_top_top_dmaRequestWrapper_slaveReadAddressGenerator();
  void RL_top_top_dmaRequestWrapper_p_writeCtrlReg();
  void RL_top_top_dmaRequestWrapper_p_writeIndicatorFifo();
  void RL_top_top_dmaRequestWrapper_p_putFailedread();
  void RL_top_top_dmaRequestWrapper_p_readCtrlReg();
  void RL_top_top_dmaRequestWrapper_p_outOfRangeRead();
  void RL_top_top_dmaRequestWrapper_requestFiredIncrement();
  void RL_top_top_dmaRequestWrapper_writeCtrlReg();
  void RL_top_top_dmaRequestWrapper_readCtrlReg();
  void RL_top_top_dmaRequestWrapper_readWriteFifo();
  void RL_top_top_dmaRequestWrapper_slaveWritesglist();
  void RL_top_top_dmaRequestWrapper_handlesglistrequest();
  void RL_top_top_dmaRequestWrapper_handlesglistrequestFailure();
  void RL_top_top_dmaRequestWrapper_slaveWriteregion();
  void RL_top_top_dmaRequestWrapper_handleregionrequest();
  void RL_top_top_dmaRequestWrapper_handleregionrequestFailure();
  void RL_top_top_dmaRequestWrapper_slaveWriteaddrRequest();
  void RL_top_top_dmaRequestWrapper_handleaddrRequestrequest();
  void RL_top_top_dmaRequestWrapper_handleaddrRequestrequestFailure();
  void RL_top_top_dmaRequestWrapper_slaveWritegetStateDbg();
  void RL_top_top_dmaRequestWrapper_handlegetStateDbgrequest();
  void RL_top_top_dmaRequestWrapper_handlegetStateDbgrequestFailure();
  void RL_top_top_dmaRequestWrapper_slaveWritegetMemoryTraffic();
  void RL_top_top_dmaRequestWrapper_handlegetMemoryTrafficrequest();
  void RL_top_top_dmaRequestWrapper_handlegetMemoryTrafficrequestFailure();
  void RL_top_top_dmaRequestWrapper_outOfRangeWrite();
  void RL_top_top_interfaceRequest_readFifoBuf_portA();
  void RL_top_top_interfaceRequest_readFifoBuf_portB();
  void RL_top_top_interfaceRequest_readFifoBuf_portB_read_data();
  void RL_top_top_interfaceRequest_relayreadfifo();
  void RL_top_top_interfaceRequest_request();
  void RL_top_top_interfaceRequest_response();
  void RL_top_top_interfaceRequest_1_request();
  void RL_top_top_interfaceRequest_1_response();
  void RL_top_top_interfaceRequest_1_done();
  void RL_top_top_interfaceRequest_startWriteFlush();
  void RL_top_top_interfaceRequest_driveWriteFlush();
  void RL_top_top_interfaceRequest_finishWrite();
  void RL_top_top_interfaceRequest_finishRead();
  void RL_top_top_interfaceRequestWrapper_slaveReadAddressGenerator();
  void RL_top_top_interfaceRequestWrapper_p_writeCtrlReg();
  void RL_top_top_interfaceRequestWrapper_p_writeIndicatorFifo();
  void RL_top_top_interfaceRequestWrapper_p_putFailedread();
  void RL_top_top_interfaceRequestWrapper_p_readCtrlReg();
  void RL_top_top_interfaceRequestWrapper_p_outOfRangeRead();
  void RL_top_top_interfaceRequestWrapper_requestFiredIncrement();
  void RL_top_top_interfaceRequestWrapper_writeCtrlReg();
  void RL_top_top_interfaceRequestWrapper_readCtrlReg();
  void RL_top_top_interfaceRequestWrapper_readWriteFifo();
  void RL_top_top_interfaceRequestWrapper_slaveWritesetDmaHandle();
  void RL_top_top_interfaceRequestWrapper_handlesetDmaHandlerequest();
  void RL_top_top_interfaceRequestWrapper_handlesetDmaHandlerequestFailure();
  void RL_top_top_interfaceRequestWrapper_slaveWritereadPage();
  void RL_top_top_interfaceRequestWrapper_handlereadPagerequest();
  void RL_top_top_interfaceRequestWrapper_handlereadPagerequestFailure();
  void RL_top_top_interfaceRequestWrapper_slaveWritewritePage();
  void RL_top_top_interfaceRequestWrapper_handlewritePagerequest();
  void RL_top_top_interfaceRequestWrapper_handlewritePagerequestFailure();
  void RL_top_top_interfaceRequestWrapper_slaveWritereadRawWord();
  void RL_top_top_interfaceRequestWrapper_handlereadRawWordrequest();
  void RL_top_top_interfaceRequestWrapper_handlereadRawWordrequestFailure();
  void RL_top_top_interfaceRequestWrapper_outOfRangeWrite();
  void RL_top_top_bluedbm_platformStart();
  void RL_top_top_bluedbm_mapHeaderQ_portA();
  void RL_top_top_bluedbm_mapHeaderQ_portB();
  void RL_top_top_bluedbm_mapHeaderQ_portB_read_data();
  void RL_top_top_bluedbm_sendInReq();
  void RL_top_top_bluedbm_feedMapper();
  void RL_top_top_bluedbm_relayReducer();
  void RL_top_top_bluedbm_reqCtxRead();
  void RL_top_top_bluedbm_recvCtxHead();
  void RL_top_top_bluedbm_recvCtxRead();
  void RL_top_top_bluedbm_feedReducer();
  void RL_top_top_bluedbm_getReducerResult();
  void RL_top_top_bluedbm_finalizeD();
  void RL_top_top_bluedbm_finaliceR();
  void RL_top_top_bluedbm_finalizeC();
  void RL_top_top_bluedbm_finalSecond();
  void RL_top_top_bluedbm_finalSecondR();
  void RL_top_top_platformRequestWrapper_slaveReadAddressGenerator();
  void RL_top_top_platformRequestWrapper_p_writeCtrlReg();
  void RL_top_top_platformRequestWrapper_p_writeIndicatorFifo();
  void RL_top_top_platformRequestWrapper_p_putFailedread();
  void RL_top_top_platformRequestWrapper_p_readCtrlReg();
  void RL_top_top_platformRequestWrapper_p_outOfRangeRead();
  void RL_top_top_platformRequestWrapper_requestFiredIncrement();
  void RL_top_top_platformRequestWrapper_writeCtrlReg();
  void RL_top_top_platformRequestWrapper_readCtrlReg();
  void RL_top_top_platformRequestWrapper_readWriteFifo();
  void RL_top_top_platformRequestWrapper_slaveWritesendWord8();
  void RL_top_top_platformRequestWrapper_handlesendWord8request();
  void RL_top_top_platformRequestWrapper_handlesendWord8requestFailure();
  void RL_top_top_platformRequestWrapper_slaveWritesendWord4();
  void RL_top_top_platformRequestWrapper_handlesendWord4request();
  void RL_top_top_platformRequestWrapper_handlesendWord4requestFailure();
  void RL_top_top_platformRequestWrapper_slaveWritesendKey();
  void RL_top_top_platformRequestWrapper_handlesendKeyrequest();
  void RL_top_top_platformRequestWrapper_handlesendKeyrequestFailure();
  void RL_top_top_platformRequestWrapper_slaveWritefinalize();
  void RL_top_top_platformRequestWrapper_handlefinalizerequest();
  void RL_top_top_platformRequestWrapper_handlefinalizerequestFailure();
  void RL_top_top_platformRequestWrapper_slaveWritestart();
  void RL_top_top_platformRequestWrapper_handlestartrequest();
  void RL_top_top_platformRequestWrapper_handlestartrequestFailure();
  void RL_top_top_platformRequestWrapper_slaveWriterawWordRequest();
  void RL_top_top_platformRequestWrapper_handlerawWordRequestrequest();
  void RL_top_top_platformRequestWrapper_handlerawWordRequestrequestFailure();
  void RL_top_top_platformRequestWrapper_outOfRangeWrite();
  void RL_top_top_dir_count();
  void RL_top_top_dir_req1();
  void RL_top_top_dir_ifc_ctrl_readAddrGenerator_addrBeatRule();
  void RL_top_top_dir_ifc_ctrl_read_req();
  void RL_top_top_ctrl_mux_req_aw();
  void RL_top_top_ctrl_mux_req_ar();
  void RL_top_mkConnectionGetPut();
  void RL_top_1_mkConnectionGetPut();
  void RL_top_2_mkConnectionGetPut();
  void RL_top_3_mkConnectionGetPut();
  void RL_top_4_mkConnectionGetPut();
  void RL_top_0_mkConnectionGetPut();
  void RL_top_0_1_mkConnectionGetPut();
  void RL_top_0_2_mkConnectionGetPut();
  void RL_top_0_3_mkConnectionGetPut();
  void RL_top_0_4_mkConnectionGetPut();
  void __me_check_119();
  void __me_check_120();
  void __me_check_130();
  void __me_check_131();
  void __me_check_132();
  void __me_check_133();
  void __me_check_146();
  void __me_check_147();
  void __me_check_157();
  void __me_check_158();
  void __me_check_159();
  void __me_check_160();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBsimTop &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBsimTop &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBsimTop &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBsimTop &backing);
};

#endif /* ifndef __mkBsimTop_h__ */
