{
  "module_name": "tdfx.h",
  "hash_id": "beb6dcedab7af195aef82512b4fcdbe380c1d5707a7cff938dfc9aaa524162c5",
  "original_prompt": "Ingested from linux-6.6.14/include/video/tdfx.h",
  "human_readable_source": " \n#ifndef _TDFX_H\n#define _TDFX_H\n\n#include <linux/i2c.h>\n#include <linux/i2c-algo-bit.h>\n\n \n#define STATUS\t\t0x00\n#define PCIINIT0\t0x04\n#define SIPMONITOR\t0x08\n#define LFBMEMORYCONFIG\t0x0c\n#define MISCINIT0\t0x10\n#define MISCINIT1\t0x14\n#define DRAMINIT0\t0x18\n#define DRAMINIT1\t0x1c\n#define AGPINIT\t\t0x20\n#define TMUGBEINIT\t0x24\n#define VGAINIT0\t0x28\n#define VGAINIT1\t0x2c\n#define DRAMCOMMAND\t0x30\n#define DRAMDATA\t0x34\n \n \n#define PLLCTRL0\t0x40\n#define PLLCTRL1\t0x44\n#define PLLCTRL2\t0x48\n#define DACMODE\t\t0x4c\n#define DACADDR\t\t0x50\n#define DACDATA\t\t0x54\n#define RGBMAXDELTA\t0x58\n#define VIDPROCCFG\t0x5c\n#define HWCURPATADDR\t0x60\n#define HWCURLOC\t0x64\n#define HWCURC0\t\t0x68\n#define HWCURC1\t\t0x6c\n#define VIDINFORMAT\t0x70\n#define VIDINSTATUS\t0x74\n#define VIDSERPARPORT\t0x78\n#define VIDINXDELTA\t0x7c\n#define VIDININITERR\t0x80\n#define VIDINYDELTA\t0x84\n#define VIDPIXBUFTHOLD\t0x88\n#define VIDCHRMIN\t0x8c\n#define VIDCHRMAX\t0x90\n#define VIDCURLIN\t0x94\n#define VIDSCREENSIZE\t0x98\n#define VIDOVRSTARTCRD\t0x9c\n#define VIDOVRENDCRD\t0xa0\n#define VIDOVRDUDX\t0xa4\n#define VIDOVRDUDXOFF\t0xa8\n#define VIDOVRDVDY\t0xac\n \n#define VIDOVRDVDYOFF\t0xe0\n#define VIDDESKSTART\t0xe4\n#define VIDDESKSTRIDE\t0xe8\n#define VIDINADDR0\t0xec\n#define VIDINADDR1\t0xf0\n#define VIDINADDR2\t0xf4\n#define VIDINSTRIDE\t0xf8\n#define VIDCUROVRSTART\t0xfc\n\n#define INTCTRL\t\t(0x00100000 + 0x04)\n#define CLIP0MIN\t(0x00100000 + 0x08)\n#define CLIP0MAX\t(0x00100000 + 0x0c)\n#define DSTBASE\t\t(0x00100000 + 0x10)\n#define DSTFORMAT\t(0x00100000 + 0x14)\n#define SRCBASE\t\t(0x00100000 + 0x34)\n#define COMMANDEXTRA_2D\t(0x00100000 + 0x38)\n#define CLIP1MIN\t(0x00100000 + 0x4c)\n#define CLIP1MAX\t(0x00100000 + 0x50)\n#define SRCFORMAT\t(0x00100000 + 0x54)\n#define SRCSIZE\t\t(0x00100000 + 0x58)\n#define SRCXY\t\t(0x00100000 + 0x5c)\n#define COLORBACK\t(0x00100000 + 0x60)\n#define COLORFORE\t(0x00100000 + 0x64)\n#define DSTSIZE\t\t(0x00100000 + 0x68)\n#define DSTXY\t\t(0x00100000 + 0x6c)\n#define COMMAND_2D\t(0x00100000 + 0x70)\n#define LAUNCH_2D\t(0x00100000 + 0x80)\n\n#define COMMAND_3D\t(0x00200000 + 0x120)\n\n \n\n \n#define TDFX_ROP_COPY\t\t0xcc\t \n#define TDFX_ROP_INVERT\t\t0x55\t \n#define TDFX_ROP_XOR\t\t0x66\t \n\n#define AUTOINC_DSTX\t\t\tBIT(10)\n#define AUTOINC_DSTY\t\t\tBIT(11)\n#define COMMAND_2D_FILLRECT\t\t0x05\n#define COMMAND_2D_S2S_BITBLT\t\t0x01\t \n#define COMMAND_2D_H2S_BITBLT\t\t0x03\t \n\n#define COMMAND_3D_NOP\t\t\t0x00\n#define STATUS_RETRACE\t\t\tBIT(6)\n#define STATUS_BUSY\t\t\tBIT(9)\n#define MISCINIT1_CLUT_INV\t\tBIT(0)\n#define MISCINIT1_2DBLOCK_DIS\t\tBIT(15)\n#define DRAMINIT0_SGRAM_NUM\t\tBIT(26)\n#define DRAMINIT0_SGRAM_TYPE\t\tBIT(27)\n#define DRAMINIT0_SGRAM_TYPE_MASK       (BIT(27) | BIT(28) | BIT(29))\n#define DRAMINIT0_SGRAM_TYPE_SHIFT      27\n#define DRAMINIT1_MEM_SDRAM\t\tBIT(30)\n#define VGAINIT0_VGA_DISABLE\t\tBIT(0)\n#define VGAINIT0_EXT_TIMING\t\tBIT(1)\n#define VGAINIT0_8BIT_DAC\t\tBIT(2)\n#define VGAINIT0_EXT_ENABLE\t\tBIT(6)\n#define VGAINIT0_WAKEUP_3C3\t\tBIT(8)\n#define VGAINIT0_LEGACY_DISABLE\t\tBIT(9)\n#define VGAINIT0_ALT_READBACK\t\tBIT(10)\n#define VGAINIT0_FAST_BLINK\t\tBIT(11)\n#define VGAINIT0_EXTSHIFTOUT\t\tBIT(12)\n#define VGAINIT0_DECODE_3C6\t\tBIT(13)\n#define VGAINIT0_SGRAM_HBLANK_DISABLE\tBIT(22)\n#define VGAINIT1_MASK\t\t\t0x1fffff\n#define VIDCFG_VIDPROC_ENABLE\t\tBIT(0)\n#define VIDCFG_CURS_X11\t\t\tBIT(1)\n#define VIDCFG_INTERLACE\t\tBIT(3)\n#define VIDCFG_HALF_MODE\t\tBIT(4)\n#define VIDCFG_DESK_ENABLE\t\tBIT(7)\n#define VIDCFG_CLUT_BYPASS\t\tBIT(10)\n#define VIDCFG_2X\t\t\tBIT(26)\n#define VIDCFG_HWCURSOR_ENABLE\t\tBIT(27)\n#define VIDCFG_PIXFMT_SHIFT             18\n#define DACMODE_2X\t\t\tBIT(0)\n\n \n#define DDC_ENAB\t0x00040000\n#define DDC_SCL_OUT\t0x00080000\n#define DDC_SDA_OUT\t0x00100000\n#define DDC_SCL_IN\t0x00200000\n#define DDC_SDA_IN\t0x00400000\n#define I2C_ENAB\t0x00800000\n#define I2C_SCL_OUT\t0x01000000\n#define I2C_SDA_OUT\t0x02000000\n#define I2C_SCL_IN\t0x04000000\n#define I2C_SDA_IN\t0x08000000\n\n \n#define MISC_W\t\t0x3c2\n#define MISC_R\t\t0x3cc\n#define SEQ_I\t\t0x3c4\n#define SEQ_D\t\t0x3c5\n#define CRT_I\t\t0x3d4\n#define CRT_D\t\t0x3d5\n#define ATT_IW\t\t0x3c0\n#define IS1_R\t\t0x3da\n#define GRA_I\t\t0x3ce\n#define GRA_D\t\t0x3cf\n\n#ifdef __KERNEL__\n\nstruct banshee_reg {\n\t \n\tunsigned char att[21];\n\tunsigned char crt[25];\n\tunsigned char gra[9];\n\tunsigned char misc[1];\n\tunsigned char seq[5];\n\n\t \n\tunsigned char ext[2];\n\tunsigned long vidcfg;\n\tunsigned long vidpll;\n\tunsigned long mempll;\n\tunsigned long gfxpll;\n\tunsigned long dacmode;\n\tunsigned long vgainit0;\n\tunsigned long vgainit1;\n\tunsigned long screensize;\n\tunsigned long stride;\n\tunsigned long cursloc;\n\tunsigned long curspataddr;\n\tunsigned long cursc0;\n\tunsigned long cursc1;\n\tunsigned long startaddr;\n\tunsigned long clip0min;\n\tunsigned long clip0max;\n\tunsigned long clip1min;\n\tunsigned long clip1max;\n\tunsigned long miscinit0;\n};\n\nstruct tdfx_par;\n\nstruct tdfxfb_i2c_chan {\n\tstruct tdfx_par *par;\n\tstruct i2c_adapter adapter;\n\tstruct i2c_algo_bit_data algo;\n};\n\nstruct tdfx_par {\n\tu32 max_pixclock;\n\tu32 palette[16];\n\tvoid __iomem *regbase_virt;\n\tunsigned long iobase;\n\tint wc_cookie;\n#ifdef CONFIG_FB_3DFX_I2C\n\tstruct tdfxfb_i2c_chan chan[2];\n#endif\n};\n\n#endif\t \n\n#endif\t \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}