{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1386512484596 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "SystemIR EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design SystemIR" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1386512484908 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1386512485040 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1386512485040 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1386512487028 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1386512487185 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1386512488161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1386512488161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1386512488161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386512488259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386512488259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386512488259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386512488259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386512488259 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1386512488259 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1386512488266 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1386512488283 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[0\] " "Pin LEDs\[0\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[0] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[1\] " "Pin LEDs\[1\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[1] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[2\] " "Pin LEDs\[2\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[2] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[3\] " "Pin LEDs\[3\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[3] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[4\] " "Pin LEDs\[4\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[4] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[5\] " "Pin LEDs\[5\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[5] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[6\] " "Pin LEDs\[6\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[6] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[7\] " "Pin LEDs\[7\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[7] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[8\] " "Pin LEDs\[8\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[8] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[9\] " "Pin LEDs\[9\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[9] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[10\] " "Pin LEDs\[10\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[10] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[11\] " "Pin LEDs\[11\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[11] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[12\] " "Pin LEDs\[12\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[12] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[13\] " "Pin LEDs\[13\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[13] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[14\] " "Pin LEDs\[14\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[14] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[15\] " "Pin LEDs\[15\] not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDs[15] } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 7 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDs[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Clock } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 6 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Pin Run not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Run } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 6 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Reset } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 6 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386512489318 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1386512489318 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SystemIR.sdc " "Synopsys Design Constraints File file not found: 'SystemIR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1386512490855 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1386512490857 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1386512490874 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1386512490875 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1386512490875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node Clock~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386512490955 ""}  } { { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 6 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 962 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386512490955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node Reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386512490955 ""}  } { { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 6 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386512490955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1386512491855 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1386512491858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1386512491859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1386512491862 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1386512491865 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1386512491868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1386512491940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1386512491942 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1386512491942 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 1 16 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 1 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1386512491949 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1386512491949 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1386512491949 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386512491951 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1386512491951 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1386512491951 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386512492051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1386512494171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386512494543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1386512494598 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1386512496071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386512496071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1386512496807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y10 X33_Y20 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20" {  } { { "loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20"} 22 10 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1386512498267 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1386512498267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386512502470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1386512502473 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1386512502473 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1386512502631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1386512502789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1386512503289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1386512503427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1386512503802 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386512504579 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock 2.5 V J7 " "Pin Clock uses I/O standard 2.5 V at J7" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Clock } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 6 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1386512505402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset 2.5 V J6 " "Pin Reset uses I/O standard 2.5 V at J6" {  } { { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Reset } } } { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 6 0 0 } } { "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/matheus/Programas/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1386512505402 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1386512505402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/output_files/SystemIR.fit.smsg " "Generated suppressed messages file /home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/output_files/SystemIR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1386512506005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386512506782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 12:21:46 2013 " "Processing ended: Sun Dec  8 12:21:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386512506782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386512506782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386512506782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1386512506782 ""}
