{"index": 819, "svad": "This property verifies that when the active-high Reset signal is asserted, the InvalidSymbol signal must be low on the next rising edge of the MRxClk clock.\n\nSpecifically, whenever Reset becomes 1 on a positive edge of MRxClk, the assertion requires that InvalidSymbol must be 0 on the immediately following positive edge of MRxClk.\n\nThe property is disabled and not checked when Reset is 0.", "reference_sva": "property p_InvalidSymbol_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 InvalidSymbol == 0;\nendproperty\nassert_p_InvalidSymbol_Reset: assert property (p_InvalidSymbol_Reset) else $error(\"Assertion failed: InvalidSymbol is not 0 one cycle after Reset is asserted.\");", "generated_sva": "property reset_clears_invalid_symbol;\n  @(posedge MRxClk) disable iff (!Reset)\n  Reset |=> !InvalidSymbol;\nendproperty\n\nassert property (reset_clears_invalid_symbol);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_InvalidSymbol_Reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `InvalidSymbol`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `Reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `Reset == 1`\n    * Response condition: `##1 InvalidSymbol == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `Reset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 InvalidSymbol == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (Reset == 0)`\n    * Property is disabled when reset `Reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) Reset == 1 |-> ##1 InvalidSymbol == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_InvalidSymbol_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 InvalidSymbol == 0;\nendproperty\nassert_p_InvalidSymbol_Reset: assert property (p_InvalidSymbol_Reset) else $error(\"Assertion failed: InvalidSymbol is not 0 one cycle after Reset is asserted.\");\n```\n\n**Summary:**\nProperty `p_InvalidSymbol_Reset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 35.552629232406616, "verification_time": 0.016457557678222656, "from_cache": false}