
*** Running vivado
    with args -log dyract_sys_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source dyract_sys_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source dyract_sys_wrapper.tcl -notrace
Command: open_checkpoint /home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/dyract_sys_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 1398 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/.Xil/Vivado-23949-lappc14.epfl.ch/dcp/dyract_sys_wrapper_board.xdc]
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/.Xil/Vivado-23949-lappc14.epfl.ch/dcp/dyract_sys_wrapper_board.xdc]
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/.Xil/Vivado-23949-lappc14.epfl.ch/dcp/dyract_sys_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mdm_1_1/dyract_sys_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2168.359 ; gain = 540.477 ; free physical = 797 ; free virtual = 13920
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/.Xil/Vivado-23949-lappc14.epfl.ch/dcp/dyract_sys_wrapper_early.xdc]
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/.Xil/Vivado-23949-lappc14.epfl.ch/dcp/dyract_sys_wrapper.xdc]
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/.Xil/Vivado-23949-lappc14.epfl.ch/dcp/dyract_sys_wrapper.xdc]
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/.Xil/Vivado-23949-lappc14.epfl.ch/dcp/dyract_sys_wrapper_late.xdc]
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/.Xil/Vivado-23949-lappc14.epfl.ch/dcp/dyract_sys_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2203.359 ; gain = 7.000 ; free physical = 783 ; free virtual = 13872
Restored from archive | CPU: 0.370000 secs | Memory: 0.019913 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2203.359 ; gain = 7.000 ; free physical = 783 ; free virtual = 13872
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 611 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2203.359 ; gain = 1284.289 ; free physical = 779 ; free virtual = 13856
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2210.387 ; gain = 7.020 ; free physical = 781 ; free virtual = 13860
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kizheppa/dyract_in_sys/dyract_in_sys.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kizheppa/workspace/dyract_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "bf1d0880".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_0_0_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_1_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2250.789 ; gain = 0.000 ; free physical = 1530 ; free virtual = 14301
Phase 1 Generate And Synthesize Debug Cores | Checksum: 22c02ae63

Time (s): cpu = 00:03:54 ; elapsed = 00:03:54 . Memory (MB): peak = 2250.789 ; gain = 29.402 ; free physical = 1530 ; free virtual = 14301
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget

INFO: [Opt 31-138] Pushed 5 inverter(s) to 8 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 23bc2ee3f

Time (s): cpu = 00:04:04 ; elapsed = 00:04:01 . Memory (MB): peak = 2357.785 ; gain = 136.398 ; free physical = 1446 ; free virtual = 14212

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 35 inverter(s) to 87 load pin(s).
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 2884 cells.
Phase 3 Constant Propagation | Checksum: 14be32e11

Time (s): cpu = 00:04:14 ; elapsed = 00:04:11 . Memory (MB): peak = 2357.785 ; gain = 136.398 ; free physical = 1450 ; free virtual = 14208

Phase 4 Sweep
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/I1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/I1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/I1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/I1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_ii.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_curr_word.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
INFO: [Opt 31-12] Eliminated 7962 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-11] Eliminated 6919 unconnected cells.
Phase 4 Sweep | Checksum: 2640cf414

Time (s): cpu = 00:04:19 ; elapsed = 00:04:15 . Memory (MB): peak = 2357.785 ; gain = 136.398 ; free physical = 1449 ; free virtual = 14207
Ending Logic Optimization Task | Checksum: 2640cf414

Time (s): cpu = 00:04:19 ; elapsed = 00:04:15 . Memory (MB): peak = 2357.785 ; gain = 136.398 ; free physical = 1449 ; free virtual = 14207
Implement Debug Cores | Checksum: 2ae77e939
Logic Optimization | Checksum: 1c6a4449b

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: 1ae4e2623

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2483.527 ; gain = 0.000 ; free physical = 1311 ; free virtual = 14062
Ending Power Optimization Task | Checksum: 1ae4e2623

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2483.527 ; gain = 125.742 ; free physical = 1315 ; free virtual = 14065
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:33 ; elapsed = 00:04:25 . Memory (MB): peak = 2483.527 ; gain = 280.168 ; free physical = 1315 ; free virtual = 14065
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2499.535 ; gain = 0.000 ; free physical = 1310 ; free virtual = 14065
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/dyract_sys_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 15ca8c665

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2499.543 ; gain = 0.000 ; free physical = 1303 ; free virtual = 14059

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2499.543 ; gain = 0.000 ; free physical = 1303 ; free virtual = 14058
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2499.543 ; gain = 0.000 ; free physical = 1307 ; free virtual = 14062

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: ad2b8598

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2499.543 ; gain = 0.000 ; free physical = 1307 ; free virtual = 14062
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: ad2b8598

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1280 ; free virtual = 14033

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: ad2b8598

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1280 ; free virtual = 14033

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 76e3508a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1280 ; free virtual = 14033
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: abe17edf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1280 ; free virtual = 14033

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: b405245a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1261 ; free virtual = 14013
Phase 2.1.2.1 Place Init Design | Checksum: 148ebff8d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1254 ; free virtual = 14013
Phase 2.1.2 Build Placer Netlist Model | Checksum: 148ebff8d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:37 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1254 ; free virtual = 14013

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 148ebff8d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:37 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1253 ; free virtual = 14013
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 148ebff8d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:37 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1253 ; free virtual = 14013
Phase 2.1 Placer Initialization Core | Checksum: 148ebff8d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:37 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1253 ; free virtual = 14013
Phase 2 Placer Initialization | Checksum: 148ebff8d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:37 . Memory (MB): peak = 2619.594 ; gain = 120.051 ; free physical = 1253 ; free virtual = 14013

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1db5a77a1

Time (s): cpu = 00:02:58 ; elapsed = 00:01:17 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1167 ; free virtual = 13951

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1db5a77a1

Time (s): cpu = 00:02:58 ; elapsed = 00:01:17 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1167 ; free virtual = 13951

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 234c7113e

Time (s): cpu = 00:03:30 ; elapsed = 00:01:27 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1173 ; free virtual = 13949

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 191546158

Time (s): cpu = 00:03:31 ; elapsed = 00:01:27 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1173 ; free virtual = 13949

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 191546158

Time (s): cpu = 00:03:31 ; elapsed = 00:01:27 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1173 ; free virtual = 13949

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1ff059f48

Time (s): cpu = 00:03:46 ; elapsed = 00:01:31 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1171 ; free virtual = 13947

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 22c890082

Time (s): cpu = 00:03:47 ; elapsed = 00:01:31 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1173 ; free virtual = 13949

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 22a6145d4

Time (s): cpu = 00:04:05 ; elapsed = 00:01:44 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1117 ; free virtual = 13884
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 22a6145d4

Time (s): cpu = 00:04:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1116 ; free virtual = 13883

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1998d33bd

Time (s): cpu = 00:04:07 ; elapsed = 00:01:44 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1119 ; free virtual = 13880

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1998d33bd

Time (s): cpu = 00:04:07 ; elapsed = 00:01:45 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1118 ; free virtual = 13879

Phase 4.6.4 Place Remaining
Phase 4.6.4 Place Remaining | Checksum: 1998d33bd

Time (s): cpu = 00:04:07 ; elapsed = 00:01:45 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1118 ; free virtual = 13879
Phase 4.6 Small Shape Detail Placement | Checksum: 1998d33bd

Time (s): cpu = 00:04:08 ; elapsed = 00:01:45 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1107 ; free virtual = 13880

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1998d33bd

Time (s): cpu = 00:04:09 ; elapsed = 00:01:47 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1104 ; free virtual = 13879
Phase 4 Detail Placement | Checksum: 1998d33bd

Time (s): cpu = 00:04:09 ; elapsed = 00:01:47 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1104 ; free virtual = 13879

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1555ff97c

Time (s): cpu = 00:04:10 ; elapsed = 00:01:47 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1104 ; free virtual = 13879

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1555ff97c

Time (s): cpu = 00:04:10 ; elapsed = 00:01:48 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1104 ; free virtual = 13879

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1e2c00573

Time (s): cpu = 00:04:45 ; elapsed = 00:02:07 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1074 ; free virtual = 13865
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.181. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1e2c00573

Time (s): cpu = 00:04:46 ; elapsed = 00:02:08 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1074 ; free virtual = 13865
Phase 5.2.2 Post Placement Optimization | Checksum: 1e2c00573

Time (s): cpu = 00:04:46 ; elapsed = 00:02:08 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1073 ; free virtual = 13865
Phase 5.2 Post Commit Optimization | Checksum: 1e2c00573

Time (s): cpu = 00:04:46 ; elapsed = 00:02:08 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1073 ; free virtual = 13865

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1e2c00573

Time (s): cpu = 00:04:46 ; elapsed = 00:02:08 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1073 ; free virtual = 13865

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1e2c00573

Time (s): cpu = 00:04:46 ; elapsed = 00:02:08 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1073 ; free virtual = 13865

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1e2c00573

Time (s): cpu = 00:04:46 ; elapsed = 00:02:09 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1073 ; free virtual = 13865
Phase 5.5 Placer Reporting | Checksum: 1e2c00573

Time (s): cpu = 00:04:47 ; elapsed = 00:02:09 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1074 ; free virtual = 13865

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2c8d82f69

Time (s): cpu = 00:04:47 ; elapsed = 00:02:09 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1074 ; free virtual = 13865
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2c8d82f69

Time (s): cpu = 00:04:47 ; elapsed = 00:02:09 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1074 ; free virtual = 13865
Ending Placer Task | Checksum: 209930540

Time (s): cpu = 00:04:47 ; elapsed = 00:02:09 . Memory (MB): peak = 2749.352 ; gain = 249.809 ; free physical = 1074 ; free virtual = 13865
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:54 ; elapsed = 00:02:13 . Memory (MB): peak = 2749.352 ; gain = 249.812 ; free physical = 1074 ; free virtual = 13865
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2749.352 ; gain = 0.000 ; free physical = 988 ; free virtual = 13865
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2749.352 ; gain = 0.000 ; free physical = 1076 ; free virtual = 13864
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2749.352 ; gain = 0.000 ; free physical = 1078 ; free virtual = 13866
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.352 ; gain = 0.000 ; free physical = 1075 ; free virtual = 13866
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2749.352 ; gain = 0.000 ; free physical = 1073 ; free virtual = 13865
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 181209754

Time (s): cpu = 00:01:35 ; elapsed = 00:01:12 . Memory (MB): peak = 2938.777 ; gain = 145.156 ; free physical = 878 ; free virtual = 13680

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 181209754

Time (s): cpu = 00:01:36 ; elapsed = 00:01:13 . Memory (MB): peak = 2938.777 ; gain = 145.156 ; free physical = 877 ; free virtual = 13679

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 181209754

Time (s): cpu = 00:01:37 ; elapsed = 00:01:13 . Memory (MB): peak = 2969.438 ; gain = 175.816 ; free physical = 831 ; free virtual = 13633
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15cccc1ef

Time (s): cpu = 00:02:18 ; elapsed = 00:01:29 . Memory (MB): peak = 3050.148 ; gain = 256.527 ; free physical = 756 ; free virtual = 13548
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.26  | TNS=-632   | WHS=-1.97  | THS=-3.72e+03|

Phase 2 Router Initialization | Checksum: 11abcb22c

Time (s): cpu = 00:02:36 ; elapsed = 00:01:33 . Memory (MB): peak = 3050.148 ; gain = 256.527 ; free physical = 756 ; free virtual = 13548

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1de3ef993

Time (s): cpu = 00:04:06 ; elapsed = 00:01:56 . Memory (MB): peak = 4029.133 ; gain = 1235.512 ; free physical = 153 ; free virtual = 12556

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4937
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e3915aab

Time (s): cpu = 00:07:54 ; elapsed = 00:02:49 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 612 ; free virtual = 12567
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.32  | TNS=-1.27e+03| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 11432693d

Time (s): cpu = 00:07:55 ; elapsed = 00:02:50 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 612 ; free virtual = 12568

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 189f9ed4c

Time (s): cpu = 00:07:57 ; elapsed = 00:02:52 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 619 ; free virtual = 12567
Phase 4.1.2 GlobIterForTiming | Checksum: 17720afb9

Time (s): cpu = 00:07:58 ; elapsed = 00:02:52 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 619 ; free virtual = 12567
Phase 4.1 Global Iteration 0 | Checksum: 17720afb9

Time (s): cpu = 00:07:58 ; elapsed = 00:02:52 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 619 ; free virtual = 12567

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1ec92de08

Time (s): cpu = 00:08:00 ; elapsed = 00:02:54 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 619 ; free virtual = 12567
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.43  | TNS=-1.27e+03| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: de9af40e

Time (s): cpu = 00:08:00 ; elapsed = 00:02:54 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 619 ; free virtual = 12567
Phase 4 Rip-up And Reroute | Checksum: de9af40e

Time (s): cpu = 00:08:00 ; elapsed = 00:02:54 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 619 ; free virtual = 12567

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: d33fa56d

Time (s): cpu = 00:08:07 ; elapsed = 00:02:55 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 619 ; free virtual = 12566
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.32  | TNS=-1.22e+03| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 103e5fa9f

Time (s): cpu = 00:08:09 ; elapsed = 00:02:56 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 620 ; free virtual = 12567

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 103e5fa9f

Time (s): cpu = 00:08:09 ; elapsed = 00:02:56 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 620 ; free virtual = 12567

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: e1004b9d

Time (s): cpu = 00:08:19 ; elapsed = 00:02:58 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 604 ; free virtual = 12567
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.31  | TNS=-1.22e+03| WHS=-0.506 | THS=-5.63  |

Phase 7 Post Hold Fix | Checksum: 12662789a

Time (s): cpu = 00:08:32 ; elapsed = 00:03:04 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 622 ; free virtual = 12566

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.90468 %
  Global Horizontal Routing Utilization  = 3.08385 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1839015c4

Time (s): cpu = 00:08:33 ; elapsed = 00:03:04 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 622 ; free virtual = 12566

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1839015c4

Time (s): cpu = 00:08:33 ; elapsed = 00:03:04 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 622 ; free virtual = 12566

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25df55ebe

Time (s): cpu = 00:08:35 ; elapsed = 00:03:07 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 616 ; free virtual = 12566

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 25df55ebe

Time (s): cpu = 00:08:44 ; elapsed = 00:03:08 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 616 ; free virtual = 12566
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.31  | TNS=-1.24e+03| WHS=0.043  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 25df55ebe

Time (s): cpu = 00:08:44 ; elapsed = 00:03:08 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 616 ; free virtual = 12566
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:08:44 ; elapsed = 00:03:08 . Memory (MB): peak = 4045.141 ; gain = 1251.520 ; free physical = 616 ; free virtual = 12566
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:51 ; elapsed = 00:03:13 . Memory (MB): peak = 4045.141 ; gain = 1295.789 ; free physical = 616 ; free virtual = 12566
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4045.141 ; gain = 0.000 ; free physical = 514 ; free virtual = 12565
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4045.145 ; gain = 0.004 ; free physical = 605 ; free virtual = 12565
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/dyract_sys_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4045.145 ; gain = 0.000 ; free physical = 559 ; free virtual = 12562
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 4045.145 ; gain = 0.000 ; free physical = 503 ; free virtual = 12542
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4045.145 ; gain = 0.000 ; free physical = 498 ; free virtual = 12541
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out on the dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [Drc 23-20] Rule violation (RTSTAT-10) No routable loads - 17 net(s) have no routable loads. The problem net(s) are dyract_sys_i/dyract_0_m_axi_mm2s_ARCACHE[2], dyract_sys_i/dyract_0_m_axi_mm2s_ARCACHE[3], dyract_sys_i/dyract_0_m_axi_mm2s_ARID, dyract_sys_i/dyract_0_m_axi_mm2s_ARPROT, dyract_sys_i/dyract_0_m_axi_s2mm_AWCACHE[2], dyract_sys_i/dyract_0_m_axi_s2mm_AWCACHE[3], dyract_sys_i/dyract_0_m_axi_s2mm_AWID[1], dyract_sys_i/dyract_0_m_axi_s2mm_AWID[2], dyract_sys_i/dyract_0_m_axi_s2mm_AWID[3], dyract_sys_i/dyract_0_m_axi_s2mm_AWPROT.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dyract_sys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:45 ; elapsed = 00:01:41 . Memory (MB): peak = 4045.145 ; gain = 0.000 ; free physical = 471 ; free virtual = 12534
bdTcl: /home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/.Xil/Vivado-23949-lappc14.epfl.ch/HWH/dyract_sys_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Tue Jul  7 12:19:07 2015...
