# compile vhdl design source files
vhdl xil_defaultlib  "../../../SimCount.srcs/sources_1/new/Top.vhd"
vhdl xil_defaultlib  "../../../SimCount.srcs/sim_1/imports/new/Simulation.vhd"

# Do not sort compile order
nosort
