{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:21:41 2020 " "Info: Processing started: Fri Dec 18 09:21:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off qimo -c qimo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off qimo -c qimo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_c:d3\|clk_c " "Info: Detected ripple clock \"div_c:d3\|clk_c\" as buffer" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_c:d3\|clk_c" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register contorller:c4\|player\[1\] register contorller:c4\|up_tmp\[2\] 40.68 MHz 24.583 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.68 MHz between source register \"contorller:c4\|player\[1\]\" and destination register \"contorller:c4\|up_tmp\[2\]\" (period= 24.583 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.322 ns + Longest register register " "Info: + Longest register to register delay is 24.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contorller:c4\|player\[1\] 1 REG LC_X36_Y10_N6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y10_N6; Fanout = 61; REG Node = 'contorller:c4\|player\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { contorller:c4|player[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.292 ns) 1.678 ns contorller:c4\|Add1~0 2 COMB LC_X35_Y11_N7 7 " "Info: 2: + IC(1.386 ns) + CELL(0.292 ns) = 1.678 ns; Loc. = LC_X35_Y11_N7; Fanout = 7; COMB Node = 'contorller:c4\|Add1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { contorller:c4|player[1] contorller:c4|Add1~0 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.590 ns) 3.517 ns contorller:c4\|Mux5~7 3 COMB LC_X36_Y10_N1 1 " "Info: 3: + IC(1.249 ns) + CELL(0.590 ns) = 3.517 ns; Loc. = LC_X36_Y10_N1; Fanout = 1; COMB Node = 'contorller:c4\|Mux5~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { contorller:c4|Add1~0 contorller:c4|Mux5~7 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.114 ns) 4.073 ns contorller:c4\|Mux5~8 4 COMB LC_X36_Y10_N5 1 " "Info: 4: + IC(0.442 ns) + CELL(0.114 ns) = 4.073 ns; Loc. = LC_X36_Y10_N5; Fanout = 1; COMB Node = 'contorller:c4\|Mux5~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { contorller:c4|Mux5~7 contorller:c4|Mux5~8 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.114 ns) 5.294 ns contorller:c4\|Mux5~9 5 COMB LC_X38_Y10_N1 7 " "Info: 5: + IC(1.107 ns) + CELL(0.114 ns) = 5.294 ns; Loc. = LC_X38_Y10_N1; Fanout = 7; COMB Node = 'contorller:c4\|Mux5~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { contorller:c4|Mux5~8 contorller:c4|Mux5~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.292 ns) 6.734 ns contorller:c4\|LessThan33~0 6 COMB LC_X39_Y10_N9 11 " "Info: 6: + IC(1.148 ns) + CELL(0.292 ns) = 6.734 ns; Loc. = LC_X39_Y10_N9; Fanout = 11; COMB Node = 'contorller:c4\|LessThan33~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { contorller:c4|Mux5~9 contorller:c4|LessThan33~0 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.590 ns) 8.632 ns contorller:c4\|tmp_count~83 7 COMB LC_X39_Y12_N9 1 " "Info: 7: + IC(1.308 ns) + CELL(0.590 ns) = 8.632 ns; Loc. = LC_X39_Y12_N9; Fanout = 1; COMB Node = 'contorller:c4\|tmp_count~83'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { contorller:c4|LessThan33~0 contorller:c4|tmp_count~83 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.114 ns) 9.991 ns contorller:c4\|count_p~134 8 COMB LC_X39_Y11_N4 1 " "Info: 8: + IC(1.245 ns) + CELL(0.114 ns) = 9.991 ns; Loc. = LC_X39_Y11_N4; Fanout = 1; COMB Node = 'contorller:c4\|count_p~134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { contorller:c4|tmp_count~83 contorller:c4|count_p~134 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 10.445 ns contorller:c4\|count_p~137 9 COMB LC_X39_Y11_N5 1 " "Info: 9: + IC(0.340 ns) + CELL(0.114 ns) = 10.445 ns; Loc. = LC_X39_Y11_N5; Fanout = 1; COMB Node = 'contorller:c4\|count_p~137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { contorller:c4|count_p~134 contorller:c4|count_p~137 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.114 ns) 10.989 ns contorller:c4\|count_p~141 10 COMB LC_X39_Y11_N8 1 " "Info: 10: + IC(0.430 ns) + CELL(0.114 ns) = 10.989 ns; Loc. = LC_X39_Y11_N8; Fanout = 1; COMB Node = 'contorller:c4\|count_p~141'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { contorller:c4|count_p~137 contorller:c4|count_p~141 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.292 ns) 12.450 ns contorller:c4\|player~56 11 COMB LC_X37_Y11_N8 1 " "Info: 11: + IC(1.169 ns) + CELL(0.292 ns) = 12.450 ns; Loc. = LC_X37_Y11_N8; Fanout = 1; COMB Node = 'contorller:c4\|player~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { contorller:c4|count_p~141 contorller:c4|player~56 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.292 ns) 14.007 ns contorller:c4\|player~63 12 COMB LC_X36_Y12_N8 4 " "Info: 12: + IC(1.265 ns) + CELL(0.292 ns) = 14.007 ns; Loc. = LC_X36_Y12_N8; Fanout = 4; COMB Node = 'contorller:c4\|player~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { contorller:c4|player~56 contorller:c4|player~63 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.442 ns) 14.859 ns contorller:c4\|player~69 13 COMB LC_X36_Y12_N6 11 " "Info: 13: + IC(0.410 ns) + CELL(0.442 ns) = 14.859 ns; Loc. = LC_X36_Y12_N6; Fanout = 11; COMB Node = 'contorller:c4\|player~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { contorller:c4|player~63 contorller:c4|player~69 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.114 ns) 16.317 ns contorller:c4\|player~92 14 COMB LC_X32_Y12_N5 4 " "Info: 14: + IC(1.344 ns) + CELL(0.114 ns) = 16.317 ns; Loc. = LC_X32_Y12_N5; Fanout = 4; COMB Node = 'contorller:c4\|player~92'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { contorller:c4|player~69 contorller:c4|player~92 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.442 ns) 17.505 ns contorller:c4\|Add15~1 15 COMB LC_X31_Y12_N9 6 " "Info: 15: + IC(0.746 ns) + CELL(0.442 ns) = 17.505 ns; Loc. = LC_X31_Y12_N9; Fanout = 6; COMB Node = 'contorller:c4\|Add15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { contorller:c4|player~92 contorller:c4|Add15~1 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.114 ns) 18.423 ns contorller:c4\|Mux13~4 16 COMB LC_X30_Y12_N2 1 " "Info: 16: + IC(0.804 ns) + CELL(0.114 ns) = 18.423 ns; Loc. = LC_X30_Y12_N2; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { contorller:c4|Add15~1 contorller:c4|Mux13~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.114 ns) 19.245 ns contorller:c4\|Mux13~5 17 COMB LC_X31_Y12_N7 1 " "Info: 17: + IC(0.708 ns) + CELL(0.114 ns) = 19.245 ns; Loc. = LC_X31_Y12_N7; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { contorller:c4|Mux13~4 contorller:c4|Mux13~5 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.292 ns) 19.996 ns contorller:c4\|Mux13~6 18 COMB LC_X31_Y12_N4 1 " "Info: 18: + IC(0.459 ns) + CELL(0.292 ns) = 19.996 ns; Loc. = LC_X31_Y12_N4; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { contorller:c4|Mux13~5 contorller:c4|Mux13~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 20.450 ns contorller:c4\|Mux13~9 19 COMB LC_X31_Y12_N5 1 " "Info: 19: + IC(0.340 ns) + CELL(0.114 ns) = 20.450 ns; Loc. = LC_X31_Y12_N5; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { contorller:c4|Mux13~6 contorller:c4|Mux13~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.292 ns) 22.406 ns contorller:c4\|up_tmp\[3\]~47 20 COMB LC_X36_Y9_N3 2 " "Info: 20: + IC(1.664 ns) + CELL(0.292 ns) = 22.406 ns; Loc. = LC_X36_Y9_N3; Fanout = 2; COMB Node = 'contorller:c4\|up_tmp\[3\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.114 ns) 22.939 ns contorller:c4\|up_tmp~49 21 COMB LC_X36_Y9_N2 1 " "Info: 21: + IC(0.419 ns) + CELL(0.114 ns) = 22.939 ns; Loc. = LC_X36_Y9_N2; Fanout = 1; COMB Node = 'contorller:c4\|up_tmp~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.115 ns) 24.322 ns contorller:c4\|up_tmp\[2\] 22 REG LC_X37_Y10_N7 17 " "Info: 22: + IC(1.268 ns) + CELL(0.115 ns) = 24.322 ns; Loc. = LC_X37_Y10_N7; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.071 ns ( 20.85 % ) " "Info: Total cell delay = 5.071 ns ( 20.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.251 ns ( 79.15 % ) " "Info: Total interconnect delay = 19.251 ns ( 79.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.322 ns" { contorller:c4|player[1] contorller:c4|Add1~0 contorller:c4|Mux5~7 contorller:c4|Mux5~8 contorller:c4|Mux5~9 contorller:c4|LessThan33~0 contorller:c4|tmp_count~83 contorller:c4|count_p~134 contorller:c4|count_p~137 contorller:c4|count_p~141 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~69 contorller:c4|player~92 contorller:c4|Add15~1 contorller:c4|Mux13~4 contorller:c4|Mux13~5 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.322 ns" { contorller:c4|player[1] {} contorller:c4|Add1~0 {} contorller:c4|Mux5~7 {} contorller:c4|Mux5~8 {} contorller:c4|Mux5~9 {} contorller:c4|LessThan33~0 {} contorller:c4|tmp_count~83 {} contorller:c4|count_p~134 {} contorller:c4|count_p~137 {} contorller:c4|count_p~141 {} contorller:c4|player~56 {} contorller:c4|player~63 {} contorller:c4|player~69 {} contorller:c4|player~92 {} contorller:c4|Add15~1 {} contorller:c4|Mux13~4 {} contorller:c4|Mux13~5 {} contorller:c4|Mux13~6 {} contorller:c4|Mux13~9 {} contorller:c4|up_tmp[3]~47 {} contorller:c4|up_tmp~49 {} contorller:c4|up_tmp[2] {} } { 0.000ns 1.386ns 1.249ns 0.442ns 1.107ns 1.148ns 1.308ns 1.245ns 0.340ns 0.430ns 1.169ns 1.265ns 0.410ns 1.344ns 0.746ns 0.804ns 0.708ns 0.459ns 0.340ns 1.664ns 0.419ns 1.268ns } { 0.000ns 0.292ns 0.590ns 0.114ns 0.114ns 0.292ns 0.590ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.442ns 0.114ns 0.442ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.658 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns div_c:d3\|clk_c 2 REG LC_X8_Y13_N4 26 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N4; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.711 ns) 7.658 ns contorller:c4\|up_tmp\[2\] 3 REG LC_X37_Y10_N7 17 " "Info: 3: + IC(3.512 ns) + CELL(0.711 ns) = 7.658 ns; Loc. = LC_X37_Y10_N7; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.68 % ) " "Info: Total cell delay = 3.115 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.543 ns ( 59.32 % ) " "Info: Total interconnect delay = 4.543 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|up_tmp[2] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.658 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns div_c:d3\|clk_c 2 REG LC_X8_Y13_N4 26 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N4; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.711 ns) 7.658 ns contorller:c4\|player\[1\] 3 REG LC_X36_Y10_N6 61 " "Info: 3: + IC(3.512 ns) + CELL(0.711 ns) = 7.658 ns; Loc. = LC_X36_Y10_N6; Fanout = 61; REG Node = 'contorller:c4\|player\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { div_c:d3|clk_c contorller:c4|player[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.68 % ) " "Info: Total cell delay = 3.115 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.543 ns ( 59.32 % ) " "Info: Total interconnect delay = 4.543 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|player[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|player[1] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|up_tmp[2] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|player[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|player[1] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.322 ns" { contorller:c4|player[1] contorller:c4|Add1~0 contorller:c4|Mux5~7 contorller:c4|Mux5~8 contorller:c4|Mux5~9 contorller:c4|LessThan33~0 contorller:c4|tmp_count~83 contorller:c4|count_p~134 contorller:c4|count_p~137 contorller:c4|count_p~141 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~69 contorller:c4|player~92 contorller:c4|Add15~1 contorller:c4|Mux13~4 contorller:c4|Mux13~5 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.322 ns" { contorller:c4|player[1] {} contorller:c4|Add1~0 {} contorller:c4|Mux5~7 {} contorller:c4|Mux5~8 {} contorller:c4|Mux5~9 {} contorller:c4|LessThan33~0 {} contorller:c4|tmp_count~83 {} contorller:c4|count_p~134 {} contorller:c4|count_p~137 {} contorller:c4|count_p~141 {} contorller:c4|player~56 {} contorller:c4|player~63 {} contorller:c4|player~69 {} contorller:c4|player~92 {} contorller:c4|Add15~1 {} contorller:c4|Mux13~4 {} contorller:c4|Mux13~5 {} contorller:c4|Mux13~6 {} contorller:c4|Mux13~9 {} contorller:c4|up_tmp[3]~47 {} contorller:c4|up_tmp~49 {} contorller:c4|up_tmp[2] {} } { 0.000ns 1.386ns 1.249ns 0.442ns 1.107ns 1.148ns 1.308ns 1.245ns 0.340ns 0.430ns 1.169ns 1.265ns 0.410ns 1.344ns 0.746ns 0.804ns 0.708ns 0.459ns 0.340ns 1.664ns 0.419ns 1.268ns } { 0.000ns 0.292ns 0.590ns 0.114ns 0.114ns 0.292ns 0.590ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.442ns 0.114ns 0.442ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|up_tmp[2] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|player[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|player[1] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shifter:s1\|martix\[182\] reset clk 9.738 ns register " "Info: tsu for register \"shifter:s1\|martix\[182\]\" (data pin = \"reset\", clock pin = \"clk\") is 9.738 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.947 ns + Longest pin register " "Info: + Longest pin to register delay is 12.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_99 529 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_99; Fanout = 529; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.845 ns) + CELL(0.590 ns) 8.910 ns shifter:s1\|martix\[1\]~2048 2 COMB LC_X22_Y10_N2 512 " "Info: 2: + IC(6.845 ns) + CELL(0.590 ns) = 8.910 ns; Loc. = LC_X22_Y10_N2; Fanout = 512; COMB Node = 'shifter:s1\|martix\[1\]~2048'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.435 ns" { reset shifter:s1|martix[1]~2048 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.170 ns) + CELL(0.867 ns) 12.947 ns shifter:s1\|martix\[182\] 3 REG LC_X16_Y16_N4 3 " "Info: 3: + IC(3.170 ns) + CELL(0.867 ns) = 12.947 ns; Loc. = LC_X16_Y16_N4; Fanout = 3; REG Node = 'shifter:s1\|martix\[182\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { shifter:s1|martix[1]~2048 shifter:s1|martix[182] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.932 ns ( 22.65 % ) " "Info: Total cell delay = 2.932 ns ( 22.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.015 ns ( 77.35 % ) " "Info: Total interconnect delay = 10.015 ns ( 77.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.947 ns" { reset shifter:s1|martix[1]~2048 shifter:s1|martix[182] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.947 ns" { reset {} reset~out0 {} shifter:s1|martix[1]~2048 {} shifter:s1|martix[182] {} } { 0.000ns 0.000ns 6.845ns 3.170ns } { 0.000ns 1.475ns 0.590ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 294 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns shifter:s1\|martix\[182\] 2 REG LC_X16_Y16_N4 3 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X16_Y16_N4; Fanout = 3; REG Node = 'shifter:s1\|martix\[182\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clk shifter:s1|martix[182] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clk shifter:s1|martix[182] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clk {} clk~out0 {} shifter:s1|martix[182] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.947 ns" { reset shifter:s1|martix[1]~2048 shifter:s1|martix[182] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.947 ns" { reset {} reset~out0 {} shifter:s1|martix[1]~2048 {} shifter:s1|martix[182] {} } { 0.000ns 0.000ns 6.845ns 3.170ns } { 0.000ns 1.475ns 0.590ns 0.867ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clk shifter:s1|martix[182] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clk {} clk~out0 {} shifter:s1|martix[182] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk martix_r1\[3\] flasher:f1\|martix_r1\[3\] 10.923 ns register " "Info: tco from clock \"clk\" to destination pin \"martix_r1\[3\]\" through register \"flasher:f1\|martix_r1\[3\]\" is 10.923 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.211 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns flasher:f1\|martix_r1\[3\] 2 REG LC_X23_Y15_N2 1 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X23_Y15_N2; Fanout = 1; REG Node = 'flasher:f1\|martix_r1\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { clk flasher:f1|martix_r1[3] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { clk flasher:f1|martix_r1[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { clk {} clk~out0 {} flasher:f1|martix_r1[3] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 322 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.488 ns + Longest register pin " "Info: + Longest register to pin delay is 7.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flasher:f1\|martix_r1\[3\] 1 REG LC_X23_Y15_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y15_N2; Fanout = 1; REG Node = 'flasher:f1\|martix_r1\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flasher:f1|martix_r1[3] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.364 ns) + CELL(2.124 ns) 7.488 ns martix_r1\[3\] 2 PIN PIN_57 0 " "Info: 2: + IC(5.364 ns) + CELL(2.124 ns) = 7.488 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'martix_r1\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.488 ns" { flasher:f1|martix_r1[3] martix_r1[3] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 28.37 % ) " "Info: Total cell delay = 2.124 ns ( 28.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.364 ns ( 71.63 % ) " "Info: Total interconnect delay = 5.364 ns ( 71.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.488 ns" { flasher:f1|martix_r1[3] martix_r1[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.488 ns" { flasher:f1|martix_r1[3] {} martix_r1[3] {} } { 0.000ns 5.364ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { clk flasher:f1|martix_r1[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { clk {} clk~out0 {} flasher:f1|martix_r1[3] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.488 ns" { flasher:f1|martix_r1[3] martix_r1[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.488 ns" { flasher:f1|martix_r1[3] {} martix_r1[3] {} } { 0.000ns 5.364ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "contorller:c4\|counter_process\[7\] reset clk -0.455 ns register " "Info: th for register \"contorller:c4\|counter_process\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.658 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 620 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 620; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns div_c:d3\|clk_c 2 REG LC_X8_Y13_N4 26 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N4; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.711 ns) 7.658 ns contorller:c4\|counter_process\[7\] 3 REG LC_X30_Y9_N2 21 " "Info: 3: + IC(3.512 ns) + CELL(0.711 ns) = 7.658 ns; Loc. = LC_X30_Y9_N2; Fanout = 21; REG Node = 'contorller:c4\|counter_process\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { div_c:d3|clk_c contorller:c4|counter_process[7] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.68 % ) " "Info: Total cell delay = 3.115 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.543 ns ( 59.32 % ) " "Info: Total interconnect delay = 4.543 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|counter_process[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|counter_process[7] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.128 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_99 529 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_99; Fanout = 529; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.344 ns) + CELL(0.309 ns) 8.128 ns contorller:c4\|counter_process\[7\] 2 REG LC_X30_Y9_N2 21 " "Info: 2: + IC(6.344 ns) + CELL(0.309 ns) = 8.128 ns; Loc. = LC_X30_Y9_N2; Fanout = 21; REG Node = 'contorller:c4\|counter_process\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.653 ns" { reset contorller:c4|counter_process[7] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 21.95 % ) " "Info: Total cell delay = 1.784 ns ( 21.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.344 ns ( 78.05 % ) " "Info: Total interconnect delay = 6.344 ns ( 78.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.128 ns" { reset contorller:c4|counter_process[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.128 ns" { reset {} reset~out0 {} contorller:c4|counter_process[7] {} } { 0.000ns 0.000ns 6.344ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { clk div_c:d3|clk_c contorller:c4|counter_process[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { clk {} clk~out0 {} div_c:d3|clk_c {} contorller:c4|counter_process[7] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.128 ns" { reset contorller:c4|counter_process[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.128 ns" { reset {} reset~out0 {} contorller:c4|counter_process[7] {} } { 0.000ns 0.000ns 6.344ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:21:41 2020 " "Info: Processing ended: Fri Dec 18 09:21:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
