//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 31 20:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64

// _Z11IntmaxaddT4Piiii$__cuda_local_var_34299_30_non_const_c has been demoted

.visible .entry _Z11IntmaxaddT4Piiii(
	.param .u64 _Z11IntmaxaddT4Piiii_param_0,
	.param .u32 _Z11IntmaxaddT4Piiii_param_1,
	.param .u32 _Z11IntmaxaddT4Piiii_param_2,
	.param .u32 _Z11IntmaxaddT4Piiii_param_3
)
{
	.reg .pred 	%p<9>;
	.reg .s32 	%r<44>;
	.reg .s64 	%rd<17>;
	// demoted variable
	.shared .align 4 .b8 _Z11IntmaxaddT4Piiii$__cuda_local_var_34299_30_non_const_c[16000];

	ld.param.u64 	%rd3, [_Z11IntmaxaddT4Piiii_param_0];
	ld.param.u32 	%r17, [_Z11IntmaxaddT4Piiii_param_1];
	ld.param.u32 	%r18, [_Z11IntmaxaddT4Piiii_param_2];
	ld.param.u32 	%r19, [_Z11IntmaxaddT4Piiii_param_3];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r20, %ctaid.x;
	mul.lo.s32 	%r21, %r20, %r19;
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r42, %r21, %r22, %r1;
	setp.ge.s32	%p1, %r42, %r19;
	@%p1 bra 	BB0_3;

	mov.u32 	%r43, %r42;

BB0_2:
	.pragma "nounroll";
	add.s32 	%r23, %r43, %r1;
	mul.wide.u32 	%rd4, %r23, 4;
	add.s64 	%rd5, %rd1, %rd4;
	mov.u64 	%rd6, _Z11IntmaxaddT4Piiii$__cuda_local_var_34299_30_non_const_c;
	add.s64 	%rd7, %rd6, %rd4;
	ld.global.u32 	%r24, [%rd5];
	st.shared.u32 	[%rd7], %r24;
	add.s32 	%r43, %r43, %r18;
	setp.lt.s32	%p2, %r43, %r19;
	@%p2 bra 	BB0_2;

BB0_3:
	setp.lt.s32	%p3, %r17, 1;
	@%p3 bra 	BB0_8;

	mul.wide.u32 	%rd8, %r1, 4;
	mov.u64 	%rd9, _Z11IntmaxaddT4Piiii$__cuda_local_var_34299_30_non_const_c;
	add.s64 	%rd2, %rd9, %rd8;
	add.s32 	%r5, %r42, %r18;
	mov.u32 	%r39, 1;
	mov.u32 	%r36, 0;

BB0_5:
	ld.shared.u32 	%r27, [%rd2];
	add.s32 	%r28, %r27, 10;
	max.s32 	%r38, %r36, %r28;
	setp.ge.s32	%p4, %r5, %r19;
	mov.u32 	%r37, %r38;
	mov.u32 	%r40, %r5;
	@%p4 bra 	BB0_7;

BB0_6:
	.pragma "nounroll";
	mov.u32 	%r9, %r40;
	mov.u32 	%r10, %r38;
	mul.wide.s32 	%rd10, %r9, 4;
	add.s64 	%rd12, %rd9, %rd10;
	ld.shared.u32 	%r38, [%rd12];
	add.s32 	%r29, %r38, 2;
	max.s32 	%r30, %r10, %r29;
	st.shared.u32 	[%rd12], %r30;
	add.s32 	%r12, %r9, %r18;
	setp.lt.s32	%p5, %r12, %r19;
	mov.u32 	%r37, %r38;
	mov.u32 	%r40, %r12;
	@%p5 bra 	BB0_6;

BB0_7:
	mov.u32 	%r36, %r37;
	setp.lt.s32	%p6, %r39, %r17;
	@%p6 bra 	BB0_11;

BB0_8:
	@%p1 bra 	BB0_10;

BB0_9:
	.pragma "nounroll";
	add.s32 	%r31, %r42, %r1;
	mul.wide.u32 	%rd13, %r31, 4;
	mov.u64 	%rd14, _Z11IntmaxaddT4Piiii$__cuda_local_var_34299_30_non_const_c;
	add.s64 	%rd15, %rd14, %rd13;
	add.s64 	%rd16, %rd1, %rd13;
	ld.shared.u32 	%r32, [%rd15];
	st.global.u32 	[%rd16], %r32;
	add.s32 	%r42, %r42, %r18;
	setp.lt.s32	%p8, %r42, %r19;
	@%p8 bra 	BB0_9;

BB0_10:
	ret;

BB0_11:
	add.s32 	%r39, %r39, 1;
	bra.uni 	BB0_5;
}


