Simulator report for RV32IM
Tue Mar 26 14:55:06 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 3.0 us       ;
; Simulation Netlist Size     ; 102 nodes    ;
; Simulation Coverage         ;      28.04 % ;
; Total Number of Transitions ; 1770         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                           ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                                     ; Setting         ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Simulation mode                                                                            ; Timing          ; Timing        ;
; Start time                                                                                 ; 0 ns            ; 0 ns          ;
; Simulation results format                                                                  ; CVWF            ;               ;
; Vector input source                                                                        ; I_F_MEMTEST.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On              ; On            ;
; Check outputs                                                                              ; Off             ; Off           ;
; Report simulation coverage                                                                 ; On              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On              ; On            ;
; Display missing 1-value coverage report                                                    ; On              ; On            ;
; Display missing 0-value coverage report                                                    ; On              ; On            ;
; Detect setup and hold time violations                                                      ; Off             ; Off           ;
; Detect glitches                                                                            ; Off             ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off             ; Off           ;
; Generate Signal Activity File                                                              ; Off             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off             ; Off           ;
; Group bus channels in simulation results                                                   ; Off             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto            ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------------------------+
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      28.04 % ;
; Total nodes checked                                 ; 102          ;
; Total output ports checked                          ; 107          ;
; Total output ports with complete 1/0-value coverage ; 30           ;
; Total output ports with no 1/0-value coverage       ; 77           ;
; Total output ports with no 1-value coverage         ; 77           ;
; Total output ports with no 0-value coverage         ; 77           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[0] ; portadataout0    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[1] ; portadataout1    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[2] ; portadataout2    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[3] ; portadataout3    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[4] ; portadataout4    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[5] ; portadataout5    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[6] ; portadataout6    ;
; |I_F_MEMTEST|OUT_DATA[6]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[6]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[5]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[5]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[4]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[4]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[3]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[3]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[2]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[2]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[1]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[1]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[0]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[0]                                                                                                   ; padio            ;
; |I_F_MEMTEST|PC_ADDR[8]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[8]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[7]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[7]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[6]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[6]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[5]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[5]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[4]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[4]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[3]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[3]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[2]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[2]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC[8]                                                                                                               ; |I_F_MEMTEST|PC[8]~corein                                                                                                  ; combout          ;
; |I_F_MEMTEST|PC[7]                                                                                                               ; |I_F_MEMTEST|PC[7]~corein                                                                                                  ; combout          ;
; |I_F_MEMTEST|PC[6]                                                                                                               ; |I_F_MEMTEST|PC[6]~corein                                                                                                  ; combout          ;
; |I_F_MEMTEST|PC[5]                                                                                                               ; |I_F_MEMTEST|PC[5]~corein                                                                                                  ; combout          ;
; |I_F_MEMTEST|PC[4]                                                                                                               ; |I_F_MEMTEST|PC[4]~corein                                                                                                  ; combout          ;
; |I_F_MEMTEST|PC[3]                                                                                                               ; |I_F_MEMTEST|PC[3]~corein                                                                                                  ; combout          ;
; |I_F_MEMTEST|PC[2]                                                                                                               ; |I_F_MEMTEST|PC[2]~corein                                                                                                  ; combout          ;
; |I_F_MEMTEST|GLB_CLK                                                                                                             ; |I_F_MEMTEST|GLB_CLK~corein                                                                                                ; combout          ;
; |I_F_MEMTEST|GLB_CLK~clkctrl                                                                                                     ; |I_F_MEMTEST|GLB_CLK~clkctrl                                                                                               ; outclk           ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                         ; Output Port Name                                                                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[18] ; portadataout0    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[19] ; portadataout1    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[20] ; portadataout2    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[21] ; portadataout3    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[22] ; portadataout4    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[23] ; portadataout5    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[24] ; portadataout6    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[25] ; portadataout7    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[26] ; portadataout8    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[27] ; portadataout9    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[28] ; portadataout10   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[29] ; portadataout11   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[30] ; portadataout12   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[31] ; portadataout13   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[7]  ; portadataout7    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[8]  ; portadataout8    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[9]  ; portadataout9    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[10] ; portadataout10   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[11] ; portadataout11   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[12] ; portadataout12   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[13] ; portadataout13   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[14] ; portadataout14   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[15] ; portadataout15   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[16] ; portadataout16   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[17] ; portadataout17   ;
; |I_F_MEMTEST|~GND                                                                                                                 ; |I_F_MEMTEST|~GND                                                                                                           ; combout          ;
; |I_F_MEMTEST|OUT_DATA[31]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[31]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[30]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[30]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[29]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[29]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[28]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[28]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[27]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[27]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[26]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[26]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[25]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[25]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[24]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[24]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[23]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[23]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[22]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[22]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[21]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[21]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[20]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[20]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[19]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[19]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[18]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[18]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[17]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[17]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[16]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[16]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[15]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[15]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[14]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[14]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[13]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[13]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[12]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[12]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[11]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[11]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[10]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[10]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[9]                                                                                                          ; |I_F_MEMTEST|OUT_DATA[9]                                                                                                    ; padio            ;
; |I_F_MEMTEST|OUT_DATA[8]                                                                                                          ; |I_F_MEMTEST|OUT_DATA[8]                                                                                                    ; padio            ;
; |I_F_MEMTEST|OUT_DATA[7]                                                                                                          ; |I_F_MEMTEST|OUT_DATA[7]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[31]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[31]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[30]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[30]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[29]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[29]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[28]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[28]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[27]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[27]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[26]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[26]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[25]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[25]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[24]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[24]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[23]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[23]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[22]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[22]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[21]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[21]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[20]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[20]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[19]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[19]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[18]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[18]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[17]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[17]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[16]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[16]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[15]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[15]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[14]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[14]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[13]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[13]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[12]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[12]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[11]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[11]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[10]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[10]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[9]                                                                                                           ; |I_F_MEMTEST|PC_ADDR[9]                                                                                                     ; padio            ;
; |I_F_MEMTEST|PC_ADDR[1]                                                                                                           ; |I_F_MEMTEST|PC_ADDR[1]                                                                                                     ; padio            ;
; |I_F_MEMTEST|PC_ADDR[0]                                                                                                           ; |I_F_MEMTEST|PC_ADDR[0]                                                                                                     ; padio            ;
; |I_F_MEMTEST|STALL                                                                                                                ; |I_F_MEMTEST|STALL~corein                                                                                                   ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                         ; Output Port Name                                                                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[18] ; portadataout0    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[19] ; portadataout1    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[20] ; portadataout2    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[21] ; portadataout3    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[22] ; portadataout4    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[23] ; portadataout5    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[24] ; portadataout6    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[25] ; portadataout7    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[26] ; portadataout8    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[27] ; portadataout9    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[28] ; portadataout10   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[29] ; portadataout11   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[30] ; portadataout12   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a18 ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[31] ; portadataout13   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[7]  ; portadataout7    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[8]  ; portadataout8    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[9]  ; portadataout9    ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[10] ; portadataout10   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[11] ; portadataout11   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[12] ; portadataout12   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[13] ; portadataout13   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[14] ; portadataout14   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[15] ; portadataout15   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[16] ; portadataout16   ;
; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0  ; |I_F_MEMTEST|INSTRUCTION_FETCH:inst1|IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[17] ; portadataout17   ;
; |I_F_MEMTEST|~GND                                                                                                                 ; |I_F_MEMTEST|~GND                                                                                                           ; combout          ;
; |I_F_MEMTEST|OUT_DATA[31]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[31]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[30]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[30]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[29]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[29]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[28]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[28]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[27]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[27]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[26]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[26]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[25]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[25]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[24]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[24]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[23]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[23]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[22]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[22]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[21]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[21]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[20]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[20]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[19]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[19]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[18]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[18]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[17]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[17]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[16]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[16]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[15]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[15]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[14]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[14]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[13]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[13]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[12]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[12]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[11]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[11]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[10]                                                                                                         ; |I_F_MEMTEST|OUT_DATA[10]                                                                                                   ; padio            ;
; |I_F_MEMTEST|OUT_DATA[9]                                                                                                          ; |I_F_MEMTEST|OUT_DATA[9]                                                                                                    ; padio            ;
; |I_F_MEMTEST|OUT_DATA[8]                                                                                                          ; |I_F_MEMTEST|OUT_DATA[8]                                                                                                    ; padio            ;
; |I_F_MEMTEST|OUT_DATA[7]                                                                                                          ; |I_F_MEMTEST|OUT_DATA[7]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[31]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[31]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[30]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[30]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[29]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[29]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[28]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[28]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[27]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[27]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[26]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[26]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[25]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[25]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[24]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[24]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[23]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[23]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[22]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[22]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[21]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[21]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[20]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[20]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[19]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[19]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[18]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[18]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[17]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[17]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[16]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[16]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[15]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[15]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[14]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[14]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[13]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[13]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[12]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[12]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[11]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[11]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[10]                                                                                                          ; |I_F_MEMTEST|PC_ADDR[10]                                                                                                    ; padio            ;
; |I_F_MEMTEST|PC_ADDR[9]                                                                                                           ; |I_F_MEMTEST|PC_ADDR[9]                                                                                                     ; padio            ;
; |I_F_MEMTEST|PC_ADDR[1]                                                                                                           ; |I_F_MEMTEST|PC_ADDR[1]                                                                                                     ; padio            ;
; |I_F_MEMTEST|PC_ADDR[0]                                                                                                           ; |I_F_MEMTEST|PC_ADDR[0]                                                                                                     ; padio            ;
; |I_F_MEMTEST|STALL                                                                                                                ; |I_F_MEMTEST|STALL~corein                                                                                                   ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 26 14:55:05 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM
Info: Using vector source file "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_MEMTEST.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      28.04 %
Info: Number of transitions in simulation is 1770
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Tue Mar 26 14:55:06 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


