###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17863   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11653   # Number of read row buffer hits
num_read_cmds                  =        17863   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6218   # Number of ACT commands
num_pre_cmds                   =         6204   # Number of PRE commands
num_ondemand_pres              =         2133   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2771506   # Cyles of rank active rank.0
rank_active_cycles.1           =      2088888   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7228494   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7911112   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16147   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          194   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           48   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           30   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           32   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           13   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1367   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5793   # Read request latency (cycles)
read_latency[40-59]            =         4253   # Read request latency (cycles)
read_latency[60-79]            =         2277   # Read request latency (cycles)
read_latency[80-99]            =          753   # Read request latency (cycles)
read_latency[100-119]          =          748   # Read request latency (cycles)
read_latency[120-139]          =          462   # Read request latency (cycles)
read_latency[140-159]          =          328   # Read request latency (cycles)
read_latency[160-179]          =          274   # Read request latency (cycles)
read_latency[180-199]          =          188   # Read request latency (cycles)
read_latency[200-]             =         2787   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.20236e+07   # Read energy
act_energy                     =  1.70124e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.46968e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79733e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.72942e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.30347e+09   # Active standby energy rank.1
average_read_latency           =      141.307   # Average read request latency (cycles)
average_interarrival           =      559.795   # Average request interarrival latency (cycles)
total_energy                   =  1.10936e+10   # Total energy (pJ)
average_power                  =      1109.36   # Average power (mW)
average_bandwidth              =     0.152431   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17535   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12944   # Number of read row buffer hits
num_read_cmds                  =        17535   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4599   # Number of ACT commands
num_pre_cmds                   =         4581   # Number of PRE commands
num_ondemand_pres              =           64   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2324194   # Cyles of rank active rank.0
rank_active_cycles.1           =      2354761   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7675806   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7645239   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15801   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          203   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           67   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           31   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           29   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           23   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           13   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1348   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6705   # Read request latency (cycles)
read_latency[40-59]            =         4680   # Read request latency (cycles)
read_latency[60-79]            =         1389   # Read request latency (cycles)
read_latency[80-99]            =          687   # Read request latency (cycles)
read_latency[100-119]          =          453   # Read request latency (cycles)
read_latency[120-139]          =          357   # Read request latency (cycles)
read_latency[140-159]          =          274   # Read request latency (cycles)
read_latency[160-179]          =          250   # Read request latency (cycles)
read_latency[180-199]          =          237   # Read request latency (cycles)
read_latency[200-]             =         2503   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.07011e+07   # Read energy
act_energy                     =  1.25829e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.68439e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66971e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   1.4503e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.46937e+09   # Active standby energy rank.1
average_read_latency           =      111.049   # Average read request latency (cycles)
average_interarrival           =      570.267   # Average request interarrival latency (cycles)
total_energy                   =  1.10617e+10   # Total energy (pJ)
average_power                  =      1106.17   # Average power (mW)
average_bandwidth              =     0.149632   # Average bandwidth
