$date
	Sun Oct 23 08:02:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#282832
b1101 !
1"
#282834
b1101 &
b1101 %
1$
#282835
0"
#282838
b101000 &
b101000 %
#282842
b10100 &
b10100 %
#282846
b1010 &
b1010 %
#282850
b101 &
b101 %
#282854
b10000 &
b10000 %
#282858
b1000 &
b1000 %
#282862
b100 &
b100 %
#282866
b10 &
b10 %
#282870
b1 &
1#
b1 %
#282874
b0 &
b0 %
0#
0$
#1192308
b10 !
1"
#1192310
b10 &
b10 %
1$
#1192311
0"
#1192314
b1 &
b1 %
1#
#1192318
b0 &
0#
b0 %
0$
#2269021
b11000 !
1"
#2269022
b11000 &
b11000 %
1$
#2269023
0"
#2269026
b1100 &
b1100 %
#2269030
b110 &
b110 %
#2269034
b11 &
b11 %
#2269038
b1010 &
b1010 %
#2269042
b101 &
b101 %
#2269046
b10000 &
b10000 %
#2269050
b1000 &
b1000 %
#2269054
b100 &
b100 %
#2269058
b10 &
b10 %
#2269062
b1 &
1#
b1 %
#2269066
b0 &
b0 %
0#
0$
#4500012
