module mux16_1(out, in, sel);
  output logic out;
  input  logic [15:0] in;
  input  logic [3:0] sel;

  logic v0, v1, v2, v3;

  mux4_1 m0(.out(v0), .in(in[3:0]), .sel(sel[1:0]));
  mux4_1 m1(.out(v1), .i0(in[2]), .i1(in[3]), .sel(sel[0]));
  mux4_1 m (.out(out), .i0(v0), .i1(v1), .sel(sel[1]));
endmodule