

================================================================
== Vivado HLS Report for 'matrixmul_1D_rev2'
================================================================
* Date:           Sat Jun  4 03:54:59 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14963|  14963|  14963|  14963|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_A       |   1023|   1023|         1|          -|          -|  1024|    no    |
        |- memset_B       |   1023|   1023|         1|          -|          -|  1024|    no    |
        |- Loop 3         |     40|     40|        10|          -|          -|     4|    no    |
        | + Loop 3.1      |      8|      8|         2|          -|          -|     4|    no    |
        |- Loop 4         |     40|     40|        10|          -|          -|     4|    no    |
        | + Loop 4.1      |      8|      8|         2|          -|          -|     4|    no    |
        |- Loop 5         |  12832|  12832|       802|          -|          -|    16|    no    |
        | + Loop 5.1      |    800|    800|        50|          -|          -|    16|    no    |
        |  ++ Loop 5.1.1  |     48|     48|         3|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    231|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    239|
|Register         |        -|      -|     133|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      1|     133|    470|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_1D_rev2bkb_U1  |matrixmul_1D_rev2bkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |A_U    |matrixmul_1D_rev2_A  |        1|  0|   0|  1024|    8|     1|         8192|
    |B_U    |matrixmul_1D_rev2_A  |        1|  0|   0|  1024|    8|     1|         8192|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                     |        2|  0|   0|  2048|   16|     2|        16384|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_313_p2         |     +    |      0|  0|  12|           3|           1|
    |i_2_fu_356_p2         |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_432_p2         |     +    |      0|  0|  15|           5|           1|
    |indvarinc1_fu_290_p2  |     +    |      0|  0|  14|          10|           1|
    |indvarinc_fu_273_p2   |     +    |      0|  0|  14|          10|           1|
    |j_1_fu_325_p2         |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_384_p2         |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_444_p2         |     +    |      0|  0|  15|           5|           1|
    |k_1_fu_456_p2         |     +    |      0|  0|  15|           5|           1|
    |tmp_9_fu_402_p2       |     +    |      0|  0|  15|           8|           8|
    |exitcond3_fu_378_p2   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond4_fu_350_p2   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond5_fu_319_p2   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond6_fu_307_p2   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond7_fu_450_p2   |   icmp   |      0|  0|  11|           5|           6|
    |exitcond9_fu_438_p2   |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_426_p2    |   icmp   |      0|  0|  11|           5|           6|
    |tmp_1_fu_284_p2       |   icmp   |      0|  0|  13|          10|           2|
    |tmp_3_fu_301_p2       |   icmp   |      0|  0|  13|          10|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 231|         102|          55|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_address0        |  21|          4|   10|         40|
    |A_d0              |  15|          3|    8|         24|
    |B_address0        |  21|          4|   10|         40|
    |B_d0              |  15|          3|    8|         24|
    |Input_r_address0  |  15|          3|   11|         33|
    |ap_NS_fsm         |  62|         15|    1|         15|
    |i1_reg_203        |   9|          2|    3|          6|
    |i6_reg_226        |   9|          2|    5|         10|
    |i_reg_180         |   9|          2|    3|          6|
    |invdar1_reg_169   |   9|          2|   10|         20|
    |invdar_reg_158    |   9|          2|   10|         20|
    |j2_reg_214        |   9|          2|    3|          6|
    |j7_reg_238        |   9|          2|    5|         10|
    |j_reg_192         |   9|          2|    3|          6|
    |k_reg_262         |   9|          2|    5|         10|
    |sum_reg_250       |   9|          2|   20|         40|
    +------------------+----+-----------+-----+-----------+
    |Total             | 239|         52|  115|        310|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |A_load_reg_639      |   8|   0|    8|          0|
    |B_load_reg_644      |   8|   0|    8|          0|
    |ap_CS_fsm           |  14|   0|   14|          0|
    |i1_reg_203          |   3|   0|    3|          0|
    |i6_reg_226          |   5|   0|    5|          0|
    |i_1_reg_551         |   3|   0|    3|          0|
    |i_2_reg_577         |   3|   0|    3|          0|
    |i_3_reg_608         |   5|   0|    5|          0|
    |i_reg_180           |   3|   0|    3|          0|
    |invdar1_reg_169     |  10|   0|   10|          0|
    |invdar_reg_158      |  10|   0|   10|          0|
    |j2_reg_214          |   3|   0|    3|          0|
    |j7_reg_238          |   5|   0|    5|          0|
    |j_1_reg_559         |   3|   0|    3|          0|
    |j_2_reg_595         |   3|   0|    3|          0|
    |j_3_reg_616         |   5|   0|    5|          0|
    |j_reg_192           |   3|   0|    3|          0|
    |k_1_reg_624         |   5|   0|    5|          0|
    |k_reg_262           |   5|   0|    5|          0|
    |sum_reg_250         |  20|   0|   20|          0|
    |tmp_4_reg_582       |   2|   0|    2|          0|
    |tmp_5_cast_reg_587  |   2|   0|    8|          6|
    |tmp_8_reg_564       |   5|   0|   64|         59|
    +--------------------+----+----+-----+-----------+
    |Total               | 133|   0|  198|         65|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_done           | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|Input_r_address0  | out |   11|  ap_memory |      Input_r      |     array    |
|Input_r_ce0       | out |    1|  ap_memory |      Input_r      |     array    |
|Input_r_q0        |  in |    8|  ap_memory |      Input_r      |     array    |
|AB_address0       | out |   10|  ap_memory |         AB        |     array    |
|AB_ce0            | out |    1|  ap_memory |         AB        |     array    |
|AB_we0            | out |    1|  ap_memory |         AB        |     array    |
|AB_d0             | out |   32|  ap_memory |         AB        |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

