/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [25:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(in_data[181] ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[9] | celloutsig_1_0z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | in_data[110]);
  assign celloutsig_1_9z = celloutsig_1_6z[0] ^ celloutsig_1_7z;
  reg [3:0] _04_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 4'h0;
    else _04_ <= in_data[60:57];
  assign out_data[35:32] = _04_;
  assign celloutsig_1_12z = { celloutsig_1_1z[10:7], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z } / { 1'h1, celloutsig_1_11z[18:2] };
  assign celloutsig_1_5z = { in_data[127:98], celloutsig_1_2z } == { celloutsig_1_4z[25:22], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_4z[7:4] < { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[127:125] < in_data[162:160];
  assign celloutsig_1_10z = celloutsig_1_1z[10] & ~(celloutsig_1_0z);
  assign celloutsig_1_11z = in_data[186:162] * { celloutsig_1_4z[25:6], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_6z[3:1], celloutsig_1_7z } * { in_data[103:102], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[40:29] * in_data[17:6];
  assign celloutsig_1_6z = - in_data[145:142];
  assign celloutsig_1_18z = celloutsig_1_4z[17:8] | { in_data[136:133], celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_14z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_1z[4], celloutsig_1_6z };
  assign celloutsig_1_15z = ~^ { celloutsig_1_12z[13:0], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[136:125] <<< { in_data[168:158], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[174:149] <<< { in_data[184:160], celloutsig_1_0z };
  assign { out_data[137:128], out_data[96], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z };
endmodule
