{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 22:43:05 2021 " "Info: Processing started: Thu May 13 22:43:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off count8 -c count8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count8 -c count8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CK register register count2:inst2\|inst1 count2:inst\|inst1 380.08 MHz Internal " "Info: Clock \"CK\" Internal fmax is restricted to 380.08 MHz between source register \"count2:inst2\|inst1\" and destination register \"count2:inst\|inst1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.198 ns + Longest register register " "Info: + Longest register to register delay is 2.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2:inst2\|inst1 1 REG LCFF_X1_Y9_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N27; Fanout = 4; REG Node = 'count2:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2:inst2|inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.512 ns) 1.143 ns inst9~21 2 COMB LCCOMB_X1_Y9_N0 4 " "Info: 2: + IC(0.631 ns) + CELL(0.512 ns) = 1.143 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 4; COMB Node = 'inst9~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { count2:inst2|inst1 inst9~21 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 240 448 512 288 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 1.630 ns inst10 3 COMB LCCOMB_X1_Y9_N12 1 " "Info: 3: + IC(0.309 ns) + CELL(0.178 ns) = 1.630 ns; Loc. = LCCOMB_X1_Y9_N12; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { inst9~21 inst10 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { -16 448 512 32 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 2.102 ns count2:inst\|select2-1:inst3\|inst3~104 4 COMB LCCOMB_X1_Y9_N30 1 " "Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 2.102 ns; Loc. = LCCOMB_X1_Y9_N30; Fanout = 1; COMB Node = 'count2:inst\|select2-1:inst3\|inst3~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst10 count2:inst|select2-1:inst3|inst3~104 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.198 ns count2:inst\|inst1 5 REG LCFF_X1_Y9_N31 3 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.198 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 3; REG Node = 'count2:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count2:inst|select2-1:inst3|inst3~104 count2:inst|inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.964 ns ( 43.86 % ) " "Info: Total cell delay = 0.964 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 56.14 % ) " "Info: Total interconnect delay = 1.234 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { count2:inst2|inst1 inst9~21 inst10 count2:inst|select2-1:inst3|inst3~104 count2:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.198 ns" { count2:inst2|inst1 {} inst9~21 {} inst10 {} count2:inst|select2-1:inst3|inst3~104 {} count2:inst|inst1 {} } { 0.000ns 0.631ns 0.309ns 0.294ns 0.000ns } { 0.000ns 0.512ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.602 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.602 ns) 2.602 ns count2:inst\|inst1 3 REG LCFF_X1_Y9_N31 3 " "Info: 3: + IC(0.796 ns) + CELL(0.602 ns) = 2.602 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 3; REG Node = 'count2:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CK~clkctrl count2:inst|inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 64.49 % ) " "Info: Total cell delay = 1.678 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.924 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst|inst1 {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.602 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.602 ns) 2.602 ns count2:inst2\|inst1 3 REG LCFF_X1_Y9_N27 4 " "Info: 3: + IC(0.796 ns) + CELL(0.602 ns) = 2.602 ns; Loc. = LCFF_X1_Y9_N27; Fanout = 4; REG Node = 'count2:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CK~clkctrl count2:inst2|inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 64.49 % ) " "Info: Total cell delay = 1.678 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.924 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst2|inst1 {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst|inst1 {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst2|inst1 {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { count2:inst2|inst1 inst9~21 inst10 count2:inst|select2-1:inst3|inst3~104 count2:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.198 ns" { count2:inst2|inst1 {} inst9~21 {} inst10 {} count2:inst|select2-1:inst3|inst3~104 {} count2:inst|inst1 {} } { 0.000ns 0.631ns 0.309ns 0.294ns 0.000ns } { 0.000ns 0.512ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst|inst1 {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst2|inst1 {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { count2:inst|inst1 {} } {  } {  } "" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "count2:inst\|inst D7 CK 5.253 ns register " "Info: tsu for register \"count2:inst\|inst\" (data pin = \"D7\", clock pin = \"CK\") is 5.253 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.893 ns + Longest pin register " "Info: + Longest pin to register delay is 7.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns D7 1 PIN PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_107; Fanout = 1; PIN Node = 'D7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { -104 128 296 -88 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.536 ns) + CELL(0.413 ns) 7.893 ns count2:inst\|inst 2 REG LCFF_X1_Y9_N25 2 " "Info: 2: + IC(6.536 ns) + CELL(0.413 ns) = 7.893 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 2; REG Node = 'count2:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { D7 count2:inst|inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 17.19 % ) " "Info: Total cell delay = 1.357 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.536 ns ( 82.81 % ) " "Info: Total interconnect delay = 6.536 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.893 ns" { D7 count2:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.893 ns" { D7 {} D7~combout {} count2:inst|inst {} } { 0.000ns 0.000ns 6.536ns } { 0.000ns 0.944ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.602 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.602 ns) 2.602 ns count2:inst\|inst 3 REG LCFF_X1_Y9_N25 2 " "Info: 3: + IC(0.796 ns) + CELL(0.602 ns) = 2.602 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 2; REG Node = 'count2:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CK~clkctrl count2:inst|inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 64.49 % ) " "Info: Total cell delay = 1.678 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.924 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst|inst {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.893 ns" { D7 count2:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.893 ns" { D7 {} D7~combout {} count2:inst|inst {} } { 0.000ns 0.000ns 6.536ns } { 0.000ns 0.944ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst|inst {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK Q1 count2:inst3\|inst 7.432 ns register " "Info: tco from clock \"CK\" to destination pin \"Q1\" through register \"count2:inst3\|inst\" is 7.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.602 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.602 ns) 2.602 ns count2:inst3\|inst 3 REG LCFF_X1_Y9_N29 4 " "Info: 3: + IC(0.796 ns) + CELL(0.602 ns) = 2.602 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 4; REG Node = 'count2:inst3\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CK~clkctrl count2:inst3|inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 64.49 % ) " "Info: Total cell delay = 1.678 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.924 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst3|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst3|inst {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.553 ns + Longest register pin " "Info: + Longest register to pin delay is 4.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2:inst3\|inst 1 REG LCFF_X1_Y9_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 4; REG Node = 'count2:inst3\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2:inst3|inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(2.900 ns) 4.553 ns Q1 2 PIN PIN_12 0 " "Info: 2: + IC(1.653 ns) + CELL(2.900 ns) = 4.553 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'Q1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { count2:inst3|inst Q1 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 568 744 568 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 63.69 % ) " "Info: Total cell delay = 2.900 ns ( 63.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.653 ns ( 36.31 % ) " "Info: Total interconnect delay = 1.653 ns ( 36.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { count2:inst3|inst Q1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.553 ns" { count2:inst3|inst {} Q1 {} } { 0.000ns 1.653ns } { 0.000ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst3|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst3|inst {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { count2:inst3|inst Q1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.553 ns" { count2:inst3|inst {} Q1 {} } { 0.000ns 1.653ns } { 0.000ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "count2:inst2\|inst D3 CK 1.021 ns register " "Info: th for register \"count2:inst2\|inst\" (data pin = \"D3\", clock pin = \"CK\") is 1.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.602 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 552 120 288 568 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.602 ns) 2.602 ns count2:inst2\|inst 3 REG LCFF_X1_Y9_N5 4 " "Info: 3: + IC(0.796 ns) + CELL(0.602 ns) = 2.602 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 4; REG Node = 'count2:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CK~clkctrl count2:inst2|inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 64.49 % ) " "Info: Total cell delay = 1.678 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.924 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst2|inst {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.867 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns D3 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'D3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count8.bdf" { { 384 136 304 400 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.413 ns) 1.867 ns count2:inst2\|inst 2 REG LCFF_X1_Y9_N5 4 " "Info: 2: + IC(0.388 ns) + CELL(0.413 ns) = 1.867 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 4; REG Node = 'count2:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { D3 count2:inst2|inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/pre_counter/count8/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 79.22 % ) " "Info: Total cell delay = 1.479 ns ( 79.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.388 ns ( 20.78 % ) " "Info: Total interconnect delay = 0.388 ns ( 20.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { D3 count2:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { D3 {} D3~combout {} count2:inst2|inst {} } { 0.000ns 0.000ns 0.388ns } { 0.000ns 1.066ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { CK CK~clkctrl count2:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { CK {} CK~combout {} CK~clkctrl {} count2:inst2|inst {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { D3 count2:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { D3 {} D3~combout {} count2:inst2|inst {} } { 0.000ns 0.000ns 0.388ns } { 0.000ns 1.066ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 22:43:06 2021 " "Info: Processing ended: Thu May 13 22:43:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
