
*** Running vivado
    with args -log tb_traffic_light.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_traffic_light.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Oct  6 15:19:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source tb_traffic_light.tcl -notrace
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 492.555 ; gain = 208.891
Command: synth_design -top tb_traffic_light -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1191.750 ; gain = 494.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_traffic_light' [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/tb/tb_traffic_light.v:3]
WARNING: [Synth 8-11581] system task call 'dumpfile' not supported [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/tb/tb_traffic_light.v:33]
WARNING: [Synth 8-11581] system task call 'dumpvars' not supported [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/tb/tb_traffic_light.v:34]
WARNING: [Synth 8-11581] system task call 'finish' not supported [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/tb/tb_traffic_light.v:51]
WARNING: [Synth 8-11581] system task call 'monitor' not supported [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/tb/tb_traffic_light.v:55]
INFO: [Synth 8-6157] synthesizing module 'traffic_light' [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/src/traffic_light.v:3]
	Parameter CLK_FREQ_HZ bound to: 1000000 - type: integer 
	Parameter TICK_HZ bound to: 1000 - type: integer 
	Parameter A_GREEN_T bound to: 3 - type: integer 
	Parameter A_YELLOW_T bound to: 2 - type: integer 
	Parameter B_GREEN_T bound to: 3 - type: integer 
	Parameter B_YELLOW_T bound to: 1 - type: integer 
	Parameter W_GREEN_T bound to: 2 - type: integer 
	Parameter W_RFLASH_T bound to: 2 - type: integer 
	Parameter W_RSOLID_T bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/src/traffic_light.v:91]
INFO: [Synth 8-6155] done synthesizing module 'traffic_light' (0#1) [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/src/traffic_light.v:3]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/tb/tb_traffic_light.v:30]
INFO: [Synth 8-6155] done synthesizing module 'tb_traffic_light' (0#1) [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/tb/tb_traffic_light.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.289 ; gain = 601.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.289 ; gain = 601.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1299.289 ; gain = 601.977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1299.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'MAINT'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ra'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ya'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ga'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rb'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Yb'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Gb'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rw'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Gw'. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/My_Code/Problem 2/constraints/traffic_light.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1363.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1363.523 ; gain = 666.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1363.523 ; gain = 666.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1363.523 ; gain = 666.211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'traffic_light'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   S_A_G |                              000 |                              000
                   S_A_Y |                              001 |                              001
                   S_B_G |                              010 |                              010
                   S_B_Y |                              011 |                              011
                   S_W_G |                              100 |                              100
              S_W_RFLASH |                              101 |                              101
              S_W_RSOLID |                              110 |                              110
                 S_MAINT |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'traffic_light'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:19 . Memory (MB): peak = 1363.523 ; gain = 666.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	  15 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (dut/FSM_sequential_state_reg[2]) is unused and will be removed from module tb_traffic_light.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_sequential_state_reg[1]) is unused and will be removed from module tb_traffic_light.
WARNING: [Synth 8-3332] Sequential element (dut/FSM_sequential_state_reg[0]) is unused and will be removed from module tb_traffic_light.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 1363.523 ; gain = 666.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 1500.660 ; gain = 803.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 1500.660 ; gain = 803.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 1510.203 ; gain = 812.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:38 . Memory (MB): peak = 1745.477 ; gain = 1048.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:38 . Memory (MB): peak = 1745.477 ; gain = 1048.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:38 . Memory (MB): peak = 1745.477 ; gain = 1048.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:38 . Memory (MB): peak = 1745.477 ; gain = 1048.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:38 . Memory (MB): peak = 1745.477 ; gain = 1048.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:38 . Memory (MB): peak = 1745.477 ; gain = 1048.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:39 . Memory (MB): peak = 1745.477 ; gain = 1048.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:02:32 . Memory (MB): peak = 1745.477 ; gain = 983.930
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:39 . Memory (MB): peak = 1745.477 ; gain = 1048.164
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1745.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7ae014f6
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 21 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:03:23 . Memory (MB): peak = 1745.477 ; gain = 1252.922
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/divin/OneDrive/Documents/Education/Fall2025/Classes/CSE320/Projects/Project3/project_3_pbm2/project_3_pbm2.runs/synth_1/tb_traffic_light.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file tb_traffic_light_utilization_synth.rpt -pb tb_traffic_light_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  6 15:23:45 2025...
