#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\va_math.vpi";
S_000001f81ebc4940 .scope module, "tb_cla_4bits" "tb_cla_4bits" 2 19;
 .timescale -9 -12;
v000001f81ec301f0_0 .var "A", 3 0;
v000001f81ec30b50_0 .var "B", 3 0;
v000001f81ec31230_0 .var "Cin", 0 0;
v000001f81ec2fb10_0 .net "cout", 0 0, L_000001f81ec331b0;  1 drivers
v000001f81ec30bf0_0 .net "s", 3 0, L_000001f81ec31410;  1 drivers
S_000001f81ebce240 .scope module, "u_CLA_4bits_adder" "CLA_4bits_adder" 2 52, 3 20 0, S_000001f81ebc4940;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "s";
L_000001f81ebc02d0 .functor AND 1, L_000001f81ec31690, v000001f81ec31230_0, C4<1>, C4<1>;
L_000001f81ebc0ab0 .functor AND 1, L_000001f81ec2f930, L_000001f81ec30330, C4<1>, C4<1>;
L_000001f81ebc0810 .functor AND 1, L_000001f81ec30510, L_000001f81ec305b0, C4<1>, C4<1>;
L_000001f81ebc0880 .functor AND 1, L_000001f81ec33b10, L_000001f81ec33cf0, C4<1>, C4<1>;
v000001f81ebc2db0_0 .net "C", 3 0, L_000001f81ec2fbb0;  1 drivers
v000001f81ebc1370_0 .net "G", 3 0, L_000001f81ec310f0;  1 drivers
v000001f81ebc1410_0 .net "P", 3 0, L_000001f81ec31550;  1 drivers
v000001f81ebc1550_0 .net *"_ivl_52", 0 0, L_000001f81ec314b0;  1 drivers
v000001f81ebbb260_0 .net *"_ivl_54", 0 0, L_000001f81ec30290;  1 drivers
v000001f81ebbb580_0 .net *"_ivl_55", 0 0, L_000001f81ec31690;  1 drivers
v000001f81ebbbc60_0 .net *"_ivl_57", 0 0, L_000001f81ebc02d0;  1 drivers
v000001f81ebbb6c0_0 .net *"_ivl_62", 0 0, L_000001f81ec317d0;  1 drivers
v000001f81ebbbda0_0 .net *"_ivl_64", 0 0, L_000001f81ec2f9d0;  1 drivers
v000001f81ebbb440_0 .net *"_ivl_65", 0 0, L_000001f81ec2f930;  1 drivers
v000001f81ec31190_0 .net *"_ivl_68", 0 0, L_000001f81ec30330;  1 drivers
v000001f81ec30970_0 .net *"_ivl_69", 0 0, L_000001f81ebc0ab0;  1 drivers
v000001f81ec30010_0 .net *"_ivl_74", 0 0, L_000001f81ec30470;  1 drivers
v000001f81ec2ff70_0 .net *"_ivl_76", 0 0, L_000001f81ec2fa70;  1 drivers
v000001f81ec300b0_0 .net *"_ivl_77", 0 0, L_000001f81ec30510;  1 drivers
v000001f81ec30e70_0 .net *"_ivl_80", 0 0, L_000001f81ec305b0;  1 drivers
v000001f81ec30790_0 .net *"_ivl_81", 0 0, L_000001f81ebc0810;  1 drivers
v000001f81ec30150_0 .net *"_ivl_87", 0 0, L_000001f81ec2fcf0;  1 drivers
v000001f81ec31050_0 .net *"_ivl_89", 0 0, L_000001f81ec2fd90;  1 drivers
v000001f81ec2fe30_0 .net *"_ivl_90", 0 0, L_000001f81ec33b10;  1 drivers
v000001f81ec2fc50_0 .net *"_ivl_93", 0 0, L_000001f81ec33cf0;  1 drivers
v000001f81ec303d0_0 .net *"_ivl_94", 0 0, L_000001f81ebc0880;  1 drivers
v000001f81ec30830_0 .net "a", 3 0, v000001f81ec301f0_0;  1 drivers
v000001f81ec30ab0_0 .net "b", 3 0, v000001f81ec30b50_0;  1 drivers
v000001f81ec31370_0 .net "cin", 0 0, v000001f81ec31230_0;  1 drivers
v000001f81ec30a10_0 .net "cout", 0 0, L_000001f81ec331b0;  alias, 1 drivers
v000001f81ec30650_0 .net "s", 3 0, L_000001f81ec31410;  alias, 1 drivers
L_000001f81ec30fb0 .part v000001f81ec301f0_0, 0, 1;
L_000001f81ec312d0 .part v000001f81ec30b50_0, 0, 1;
L_000001f81ec31730 .part v000001f81ec301f0_0, 1, 1;
L_000001f81ec2fed0 .part v000001f81ec30b50_0, 1, 1;
L_000001f81ec308d0 .part L_000001f81ec2fbb0, 0, 1;
L_000001f81ec30c90 .part v000001f81ec301f0_0, 2, 1;
L_000001f81ec30d30 .part v000001f81ec30b50_0, 2, 1;
L_000001f81ec315f0 .part L_000001f81ec2fbb0, 1, 1;
L_000001f81ec30f10 .part v000001f81ec301f0_0, 3, 1;
L_000001f81ec30dd0 .part v000001f81ec30b50_0, 3, 1;
L_000001f81ec306f0 .part L_000001f81ec2fbb0, 2, 1;
L_000001f81ec310f0 .concat8 [ 1 1 1 1], L_000001f81ebc0500, L_000001f81ebc0650, L_000001f81ebc0ff0, L_000001f81ebc1060;
L_000001f81ec31550 .concat8 [ 1 1 1 1], L_000001f81ebc05e0, L_000001f81ebc0b20, L_000001f81ebc0b90, L_000001f81ebc09d0;
L_000001f81ec31410 .concat8 [ 1 1 1 1], L_000001f81ebc0d50, L_000001f81ebc06c0, L_000001f81ebc0730, L_000001f81ebc0260;
L_000001f81ec314b0 .part L_000001f81ec310f0, 0, 1;
L_000001f81ec30290 .part L_000001f81ec31550, 0, 1;
L_000001f81ec31690 .arith/sum 1, L_000001f81ec314b0, L_000001f81ec30290;
L_000001f81ec317d0 .part L_000001f81ec310f0, 1, 1;
L_000001f81ec2f9d0 .part L_000001f81ec31550, 1, 1;
L_000001f81ec2f930 .arith/sum 1, L_000001f81ec317d0, L_000001f81ec2f9d0;
L_000001f81ec30330 .part L_000001f81ec2fbb0, 0, 1;
L_000001f81ec30470 .part L_000001f81ec310f0, 2, 1;
L_000001f81ec2fa70 .part L_000001f81ec31550, 2, 1;
L_000001f81ec30510 .arith/sum 1, L_000001f81ec30470, L_000001f81ec2fa70;
L_000001f81ec305b0 .part L_000001f81ec2fbb0, 1, 1;
L_000001f81ec2fbb0 .concat8 [ 1 1 1 1], L_000001f81ebc02d0, L_000001f81ebc0ab0, L_000001f81ebc0810, L_000001f81ebc0880;
L_000001f81ec2fcf0 .part L_000001f81ec310f0, 3, 1;
L_000001f81ec2fd90 .part L_000001f81ec31550, 3, 1;
L_000001f81ec33b10 .arith/sum 1, L_000001f81ec2fcf0, L_000001f81ec2fd90;
L_000001f81ec33cf0 .part L_000001f81ec2fbb0, 2, 1;
L_000001f81ec331b0 .part L_000001f81ec2fbb0, 3, 1;
S_000001f81ebce3d0 .scope module, "add0" "CLA_full_1_bit_adder" 3 30, 4 20 0, S_000001f81ebce240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Gi";
    .port_info 4 /OUTPUT 1 "Pi";
    .port_info 5 /OUTPUT 1 "s";
L_000001f81ebc0500 .functor AND 1, L_000001f81ec30fb0, L_000001f81ec312d0, C4<1>, C4<1>;
L_000001f81ebc05e0 .functor XOR 1, L_000001f81ec30fb0, L_000001f81ec312d0, C4<0>, C4<0>;
L_000001f81ebc08f0 .functor XOR 1, L_000001f81ec30fb0, L_000001f81ec312d0, C4<0>, C4<0>;
L_000001f81ebc0d50 .functor XOR 1, L_000001f81ebc08f0, v000001f81ec31230_0, C4<0>, C4<0>;
v000001f81ebc1cd0_0 .net "Gi", 0 0, L_000001f81ebc0500;  1 drivers
v000001f81ebc2ef0_0 .net "Pi", 0 0, L_000001f81ebc05e0;  1 drivers
v000001f81ebc2a90_0 .net *"_ivl_4", 0 0, L_000001f81ebc08f0;  1 drivers
v000001f81ebc15f0_0 .net "a", 0 0, L_000001f81ec30fb0;  1 drivers
v000001f81ebc2f90_0 .net "b", 0 0, L_000001f81ec312d0;  1 drivers
v000001f81ebc1ff0_0 .net "cin", 0 0, v000001f81ec31230_0;  alias, 1 drivers
v000001f81ebc1690_0 .net "s", 0 0, L_000001f81ebc0d50;  1 drivers
S_000001f81ebce560 .scope module, "add1" "CLA_full_1_bit_adder" 3 31, 4 20 0, S_000001f81ebce240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Gi";
    .port_info 4 /OUTPUT 1 "Pi";
    .port_info 5 /OUTPUT 1 "s";
L_000001f81ebc0650 .functor AND 1, L_000001f81ec31730, L_000001f81ec2fed0, C4<1>, C4<1>;
L_000001f81ebc0b20 .functor XOR 1, L_000001f81ec31730, L_000001f81ec2fed0, C4<0>, C4<0>;
L_000001f81ebc0180 .functor XOR 1, L_000001f81ec31730, L_000001f81ec2fed0, C4<0>, C4<0>;
L_000001f81ebc06c0 .functor XOR 1, L_000001f81ebc0180, L_000001f81ec308d0, C4<0>, C4<0>;
v000001f81ebc2450_0 .net "Gi", 0 0, L_000001f81ebc0650;  1 drivers
v000001f81ebc1730_0 .net "Pi", 0 0, L_000001f81ebc0b20;  1 drivers
v000001f81ebc2950_0 .net *"_ivl_4", 0 0, L_000001f81ebc0180;  1 drivers
v000001f81ebc2b30_0 .net "a", 0 0, L_000001f81ec31730;  1 drivers
v000001f81ebc19b0_0 .net "b", 0 0, L_000001f81ec2fed0;  1 drivers
v000001f81ebc21d0_0 .net "cin", 0 0, L_000001f81ec308d0;  1 drivers
v000001f81ebc1af0_0 .net "s", 0 0, L_000001f81ebc06c0;  1 drivers
S_000001f81eb92d20 .scope module, "add2" "CLA_full_1_bit_adder" 3 32, 4 20 0, S_000001f81ebce240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Gi";
    .port_info 4 /OUTPUT 1 "Pi";
    .port_info 5 /OUTPUT 1 "s";
L_000001f81ebc0ff0 .functor AND 1, L_000001f81ec30c90, L_000001f81ec30d30, C4<1>, C4<1>;
L_000001f81ebc0b90 .functor XOR 1, L_000001f81ec30c90, L_000001f81ec30d30, C4<0>, C4<0>;
L_000001f81ebc07a0 .functor XOR 1, L_000001f81ec30c90, L_000001f81ec30d30, C4<0>, C4<0>;
L_000001f81ebc0730 .functor XOR 1, L_000001f81ebc07a0, L_000001f81ec315f0, C4<0>, C4<0>;
v000001f81ebc28b0_0 .net "Gi", 0 0, L_000001f81ebc0ff0;  1 drivers
v000001f81ebc2770_0 .net "Pi", 0 0, L_000001f81ebc0b90;  1 drivers
v000001f81ebc1e10_0 .net *"_ivl_4", 0 0, L_000001f81ebc07a0;  1 drivers
v000001f81ebc1f50_0 .net "a", 0 0, L_000001f81ec30c90;  1 drivers
v000001f81ebc24f0_0 .net "b", 0 0, L_000001f81ec30d30;  1 drivers
v000001f81ebc3030_0 .net "cin", 0 0, L_000001f81ec315f0;  1 drivers
v000001f81ebc1eb0_0 .net "s", 0 0, L_000001f81ebc0730;  1 drivers
S_000001f81eb92eb0 .scope module, "add3" "CLA_full_1_bit_adder" 3 33, 4 20 0, S_000001f81ebce240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Gi";
    .port_info 4 /OUTPUT 1 "Pi";
    .port_info 5 /OUTPUT 1 "s";
L_000001f81ebc1060 .functor AND 1, L_000001f81ec30f10, L_000001f81ec30dd0, C4<1>, C4<1>;
L_000001f81ebc09d0 .functor XOR 1, L_000001f81ec30f10, L_000001f81ec30dd0, C4<0>, C4<0>;
L_000001f81ebc01f0 .functor XOR 1, L_000001f81ec30f10, L_000001f81ec30dd0, C4<0>, C4<0>;
L_000001f81ebc0260 .functor XOR 1, L_000001f81ebc01f0, L_000001f81ec306f0, C4<0>, C4<0>;
v000001f81ebc2090_0 .net "Gi", 0 0, L_000001f81ebc1060;  1 drivers
v000001f81ebc2130_0 .net "Pi", 0 0, L_000001f81ebc09d0;  1 drivers
v000001f81ebc2c70_0 .net *"_ivl_4", 0 0, L_000001f81ebc01f0;  1 drivers
v000001f81ebc2810_0 .net "a", 0 0, L_000001f81ec30f10;  1 drivers
v000001f81ebc14b0_0 .net "b", 0 0, L_000001f81ec30dd0;  1 drivers
v000001f81ebc2d10_0 .net "cin", 0 0, L_000001f81ec306f0;  1 drivers
v000001f81ebc1190_0 .net "s", 0 0, L_000001f81ebc0260;  1 drivers
    .scope S_000001f81ebc4940;
T_0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f81ec301f0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001f81ec30b50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f81ec31230_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f81ec301f0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001f81ec30b50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f81ec31230_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f81ec301f0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001f81ec30b50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f81ec31230_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001f81ec301f0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001f81ec30b50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f81ec31230_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f81ec301f0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f81ec30b50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f81ec31230_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\tb_cla_4bits.v";
    ".//CLA_4bits_adder.v";
    ".//CLA_full_1_bit_adder.v";
