<h1 align="center">Hi ğŸ‘‹, I'm Purvesh Kumar</h1>
<h3 align="center">From RTL & verification to physical implementation</h3>

<img align="right" alt="VLSI" width="400" src="https://chipxpert.in/wp-content/uploads/2025/04/The-Different-Types-of-Technology-GIF.gif">


- ğŸ”­ Iâ€™m currently working on **RTL-to-GDS Flow Projects â€“ Digital block implementation including synthesis, STA, CTS, and physical design using Cadence Innovus & Tempus**

- ğŸŒ± Iâ€™m currently learning **Advanced Verilog coding, UVM-based verification, FPGA implementation/debugging, STA, CTS, and physical design optimization.**

- ğŸ‘¯ Iâ€™m looking to collaborate on **Verilog / SystemVerilog RTL & Verification Projects â€“ FIFO, RISC-V cores, testbench development, and UVM-based verification**

- ğŸ’¬ Ask me about **FIFO, RISC-V CPU, and digital block design**

- ğŸ“« How to reach me **chandrakarpurvesh@gmail.com**

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://linkedin.com/in/purvesh kumar" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="purvesh kumar" height="30" width="40" /></a>
</p>
## ğŸ› ï¸ Skills & Tools

**VLSI & Digital Design:** CMOS Fundamentals, Digital IC Design, RTL Design & Synthesis, STA, Physical Design (RTLâ€“GDS)  

**Verification:** SystemVerilog, UVM, Testbench Development, Functional Coverage & Debug  

**FPGA:** FPGA Design & Debugging, RTL Simulation, Xilinx Vivado  

**Programming:** Verilog HDL, SystemVerilog, C/C++, Python  

**EDA Tools:** Cadence Virtuoso, Innovus, Tempus, Xilinx Vivado, LTspice, OrCAD  

**Interfaces:** UART, SPI, IÂ²C  
