{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529645183844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529645183846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 22:26:23 2018 " "Processing started: Thu Jun 21 22:26:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529645183846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529645183846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529645183847 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529645184093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/lcdcontrollertop.v 2 2 " "Found 2 design units, including 2 entities, in source file /google drive/logic design practice/lcdcontroller/source/lcdcontrollertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdControllerTop " "Found entity 1: lcdControllerTop" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529645184143 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcdInterface " "Found entity 2: lcdInterface" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529645184143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529645184143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/patternconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/patternconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 patternConverter " "Found entity 1: patternConverter" {  } { { "../source/patternConverter.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/patternConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529645184150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529645184150 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcdController.v(48) " "Verilog HDL information at lcdController.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529645184156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/lcdcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdController " "Found entity 1: lcdController" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529645184157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529645184157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdConterter " "Found entity 1: bcdConterter" {  } { { "../source/bcdConverter.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/bcdConverter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529645184163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529645184163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdControllerTop " "Elaborating entity \"lcdControllerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529645184200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdConterter bcdConterter:myBcdConverter " "Elaborating entity \"bcdConterter\" for hierarchy \"bcdConterter:myBcdConverter\"" {  } { { "../source/lcdControllerTop.v" "myBcdConverter" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529645184232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "patternConverter patternConverter:tenThousand " "Elaborating entity \"patternConverter\" for hierarchy \"patternConverter:tenThousand\"" {  } { { "../source/lcdControllerTop.v" "tenThousand" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529645184236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdInterface lcdInterface:myInterface " "Elaborating entity \"lcdInterface\" for hierarchy \"lcdInterface:myInterface\"" {  } { { "../source/lcdControllerTop.v" "myInterface" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529645184242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdController lcdController:myController " "Elaborating entity \"lcdController\" for hierarchy \"lcdController:myController\"" {  } { { "../source/lcdControllerTop.v" "myController" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529645184273 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcdController.v(63) " "Verilog HDL Case Statement information at lcdController.v(63): all case item expressions in this case statement are onehot" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1529645184275 "|lcdControllerTop|lcdController:myController"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[0\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[0\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529645184544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[1\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[1\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529645184544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[2\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[2\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529645184544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[3\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[3\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529645184544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[4\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[4\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529645184544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[5\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[5\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529645184544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[6\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[6\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529645184544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[7\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[7\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529645184544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|addrOrData " "Converted tri-state buffer \"lcdInterface:myInterface\|addrOrData\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529645184544 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1529645184544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "errorLed VCC " "Pin \"errorLed\" is stuck at VCC" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529645187189 "|lcdControllerTop|errorLed"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529645187189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1529645187831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg " "Generated suppressed messages file H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529645187893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529645188206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529645188206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529645188653 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529645188653 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1529645188653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529645188653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529645188653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529645188742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 22:26:28 2018 " "Processing ended: Thu Jun 21 22:26:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529645188742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529645188742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529645188742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529645188742 ""}
