--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27463 paths analyzed, 544 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.347ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X22Y29.F1), 843 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.337ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.031 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.XQ      Tcko                  0.515   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    SLICE_X18Y24.G2      net (fanout=12)       1.337   vga_sync_unit/h_count_reg<9>
    SLICE_X18Y24.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X18Y24.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X18Y24.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X2Y30.G2       net (fanout=26)       1.783   text_on<2>
    SLICE_X2Y30.X        Tif5x                 1.000   text_unit/font_word_not0000<0>
                                                       text_unit/font_word_not0000<0>2
                                                       text_unit/font_word_not0000<0>_f5
    SLICE_X3Y31.G4       net (fanout=4)        0.074   text_unit/font_word_not0000<0>
    SLICE_X3Y31.F5       Tif5                  0.759   text_unit/Mmux_font_bit_4_f5
                                                       text_unit/Mmux_font_bit_6
                                                       text_unit/Mmux_font_bit_4_f5
    SLICE_X3Y30.FXINB    net (fanout=1)        0.000   text_unit/Mmux_font_bit_4_f5
    SLICE_X3Y30.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X22Y28.F2      net (fanout=4)        1.539   text_rgb<0>
    SLICE_X22Y28.X       Tilo                  0.660   N72
                                                       rgb_next<0>350_SW0
    SLICE_X22Y29.F1      net (fanout=1)        0.103   N72
    SLICE_X22Y29.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>1
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.337ns (5.481ns logic, 4.856ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.337ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.031 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.XQ      Tcko                  0.515   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    SLICE_X18Y24.G2      net (fanout=12)       1.337   vga_sync_unit/h_count_reg<9>
    SLICE_X18Y24.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X18Y24.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X18Y24.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X2Y30.G2       net (fanout=26)       1.783   text_on<2>
    SLICE_X2Y30.X        Tif5x                 1.000   text_unit/font_word_not0000<0>
                                                       text_unit/font_word_not0000<0>2
                                                       text_unit/font_word_not0000<0>_f5
    SLICE_X3Y30.G4       net (fanout=4)        0.074   text_unit/font_word_not0000<0>
    SLICE_X3Y30.F5       Tif5                  0.759   text_rgb<0>
                                                       text_unit/Mmux_font_bit_5
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y30.FXINA    net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y30.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X22Y28.F2      net (fanout=4)        1.539   text_rgb<0>
    SLICE_X22Y28.X       Tilo                  0.660   N72
                                                       rgb_next<0>350_SW0
    SLICE_X22Y29.F1      net (fanout=1)        0.103   N72
    SLICE_X22Y29.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>1
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.337ns (5.481ns logic, 4.856ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.335ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.031 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.XQ      Tcko                  0.515   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    SLICE_X18Y24.G2      net (fanout=12)       1.337   vga_sync_unit/h_count_reg<9>
    SLICE_X18Y24.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X18Y24.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X18Y24.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X2Y30.G2       net (fanout=26)       1.783   text_on<2>
    SLICE_X2Y30.X        Tif5x                 1.000   text_unit/font_word_not0000<0>
                                                       text_unit/font_word_not0000<0>2
                                                       text_unit/font_word_not0000<0>_f5
    SLICE_X3Y30.F4       net (fanout=4)        0.072   text_unit/font_word_not0000<0>
    SLICE_X3Y30.F5       Tif5                  0.759   text_rgb<0>
                                                       text_unit/Mmux_font_bit_4
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y30.FXINA    net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y30.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X22Y28.F2      net (fanout=4)        1.539   text_rgb<0>
    SLICE_X22Y28.X       Tilo                  0.660   N72
                                                       rgb_next<0>350_SW0
    SLICE_X22Y29.F1      net (fanout=1)        0.103   N72
    SLICE_X22Y29.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>1
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.335ns (5.481ns logic, 4.854ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X22Y24.F2), 1549 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_x_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.206ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_x_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y14.XQ      Tcko                  0.515   graph_unit/heart_x_reg<3>
                                                       graph_unit/heart_x_reg_3
    SLICE_X27Y18.G3      net (fanout=9)        1.088   graph_unit/heart_x_reg<3>
    SLICE_X27Y18.Y       Tilo                  0.612   graph_unit/heart_x_reg_not0002227
                                                       graph_unit/Madd_heart_x_r_addsub0000_xor<7>111
    SLICE_X27Y16.G3      net (fanout=3)        0.341   graph_unit/N20
    SLICE_X27Y16.COUT    Topcyg                0.871   graph_unit/heart_x_r<6>
                                                       graph_unit/Msub_heart_x_r_lut<7>
                                                       graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X27Y17.Y       Tciny                 0.756   graph_unit/heart_x_r<8>
                                                       graph_unit/Msub_heart_x_r_cy<8>
                                                       graph_unit/Msub_heart_x_r_xor<9>
    SLICE_X29Y16.G2      net (fanout=2)        0.391   graph_unit/heart_x_r<9>
    SLICE_X29Y16.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_cy<9>
    SLICE_X22Y17.G1      net (fanout=1)        1.021   graph_unit/sq_heart_on_cmp_le0001
    SLICE_X22Y17.Y       Tilo                  0.660   rgb_next<0>320
                                                       graph_unit/graph_on111
    SLICE_X22Y17.F3      net (fanout=3)        0.033   graph_unit/N61
    SLICE_X22Y17.X       Tilo                  0.660   rgb_next<0>320
                                                       rgb_next<0>320
    SLICE_X22Y26.G4      net (fanout=2)        0.618   rgb_next<0>320
    SLICE_X22Y26.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>350
    SLICE_X22Y24.F2      net (fanout=2)        0.333   N4
    SLICE_X22Y24.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     10.206ns (6.381ns logic, 3.825ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.164ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.033 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.XQ      Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X17Y13.F4      net (fanout=8)        0.867   graph_unit/heart_y_reg<3>
    SLICE_X17Y13.X       Tilo                  0.612   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X17Y11.G1      net (fanout=3)        0.455   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X17Y11.COUT    Topcyg                0.871   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X17Y12.Y       Tciny                 0.756   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X19Y14.G1      net (fanout=4)        0.725   graph_unit/heart_y_b<9>
    SLICE_X19Y14.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y17.G4      net (fanout=1)        0.752   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y17.Y       Tilo                  0.660   rgb_next<0>320
                                                       graph_unit/graph_on111
    SLICE_X22Y17.F3      net (fanout=3)        0.033   graph_unit/N61
    SLICE_X22Y17.X       Tilo                  0.660   rgb_next<0>320
                                                       rgb_next<0>320
    SLICE_X22Y26.G4      net (fanout=2)        0.618   rgb_next<0>320
    SLICE_X22Y26.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>350
    SLICE_X22Y24.F2      net (fanout=2)        0.333   N4
    SLICE_X22Y24.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     10.164ns (6.381ns logic, 3.783ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_x_reg_4 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.112ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_x_reg_4 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y15.YQ      Tcko                  0.567   graph_unit/heart_x_reg<5>
                                                       graph_unit/heart_x_reg_4
    SLICE_X27Y18.G4      net (fanout=8)        0.942   graph_unit/heart_x_reg<4>
    SLICE_X27Y18.Y       Tilo                  0.612   graph_unit/heart_x_reg_not0002227
                                                       graph_unit/Madd_heart_x_r_addsub0000_xor<7>111
    SLICE_X27Y16.G3      net (fanout=3)        0.341   graph_unit/N20
    SLICE_X27Y16.COUT    Topcyg                0.871   graph_unit/heart_x_r<6>
                                                       graph_unit/Msub_heart_x_r_lut<7>
                                                       graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   graph_unit/Msub_heart_x_r_cy<7>
    SLICE_X27Y17.Y       Tciny                 0.756   graph_unit/heart_x_r<8>
                                                       graph_unit/Msub_heart_x_r_cy<8>
                                                       graph_unit/Msub_heart_x_r_xor<9>
    SLICE_X29Y16.G2      net (fanout=2)        0.391   graph_unit/heart_x_r<9>
    SLICE_X29Y16.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0001
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0001_cy<9>
    SLICE_X22Y17.G1      net (fanout=1)        1.021   graph_unit/sq_heart_on_cmp_le0001
    SLICE_X22Y17.Y       Tilo                  0.660   rgb_next<0>320
                                                       graph_unit/graph_on111
    SLICE_X22Y17.F3      net (fanout=3)        0.033   graph_unit/N61
    SLICE_X22Y17.X       Tilo                  0.660   rgb_next<0>320
                                                       rgb_next<0>320
    SLICE_X22Y26.G4      net (fanout=2)        0.618   rgb_next<0>320
    SLICE_X22Y26.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>350
    SLICE_X22Y24.F2      net (fanout=2)        0.333   N4
    SLICE_X22Y24.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     10.112ns (6.433ns logic, 3.679ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X22Y29.F3), 277 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.012ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.031 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.XQ      Tcko                  0.515   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    SLICE_X18Y24.G2      net (fanout=12)       1.337   vga_sync_unit/h_count_reg<9>
    SLICE_X18Y24.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X18Y24.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X18Y24.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X2Y30.G2       net (fanout=26)       1.783   text_on<2>
    SLICE_X2Y30.X        Tif5x                 1.000   text_unit/font_word_not0000<0>
                                                       text_unit/font_word_not0000<0>2
                                                       text_unit/font_word_not0000<0>_f5
    SLICE_X3Y31.G4       net (fanout=4)        0.074   text_unit/font_word_not0000<0>
    SLICE_X3Y31.F5       Tif5                  0.759   text_unit/Mmux_font_bit_4_f5
                                                       text_unit/Mmux_font_bit_6
                                                       text_unit/Mmux_font_bit_4_f5
    SLICE_X3Y30.FXINB    net (fanout=1)        0.000   text_unit/Mmux_font_bit_4_f5
    SLICE_X3Y30.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X22Y29.G4      net (fanout=4)        1.297   text_rgb<0>
    SLICE_X22Y29.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>350_SW1
    SLICE_X22Y29.F3      net (fanout=1)        0.020   rgb_next<0>350_SW1/O
    SLICE_X22Y29.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>1
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.012ns (5.481ns logic, 4.531ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.012ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.031 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.XQ      Tcko                  0.515   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    SLICE_X18Y24.G2      net (fanout=12)       1.337   vga_sync_unit/h_count_reg<9>
    SLICE_X18Y24.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X18Y24.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X18Y24.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X2Y30.G2       net (fanout=26)       1.783   text_on<2>
    SLICE_X2Y30.X        Tif5x                 1.000   text_unit/font_word_not0000<0>
                                                       text_unit/font_word_not0000<0>2
                                                       text_unit/font_word_not0000<0>_f5
    SLICE_X3Y30.G4       net (fanout=4)        0.074   text_unit/font_word_not0000<0>
    SLICE_X3Y30.F5       Tif5                  0.759   text_rgb<0>
                                                       text_unit/Mmux_font_bit_5
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y30.FXINA    net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y30.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X22Y29.G4      net (fanout=4)        1.297   text_rgb<0>
    SLICE_X22Y29.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>350_SW1
    SLICE_X22Y29.F3      net (fanout=1)        0.020   rgb_next<0>350_SW1/O
    SLICE_X22Y29.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>1
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.012ns (5.481ns logic, 4.531ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.010ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.031 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.XQ      Tcko                  0.515   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    SLICE_X18Y24.G2      net (fanout=12)       1.337   vga_sync_unit/h_count_reg<9>
    SLICE_X18Y24.Y       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000_SW0
    SLICE_X18Y24.F4      net (fanout=1)        0.020   text_unit/score_on_and0000_SW0/O
    SLICE_X18Y24.X       Tilo                  0.660   text_on<2>
                                                       text_unit/score_on_and0000
    SLICE_X2Y30.G2       net (fanout=26)       1.783   text_on<2>
    SLICE_X2Y30.X        Tif5x                 1.000   text_unit/font_word_not0000<0>
                                                       text_unit/font_word_not0000<0>2
                                                       text_unit/font_word_not0000<0>_f5
    SLICE_X3Y30.F4       net (fanout=4)        0.072   text_unit/font_word_not0000<0>
    SLICE_X3Y30.F5       Tif5                  0.759   text_rgb<0>
                                                       text_unit/Mmux_font_bit_4
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y30.FXINA    net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y30.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X22Y29.G4      net (fanout=4)        1.297   text_rgb<0>
    SLICE_X22Y29.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>350_SW1
    SLICE_X22Y29.F3      net (fanout=1)        0.020   rgb_next<0>350_SW1/O
    SLICE_X22Y29.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>1
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.010ns (5.481ns logic, 4.529ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point graph_unit/rand_reg_3 (SLICE_X25Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/rand_reg_4 (FF)
  Destination:          graph_unit/rand_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/rand_reg_4 to graph_unit/rand_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y1.YQ       Tcko                  0.409   graph_unit/rand_reg<5>
                                                       graph_unit/rand_reg_4
    SLICE_X25Y0.BX       net (fanout=2)        0.359   graph_unit/rand_reg<4>
    SLICE_X25Y0.CLK      Tckdi       (-Th)    -0.080   graph_unit/rand_reg<3>
                                                       graph_unit/rand_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.489ns logic, 0.359ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X13Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X13Y3.BX       net (fanout=1)        0.363   keyboard_unit/ps2_code_next<1>
    SLICE_X13Y3.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.492ns logic, 0.363ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/rand_reg_1 (SLICE_X24Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/rand_reg_2 (FF)
  Destination:          graph_unit/rand_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/rand_reg_2 to graph_unit/rand_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y0.YQ       Tcko                  0.409   graph_unit/rand_reg<3>
                                                       graph_unit/rand_reg_2
    SLICE_X24Y1.BX       net (fanout=2)        0.359   graph_unit/rand_reg<2>
    SLICE_X24Y1.CLK      Tckdi       (-Th)    -0.116   graph_unit/rand_reg<1>
                                                       graph_unit/rand_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.525ns logic, 0.359ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X12Y24.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X12Y24.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<1>/SR
  Logical resource: counter_unit/dig0_reg_1/SR
  Location pin: SLICE_X13Y22.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   10.347|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27463 paths, 0 nets, and 1950 connections

Design statistics:
   Minimum period:  10.347ns{1}   (Maximum frequency:  96.646MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 22 15:53:39 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



