digraph "CFG for '_ZL17cudaIIGammaKernelPdS_S_S_S_S_' function" {
	label="CFG for '_ZL17cudaIIGammaKernelPdS_S_S_S_S_' function";

	Node0x4697ae0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !4\l  %8 = shl nuw nsw i32 %7, 4\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %10 = shl nuw nsw i32 %9, 2\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %12 = add nuw nsw i32 %10, %11\l  %13 = add nuw nsw i32 %12, %8\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = shl i32 %14, 4\l  %16 = shl nuw nsw i32 %7, 2\l  %17 = add nuw nsw i32 %16, %11\l  %18 = add i32 %17, %15\l  %19 = zext i32 %18 to i64\l  %20 = getelementptr inbounds double, double addrspace(1)* %1, i64 %19\l  %21 = load double, double addrspace(1)* %20, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %22 = zext i32 %13 to i64\l  %23 = getelementptr inbounds double, double addrspace(1)* %4, i64 %22\l  %24 = load double, double addrspace(1)* %23, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %25 = fmul contract double %21, %24\l  %26 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E2al, i32 0, i32 %13\l  %27 = addrspacecast double addrspace(3)* %26 to double*\l  store volatile double %25, double* %27, align 8, !tbaa !5\l  %28 = getelementptr inbounds double, double addrspace(1)* %2, i64 %19\l  %29 = load double, double addrspace(1)* %28, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %30 = getelementptr inbounds double, double addrspace(1)* %5, i64 %22\l  %31 = load double, double addrspace(1)* %30, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %32 = fmul contract double %29, %31\l  %33 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E2ar, i32 0, i32 %13\l  %34 = addrspacecast double addrspace(3)* %33 to double*\l  store volatile double %32, double* %34, align 8, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %35 = icmp ult i32 %11, 2\l  br i1 %35, label %36, label %48\l|{<s0>T|<s1>F}}"];
	Node0x4697ae0:s0 -> Node0x469bed0;
	Node0x4697ae0:s1 -> Node0x469bf60;
	Node0x469bed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%36:\l36:                                               \l  %37 = add nuw nsw i32 %13, 2\l  %38 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E2al, i32 0, i32 %37\l  %39 = addrspacecast double addrspace(3)* %38 to double*\l  %40 = load volatile double, double* %39, align 8, !tbaa !5\l  %41 = load volatile double, double* %27, align 8, !tbaa !5\l  %42 = fadd contract double %40, %41\l  store volatile double %42, double* %27, align 8, !tbaa !5\l  %43 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E2ar, i32 0, i32 %37\l  %44 = addrspacecast double addrspace(3)* %43 to double*\l  %45 = load volatile double, double* %44, align 8, !tbaa !5\l  %46 = load volatile double, double* %34, align 8, !tbaa !5\l  %47 = fadd contract double %45, %46\l  store volatile double %47, double* %34, align 8, !tbaa !5\l  br label %48\l}"];
	Node0x469bed0 -> Node0x469bf60;
	Node0x469bf60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %49 = icmp eq i32 %11, 0\l  br i1 %49, label %52, label %50\l|{<s0>T|<s1>F}}"];
	Node0x469bf60:s0 -> Node0x469ca50;
	Node0x469bf60:s1 -> Node0x469caa0;
	Node0x469caa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e8765c70",label="{%50:\l50:                                               \l  %51 = add nuw nsw i32 %16, %9\l  br label %70\l}"];
	Node0x469caa0 -> Node0x469cc30;
	Node0x469ca50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%52:\l52:                                               \l  %53 = add nuw nsw i32 %13, 1\l  %54 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E2al, i32 0, i32 %53\l  %55 = addrspacecast double addrspace(3)* %54 to double*\l  %56 = load volatile double, double* %55, align 8, !tbaa !5\l  %57 = load volatile double, double* %27, align 8, !tbaa !5\l  %58 = fadd contract double %56, %57\l  store volatile double %58, double* %27, align 8, !tbaa !5\l  %59 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E2ar, i32 0, i32 %53\l  %60 = addrspacecast double addrspace(3)* %59 to double*\l  %61 = load volatile double, double* %60, align 8, !tbaa !5\l  %62 = load volatile double, double* %34, align 8, !tbaa !5\l  %63 = fadd contract double %61, %62\l  store volatile double %63, double* %34, align 8, !tbaa !5\l  %64 = load volatile double, double* %27, align 8, !tbaa !5\l  %65 = load volatile double, double* %34, align 8, !tbaa !5\l  %66 = fmul contract double %64, %65\l  %67 = add nuw nsw i32 %16, %9\l  %68 = getelementptr inbounds [16 x double], [16 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E5x1px2, i32 0, i32 %67\l  %69 = addrspacecast double addrspace(3)* %68 to double*\l  store volatile double %66, double* %69, align 8, !tbaa !5\l  br label %70\l}"];
	Node0x469ca50 -> Node0x469cc30;
	Node0x469cc30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%70:\l70:                                               \l  %71 = phi i32 [ %51, %50 ], [ %67, %52 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %72 = getelementptr inbounds [16 x double], [16 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E5x1px2, i32 0, i32 %71\l  %73 = addrspacecast double addrspace(3)* %72 to double*\l  %74 = load volatile double, double* %73, align 8, !tbaa !5\l  %75 = zext i32 %12 to i64\l  %76 = getelementptr inbounds double, double addrspace(1)* %0, i64 %75\l  %77 = load double, double addrspace(1)* %76, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %78 = fmul contract double %74, %77\l  %79 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E1v, i32 0, i32 %13\l  %80 = addrspacecast double addrspace(3)* %79 to double*\l  store volatile double %78, double* %80, align 8, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %81 = icmp ult i32 %9, 2\l  br i1 %81, label %82, label %89\l|{<s0>T|<s1>F}}"];
	Node0x469cc30:s0 -> Node0x469e3d0;
	Node0x469cc30:s1 -> Node0x469e420;
	Node0x469e3d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%82:\l82:                                               \l  %83 = add nuw nsw i32 %13, 8\l  %84 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E1v, i32 0, i32 %83\l  %85 = addrspacecast double addrspace(3)* %84 to double*\l  %86 = load volatile double, double* %85, align 8, !tbaa !5\l  %87 = load volatile double, double* %80, align 8, !tbaa !5\l  %88 = fadd contract double %86, %87\l  store volatile double %88, double* %80, align 8, !tbaa !5\l  br label %89\l}"];
	Node0x469e3d0 -> Node0x469e420;
	Node0x469e420 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%89:\l89:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %90 = icmp eq i32 %9, 0\l  br i1 %90, label %91, label %100\l|{<s0>T|<s1>F}}"];
	Node0x469e420:s0 -> Node0x469ebc0;
	Node0x469e420:s1 -> Node0x469ec10;
	Node0x469ebc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%91:\l91:                                               \l  %92 = add nuw nsw i32 %13, 4\l  %93 = getelementptr inbounds [64 x double], [64 x double] addrspace(3)*\l... @_ZZL17cudaIIGammaKernelPdS_S_S_S_S_E1v, i32 0, i32 %92\l  %94 = addrspacecast double addrspace(3)* %93 to double*\l  %95 = load volatile double, double* %94, align 8, !tbaa !5\l  %96 = load volatile double, double* %80, align 8, !tbaa !5\l  %97 = fadd contract double %95, %96\l  store volatile double %97, double* %80, align 8, !tbaa !5\l  %98 = load volatile double, double* %80, align 8, !tbaa !5\l  %99 = getelementptr inbounds double, double addrspace(1)* %3, i64 %19\l  store double %98, double addrspace(1)* %99, align 8, !tbaa !5\l  br label %100\l}"];
	Node0x469ebc0 -> Node0x469ec10;
	Node0x469ec10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%100:\l100:                                              \l  ret void\l}"];
}
