;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP 22, @10
	SUB 1, 10
	SUB @121, 183
	SPL 0, <-2
	CMP @121, 103
	SLT #70, <0
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @-5
	SUB 100, 201
	SUB 0, -0
	SLT 210, 31
	SLT 210, 31
	SLT 12, @-5
	ADD 102, -129
	SUB 2, <-1
	SLT 0, -0
	SPL <-702, -2
	ADD 130, 9
	SPL <-702, -2
	ADD 102, -129
	SPL <-702, -2
	JMN <-702, -2
	ADD 102, @-129
	SUB 2, <-1
	SUB @121, 106
	SLT #70, <0
	SUB 820, @291
	SLT 0, -0
	SUB @-127, 100
	MOV -4, <-20
	SUB @-127, 100
	JMN 20, <291
	JMN 20, <291
	SPL 0, <-2
	SLT 0, -0
	CMP -207, <-120
	SLT #70, <0
	SLT #70, <0
	JMP -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -4, <-20
	CMP -207, <-120
	SLT #70, <0
	CMP -207, <-120
