Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov 13 15:02:10 2024
| Host         : MajiLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     677         
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (941)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1855)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (941)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[27]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[28]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[29]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[30]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[31]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[4]/Q (HIGH)

 There are 677 register/latch pins with no clock driven by root clock pin: clk1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1855)
---------------------------------------------------
 There are 1855 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.044        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.044        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.180%)  route 3.081ns (78.820%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.526    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.650 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.053    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          1.835     9.012    clk1/counter[31]_i_2_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.136 r  clk1/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.136    clk1/counter[17]
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[17]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y93         FDCE (Setup_fdce_C_D)        0.029    15.180    clk1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.828ns (21.185%)  route 3.080ns (78.815%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.526    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.650 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.053    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          1.834     9.011    clk1/counter[31]_i_2_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.135 r  clk1/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.135    clk1/counter[19]
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[19]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y93         FDCE (Setup_fdce_C_D)        0.031    15.182    clk1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 2.203ns (57.293%)  route 1.642ns (42.707%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[2]/Q
                         net (fo=2, routed)           0.594     6.277    clk1/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.934 r  clk1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    clk1/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  clk1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[20]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.717 r  clk1/counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           1.048     8.765    clk1/data0[24]
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.307     9.072 r  clk1/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.072    clk1/counter[24]
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[24]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)        0.031    15.199    clk1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.704ns (18.761%)  route 3.048ns (81.239%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  clk1/counter_reg[3]/Q
                         net (fo=2, routed)           1.299     6.982    clk1/counter_reg_n_0_[3]
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.106 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          1.749     8.855    clk1/counter[31]_i_3_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I1_O)        0.124     8.979 r  clk1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.979    clk1/clk_out_i_1_n_0
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clk1/CLK
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.029    15.179    clk1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.181%)  route 2.905ns (77.819%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.526    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.650 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.053    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          1.659     8.836    clk1/counter[31]_i_2_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk1/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.960    clk1/counter[26]
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[26]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y95         FDCE (Setup_fdce_C_D)        0.031    15.182    clk1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 2.238ns (61.416%)  route 1.406ns (38.584%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[2]/Q
                         net (fo=2, routed)           0.594     6.277    clk1/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.934 r  clk1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    clk1/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  clk1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[20]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[24]_i_2_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.758 r  clk1/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.812     8.570    clk1/data0[27]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.301     8.871 r  clk1/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     8.871    clk1/counter[27]
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[27]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y95         FDCE (Setup_fdce_C_D)        0.031    15.199    clk1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 2.444ns (67.600%)  route 1.171ns (32.400%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[2]/Q
                         net (fo=2, routed)           0.594     6.277    clk1/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.934 r  clk1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    clk1/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  clk1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[20]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[24]_i_2_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[28]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.959 r  clk1/counter_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.577     8.536    clk1/data0[30]
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.306     8.842 r  clk1/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     8.842    clk1/counter[30]
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[30]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y96         FDCE (Setup_fdce_C_D)        0.031    15.199    clk1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 clk1/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.828ns (22.943%)  route 2.781ns (77.057%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clk1/CLK
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clk1/counter_reg[29]/Q
                         net (fo=2, routed)           0.859     6.544    clk1/counter_reg_n_0_[29]
    SLICE_X57Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  clk1/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.071    clk1/counter[31]_i_9_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.195 r  clk1/counter[31]_i_4/O
                         net (fo=32, routed)          1.519     8.714    clk1/counter[31]_i_4_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.838 r  clk1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.838    clk1/counter[7]
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.926    clk1/CLK
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[7]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X57Y90         FDCE (Setup_fdce_C_D)        0.031    15.197    clk1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 2.329ns (64.539%)  route 1.280ns (35.461%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[2]/Q
                         net (fo=2, routed)           0.594     6.277    clk1/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.934 r  clk1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    clk1/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  clk1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    clk1/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  clk1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk1/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  clk1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    clk1/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  clk1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.402    clk1/counter_reg[20]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  clk1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clk1/counter_reg[24]_i_2_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  clk1/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    clk1/counter_reg[28]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.855 r  clk1/counter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.685     8.540    clk1/data0[29]
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.295     8.835 r  clk1/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     8.835    clk1/counter[29]
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[29]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y96         FDCE (Setup_fdce_C_D)        0.029    15.197    clk1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.057%)  route 2.763ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.526    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.650 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.053    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          1.517     8.694    clk1/counter[31]_i_2_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.818 r  clk1/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.818    clk1/counter[31]
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[31]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y96         FDCE (Setup_fdce_C_D)        0.031    15.182    clk1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  6.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk1/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk1/clk_out_reg/Q
                         net (fo=2, routed)           0.168     1.793    clk1/clk_slow
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  clk1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.838    clk1/clk_out_i_1_n_0
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    clk1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    clk1/CLK
    SLICE_X55Y89         FDCE                                         r  clk1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 f  clk1/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.791    clk1/counter_reg_n_0_[0]
    SLICE_X55Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  clk1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    clk1/counter[0]
    SLICE_X55Y89         FDCE                                         r  clk1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.997    clk1/CLK
    SLICE_X55Y89         FDCE                                         r  clk1/counter_reg[0]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X55Y89         FDCE (Hold_fdce_C_D)         0.091     1.572    clk1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 clk1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.231ns (46.882%)  route 0.262ns (53.118%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    clk1/CLK
    SLICE_X55Y89         FDCE                                         r  clk1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 f  clk1/counter_reg[0]/Q
                         net (fo=3, routed)           0.134     1.756    clk1/counter_reg_n_0_[0]
    SLICE_X57Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          0.128     1.929    clk1/counter[31]_i_3_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  clk1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.974    clk1/counter[3]
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[3]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X57Y89         FDCE (Hold_fdce_C_D)         0.092     1.610    clk1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 clk1/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.753%)  route 0.285ns (55.247%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clk1/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.744    clk1/counter_reg_n_0_[16]
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.166     1.954    clk1/counter[31]_i_5_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.999 r  clk1/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.999    clk1/counter[20]
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[20]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X57Y93         FDCE (Hold_fdce_C_D)         0.092     1.592    clk1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clk1/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.231ns (42.360%)  route 0.314ns (57.640%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clk1/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.744    clk1/counter_reg_n_0_[16]
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.195     1.984    clk1/counter[31]_i_5_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.029 r  clk1/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.029    clk1/counter[23]
    SLICE_X55Y94         FDCE                                         r  clk1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X55Y94         FDCE                                         r  clk1/counter_reg[23]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X55Y94         FDCE (Hold_fdce_C_D)         0.091     1.610    clk1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 clk1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.447%)  route 0.355ns (60.553%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    clk1/CLK
    SLICE_X55Y89         FDCE                                         r  clk1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 f  clk1/counter_reg[0]/Q
                         net (fo=3, routed)           0.134     1.756    clk1/counter_reg_n_0_[0]
    SLICE_X57Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          0.221     2.022    clk1/counter[31]_i_3_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I1_O)        0.045     2.067 r  clk1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.067    clk1/counter[7]
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[7]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X57Y90         FDCE (Hold_fdce_C_D)         0.092     1.611    clk1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 clk1/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.183%)  route 0.330ns (58.817%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clk1/counter_reg[10]/Q
                         net (fo=2, routed)           0.200     1.824    clk1/counter_reg_n_0_[10]
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.869 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          0.130     1.999    clk1/counter[31]_i_2_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.045     2.044 r  clk1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.044    clk1/counter[9]
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[9]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X57Y91         FDCE (Hold_fdce_C_D)         0.092     1.575    clk1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clk1/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.750%)  route 0.350ns (60.250%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clk1/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.744    clk1/counter_reg_n_0_[16]
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.231     2.019    clk1/counter[31]_i_5_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.064 r  clk1/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.064    clk1/counter[24]
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[24]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X57Y94         FDCE (Hold_fdce_C_D)         0.092     1.592    clk1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clk1/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.742%)  route 0.350ns (60.258%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clk1/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.744    clk1/counter_reg_n_0_[16]
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.231     2.020    clk1/counter[31]_i_5_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.065 r  clk1/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.065    clk1/counter[19]
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[19]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X57Y93         FDCE (Hold_fdce_C_D)         0.092     1.592    clk1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clk1/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.231ns (39.811%)  route 0.349ns (60.189%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clk1/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.744    clk1/counter_reg_n_0_[16]
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.230     2.019    clk1/counter[31]_i_5_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.064 r  clk1/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.064    clk1/counter[17]
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[17]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X57Y93         FDCE (Hold_fdce_C_D)         0.091     1.591    clk1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.472    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96    clk1/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y89    clk1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y91    clk1/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y91    clk1/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y91    clk1/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y92    clk1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y92    clk1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y92    clk1/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y92    clk1/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    clk1/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    clk1/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    clk1/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    clk1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    clk1/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    clk1/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    clk1/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    clk1/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    clk1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    clk1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    clk1/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    clk1/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1871 Endpoints
Min Delay          1871 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[11][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.561ns  (logic 3.514ns (14.914%)  route 20.047ns (85.086%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y94          LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.113     5.896    DP/rb/d1_i_204
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.152     6.048 f  DP/rb/d1_i_154/O
                         net (fo=6, routed)           0.719     6.767    DP/pc1/m3_out[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.332     7.099 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.706     7.806    DP/rb/cy_out_2_31
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.930 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.567     8.497    DP/pc1/C2_30
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.205     9.826    DP/rb/cy_out_30
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.950 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.405    10.355    DP/pc1/C2_29
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    10.479 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.118    11.597    DP/pc1/cy_out_0_15
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.721 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.952    12.674    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.943    13.741    DP/rb/cy_out_1_29
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.865 r  DP/rb/R[15][31]_i_34/O
                         net (fo=1, routed)           0.426    14.291    DP/pc1/C2_28
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.415 r  DP/pc1/R[15][31]_i_31/O
                         net (fo=2, routed)           0.904    15.319    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.443 r  DP/pc1/R[15][31]_i_26/O
                         net (fo=2, routed)           0.274    15.717    DP/pc1/cy_out_0_14
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.841 r  DP/pc1/R[15][31]_i_22/O
                         net (fo=4, routed)           1.179    17.019    DP/pc1/cy_out_2_3
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    17.143 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           0.879    18.023    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    18.147 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           1.117    19.264    DP/in_reg/C2_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124    19.388 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.388    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X3Y90          MUXF7 (Prop_muxf7_I0_O)      0.212    19.600 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.577    20.176    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.299    20.475 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.072    21.548    DP/pc1/Z[30]
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.124    21.672 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.890    23.561    DP/rb/D[30]
    SLICE_X2Y98          FDRE                                         r  DP/rb/R_reg[11][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[15][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.478ns  (logic 3.514ns (14.968%)  route 19.964ns (85.032%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y94          LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.113     5.896    DP/rb/d1_i_204
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.152     6.048 f  DP/rb/d1_i_154/O
                         net (fo=6, routed)           0.719     6.767    DP/pc1/m3_out[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.332     7.099 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.706     7.806    DP/rb/cy_out_2_31
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.930 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.567     8.497    DP/pc1/C2_30
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.205     9.826    DP/rb/cy_out_30
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.950 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.405    10.355    DP/pc1/C2_29
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    10.479 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.118    11.597    DP/pc1/cy_out_0_15
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.721 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.952    12.674    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.943    13.741    DP/rb/cy_out_1_29
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.865 r  DP/rb/R[15][31]_i_34/O
                         net (fo=1, routed)           0.426    14.291    DP/pc1/C2_28
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.415 r  DP/pc1/R[15][31]_i_31/O
                         net (fo=2, routed)           0.904    15.319    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.443 r  DP/pc1/R[15][31]_i_26/O
                         net (fo=2, routed)           0.274    15.717    DP/pc1/cy_out_0_14
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.841 r  DP/pc1/R[15][31]_i_22/O
                         net (fo=4, routed)           1.179    17.019    DP/pc1/cy_out_2_3
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    17.143 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           0.879    18.023    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    18.147 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           1.117    19.264    DP/in_reg/C2_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124    19.388 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.388    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X3Y90          MUXF7 (Prop_muxf7_I0_O)      0.212    19.600 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.577    20.176    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.299    20.475 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.072    21.548    DP/pc1/Z[30]
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.124    21.672 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.806    23.478    DP/rb/D[30]
    SLICE_X0Y99          FDRE                                         r  DP/rb/R_reg[15][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[6][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.435ns  (logic 3.514ns (14.994%)  route 19.921ns (85.005%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y94          LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.113     5.896    DP/rb/d1_i_204
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.152     6.048 f  DP/rb/d1_i_154/O
                         net (fo=6, routed)           0.719     6.767    DP/pc1/m3_out[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.332     7.099 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.706     7.806    DP/rb/cy_out_2_31
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.930 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.567     8.497    DP/pc1/C2_30
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.205     9.826    DP/rb/cy_out_30
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.950 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.405    10.355    DP/pc1/C2_29
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    10.479 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.118    11.597    DP/pc1/cy_out_0_15
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.721 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.952    12.674    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.943    13.741    DP/rb/cy_out_1_29
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.865 r  DP/rb/R[15][31]_i_34/O
                         net (fo=1, routed)           0.426    14.291    DP/pc1/C2_28
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.415 r  DP/pc1/R[15][31]_i_31/O
                         net (fo=2, routed)           0.904    15.319    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.443 r  DP/pc1/R[15][31]_i_26/O
                         net (fo=2, routed)           0.274    15.717    DP/pc1/cy_out_0_14
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.841 r  DP/pc1/R[15][31]_i_22/O
                         net (fo=4, routed)           1.179    17.019    DP/pc1/cy_out_2_3
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    17.143 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           0.879    18.023    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    18.147 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           1.117    19.264    DP/in_reg/C2_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124    19.388 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.388    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X3Y90          MUXF7 (Prop_muxf7_I0_O)      0.212    19.600 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.577    20.176    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.299    20.475 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.072    21.548    DP/pc1/Z[30]
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.124    21.672 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.764    23.435    DP/rb/D[30]
    SLICE_X3Y98          FDRE                                         r  DP/rb/R_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[4][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.296ns  (logic 3.514ns (15.084%)  route 19.782ns (84.916%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y94          LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.113     5.896    DP/rb/d1_i_204
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.152     6.048 f  DP/rb/d1_i_154/O
                         net (fo=6, routed)           0.719     6.767    DP/pc1/m3_out[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.332     7.099 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.706     7.806    DP/rb/cy_out_2_31
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.930 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.567     8.497    DP/pc1/C2_30
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.205     9.826    DP/rb/cy_out_30
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.950 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.405    10.355    DP/pc1/C2_29
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    10.479 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.118    11.597    DP/pc1/cy_out_0_15
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.721 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.952    12.674    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.943    13.741    DP/rb/cy_out_1_29
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.865 r  DP/rb/R[15][31]_i_34/O
                         net (fo=1, routed)           0.426    14.291    DP/pc1/C2_28
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.415 r  DP/pc1/R[15][31]_i_31/O
                         net (fo=2, routed)           0.904    15.319    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.443 r  DP/pc1/R[15][31]_i_26/O
                         net (fo=2, routed)           0.274    15.717    DP/pc1/cy_out_0_14
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.841 r  DP/pc1/R[15][31]_i_22/O
                         net (fo=4, routed)           1.179    17.019    DP/pc1/cy_out_2_3
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    17.143 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           0.879    18.023    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    18.147 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           1.117    19.264    DP/in_reg/C2_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124    19.388 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.388    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X3Y90          MUXF7 (Prop_muxf7_I0_O)      0.212    19.600 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.577    20.176    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.299    20.475 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.072    21.548    DP/pc1/Z[30]
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.124    21.672 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.624    23.296    DP/rb/D[30]
    SLICE_X8Y100         FDRE                                         r  DP/rb/R_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[9][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.288ns  (logic 3.514ns (15.089%)  route 19.774ns (84.911%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y94          LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.113     5.896    DP/rb/d1_i_204
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.152     6.048 f  DP/rb/d1_i_154/O
                         net (fo=6, routed)           0.719     6.767    DP/pc1/m3_out[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.332     7.099 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.706     7.806    DP/rb/cy_out_2_31
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.930 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.567     8.497    DP/pc1/C2_30
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.205     9.826    DP/rb/cy_out_30
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.950 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.405    10.355    DP/pc1/C2_29
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    10.479 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.118    11.597    DP/pc1/cy_out_0_15
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.721 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.952    12.674    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.943    13.741    DP/rb/cy_out_1_29
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.865 r  DP/rb/R[15][31]_i_34/O
                         net (fo=1, routed)           0.426    14.291    DP/pc1/C2_28
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.415 r  DP/pc1/R[15][31]_i_31/O
                         net (fo=2, routed)           0.904    15.319    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.443 r  DP/pc1/R[15][31]_i_26/O
                         net (fo=2, routed)           0.274    15.717    DP/pc1/cy_out_0_14
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.841 r  DP/pc1/R[15][31]_i_22/O
                         net (fo=4, routed)           1.179    17.019    DP/pc1/cy_out_2_3
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    17.143 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           0.879    18.023    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    18.147 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           1.117    19.264    DP/in_reg/C2_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124    19.388 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.388    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X3Y90          MUXF7 (Prop_muxf7_I0_O)      0.212    19.600 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.577    20.176    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.299    20.475 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.072    21.548    DP/pc1/Z[30]
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.124    21.672 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.617    23.288    DP/rb/D[30]
    SLICE_X1Y99          FDRE                                         r  DP/rb/R_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/R_reg[10][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.241ns  (logic 3.020ns (12.994%)  route 20.221ns (87.006%))
  Logic Levels:           18  (FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[0]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DP/pc1/pc_reg[0]/Q
                         net (fo=21, routed)          2.423     2.879    DP/pc1/Q[0]
    SLICE_X8Y78          LUT6 (Prop_lut6_I2_O)        0.124     3.003 r  DP/pc1/R[15][5]_i_2/O
                         net (fo=5, routed)           1.068     4.071    DP/pc1/pc_reg[30]_0[1]
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     4.195 r  DP/pc1/d1_i_84/O
                         net (fo=31, routed)          1.593     5.788    DP/pc1/m2_out[5]
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.912 r  DP/pc1/d1_i_66/O
                         net (fo=4, routed)           1.116     7.027    DP/pc1/alu/ADDER_4/lower_adder/lower_adder/upper_adder/B3/C2
    SLICE_X10Y80         LUT4 (Prop_lut4_I2_O)        0.148     7.175 r  DP/pc1/R[15][11]_i_9/O
                         net (fo=2, routed)           0.873     8.048    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y82         LUT2 (Prop_lut2_I1_O)        0.352     8.400 r  DP/pc1/R[15][12]_i_10/O
                         net (fo=2, routed)           0.788     9.188    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/lower_adder/B3/C2
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.328     9.516 r  DP/pc1/R[15][13]_i_10/O
                         net (fo=2, routed)           0.810    10.326    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/upper_adder/B0/C2
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.124    10.450 r  DP/pc1/R[15][14]_i_10/O
                         net (fo=2, routed)           0.814    11.264    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/upper_adder/B1/C2
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.124    11.388 r  DP/pc1/R[15][15]_i_10/O
                         net (fo=2, routed)           0.701    12.089    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/upper_adder/B2/C2
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.124    12.213 r  DP/pc1/R[15][16]_i_8/O
                         net (fo=2, routed)           1.667    13.880    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.004 r  DP/pc1/R[15][17]_i_8/O
                         net (fo=3, routed)           1.021    15.025    DP/pc1/alu/ADDER_4/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X9Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.149 r  DP/pc1/R[15][19]_i_8/O
                         net (fo=6, routed)           1.253    16.402    DP/pc1/alu/ADDER_4/upper_adder/lower_adder/lower_adder/B2/C2
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124    16.526 r  DP/pc1/R[15][24]_i_8/O
                         net (fo=6, routed)           1.199    17.725    DP/pc1/alu/ADDER_4/upper_adder/lower_adder/upper_adder/B3/C2
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124    17.849 r  DP/pc1/R[15][29]_i_9/O
                         net (fo=3, routed)           0.736    18.585    DP/pc1/alu/ADDER_4/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.124    18.709 r  DP/pc1/R[15][31]_i_13/O
                         net (fo=1, routed)           0.567    19.276    DP/pc1/R[15][31]_i_13_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I0_O)        0.124    19.400 r  DP/pc1/R[15][31]_i_10/O
                         net (fo=1, routed)           1.135    20.534    DP/in_reg/pc_reg[31]
    SLICE_X6Y91          LUT6 (Prop_lut6_I2_O)        0.124    20.658 r  DP/in_reg/R[15][31]_i_7/O
                         net (fo=2, routed)           0.666    21.324    DP/pc1/Z[31]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.124    21.448 r  DP/pc1/R[15][31]_i_2/O
                         net (fo=16, routed)          1.793    23.241    DP/rb/D[31]
    SLICE_X4Y99          FDRE                                         r  DP/rb/R_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[14][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.112ns  (logic 3.514ns (15.204%)  route 19.598ns (84.796%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y94          LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.113     5.896    DP/rb/d1_i_204
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.152     6.048 f  DP/rb/d1_i_154/O
                         net (fo=6, routed)           0.719     6.767    DP/pc1/m3_out[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.332     7.099 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.706     7.806    DP/rb/cy_out_2_31
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.930 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.567     8.497    DP/pc1/C2_30
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.205     9.826    DP/rb/cy_out_30
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.950 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.405    10.355    DP/pc1/C2_29
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    10.479 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.118    11.597    DP/pc1/cy_out_0_15
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.721 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.952    12.674    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.943    13.741    DP/rb/cy_out_1_29
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.865 r  DP/rb/R[15][31]_i_34/O
                         net (fo=1, routed)           0.426    14.291    DP/pc1/C2_28
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.415 r  DP/pc1/R[15][31]_i_31/O
                         net (fo=2, routed)           0.904    15.319    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.443 r  DP/pc1/R[15][31]_i_26/O
                         net (fo=2, routed)           0.274    15.717    DP/pc1/cy_out_0_14
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.841 r  DP/pc1/R[15][31]_i_22/O
                         net (fo=4, routed)           1.179    17.019    DP/pc1/cy_out_2_3
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    17.143 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           0.879    18.023    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    18.147 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           1.117    19.264    DP/in_reg/C2_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124    19.388 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.388    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X3Y90          MUXF7 (Prop_muxf7_I0_O)      0.212    19.600 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.577    20.176    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.299    20.475 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.072    21.548    DP/pc1/Z[30]
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.124    21.672 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.440    23.112    DP/rb/D[30]
    SLICE_X3Y100         FDRE                                         r  DP/rb/R_reg[14][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[3][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.084ns  (logic 3.514ns (15.223%)  route 19.570ns (84.777%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y94          LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.113     5.896    DP/rb/d1_i_204
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.152     6.048 f  DP/rb/d1_i_154/O
                         net (fo=6, routed)           0.719     6.767    DP/pc1/m3_out[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.332     7.099 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.706     7.806    DP/rb/cy_out_2_31
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.930 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.567     8.497    DP/pc1/C2_30
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.205     9.826    DP/rb/cy_out_30
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.950 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.405    10.355    DP/pc1/C2_29
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    10.479 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.118    11.597    DP/pc1/cy_out_0_15
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.721 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.952    12.674    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.943    13.741    DP/rb/cy_out_1_29
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.865 r  DP/rb/R[15][31]_i_34/O
                         net (fo=1, routed)           0.426    14.291    DP/pc1/C2_28
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.415 r  DP/pc1/R[15][31]_i_31/O
                         net (fo=2, routed)           0.904    15.319    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.443 r  DP/pc1/R[15][31]_i_26/O
                         net (fo=2, routed)           0.274    15.717    DP/pc1/cy_out_0_14
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.841 r  DP/pc1/R[15][31]_i_22/O
                         net (fo=4, routed)           1.179    17.019    DP/pc1/cy_out_2_3
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    17.143 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           0.879    18.023    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    18.147 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           1.117    19.264    DP/in_reg/C2_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124    19.388 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.388    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X3Y90          MUXF7 (Prop_muxf7_I0_O)      0.212    19.600 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.577    20.176    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.299    20.475 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.072    21.548    DP/pc1/Z[30]
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.124    21.672 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.412    23.084    DP/rb/D[30]
    SLICE_X6Y101         FDRE                                         r  DP/rb/R_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[5][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.084ns  (logic 3.514ns (15.223%)  route 19.570ns (84.777%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y94          LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.113     5.896    DP/rb/d1_i_204
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.152     6.048 f  DP/rb/d1_i_154/O
                         net (fo=6, routed)           0.719     6.767    DP/pc1/m3_out[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.332     7.099 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.706     7.806    DP/rb/cy_out_2_31
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.930 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.567     8.497    DP/pc1/C2_30
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.205     9.826    DP/rb/cy_out_30
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     9.950 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.405    10.355    DP/pc1/C2_29
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    10.479 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.118    11.597    DP/pc1/cy_out_0_15
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.721 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.952    12.674    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.943    13.741    DP/rb/cy_out_1_29
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.865 r  DP/rb/R[15][31]_i_34/O
                         net (fo=1, routed)           0.426    14.291    DP/pc1/C2_28
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.415 r  DP/pc1/R[15][31]_i_31/O
                         net (fo=2, routed)           0.904    15.319    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.443 r  DP/pc1/R[15][31]_i_26/O
                         net (fo=2, routed)           0.274    15.717    DP/pc1/cy_out_0_14
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.124    15.841 r  DP/pc1/R[15][31]_i_22/O
                         net (fo=4, routed)           1.179    17.019    DP/pc1/cy_out_2_3
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    17.143 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           0.879    18.023    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    18.147 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           1.117    19.264    DP/in_reg/C2_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124    19.388 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.388    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X3Y90          MUXF7 (Prop_muxf7_I0_O)      0.212    19.600 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.577    20.176    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.299    20.475 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.072    21.548    DP/pc1/Z[30]
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.124    21.672 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.412    23.084    DP/rb/D[30]
    SLICE_X7Y101         FDRE                                         r  DP/rb/R_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/R_reg[7][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.046ns  (logic 3.020ns (13.104%)  route 20.026ns (86.896%))
  Logic Levels:           18  (FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[0]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DP/pc1/pc_reg[0]/Q
                         net (fo=21, routed)          2.423     2.879    DP/pc1/Q[0]
    SLICE_X8Y78          LUT6 (Prop_lut6_I2_O)        0.124     3.003 r  DP/pc1/R[15][5]_i_2/O
                         net (fo=5, routed)           1.068     4.071    DP/pc1/pc_reg[30]_0[1]
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     4.195 r  DP/pc1/d1_i_84/O
                         net (fo=31, routed)          1.593     5.788    DP/pc1/m2_out[5]
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.912 r  DP/pc1/d1_i_66/O
                         net (fo=4, routed)           1.116     7.027    DP/pc1/alu/ADDER_4/lower_adder/lower_adder/upper_adder/B3/C2
    SLICE_X10Y80         LUT4 (Prop_lut4_I2_O)        0.148     7.175 r  DP/pc1/R[15][11]_i_9/O
                         net (fo=2, routed)           0.873     8.048    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y82         LUT2 (Prop_lut2_I1_O)        0.352     8.400 r  DP/pc1/R[15][12]_i_10/O
                         net (fo=2, routed)           0.788     9.188    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/lower_adder/B3/C2
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.328     9.516 r  DP/pc1/R[15][13]_i_10/O
                         net (fo=2, routed)           0.810    10.326    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/upper_adder/B0/C2
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.124    10.450 r  DP/pc1/R[15][14]_i_10/O
                         net (fo=2, routed)           0.814    11.264    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/upper_adder/B1/C2
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.124    11.388 r  DP/pc1/R[15][15]_i_10/O
                         net (fo=2, routed)           0.701    12.089    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/upper_adder/B2/C2
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.124    12.213 r  DP/pc1/R[15][16]_i_8/O
                         net (fo=2, routed)           1.667    13.880    DP/pc1/alu/ADDER_4/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.004 r  DP/pc1/R[15][17]_i_8/O
                         net (fo=3, routed)           1.021    15.025    DP/pc1/alu/ADDER_4/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X9Y87          LUT3 (Prop_lut3_I1_O)        0.124    15.149 r  DP/pc1/R[15][19]_i_8/O
                         net (fo=6, routed)           1.253    16.402    DP/pc1/alu/ADDER_4/upper_adder/lower_adder/lower_adder/B2/C2
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124    16.526 r  DP/pc1/R[15][24]_i_8/O
                         net (fo=6, routed)           1.199    17.725    DP/pc1/alu/ADDER_4/upper_adder/lower_adder/upper_adder/B3/C2
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124    17.849 r  DP/pc1/R[15][29]_i_9/O
                         net (fo=3, routed)           0.736    18.585    DP/pc1/alu/ADDER_4/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.124    18.709 r  DP/pc1/R[15][31]_i_13/O
                         net (fo=1, routed)           0.567    19.276    DP/pc1/R[15][31]_i_13_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I0_O)        0.124    19.400 r  DP/pc1/R[15][31]_i_10/O
                         net (fo=1, routed)           1.135    20.534    DP/in_reg/pc_reg[31]
    SLICE_X6Y91          LUT6 (Prop_lut6_I2_O)        0.124    20.658 r  DP/in_reg/R[15][31]_i_7/O
                         net (fo=2, routed)           0.666    21.324    DP/pc1/Z[31]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.124    21.448 r  DP/pc1/R[15][31]_i_2/O
                         net (fo=16, routed)          1.598    23.046    DP/rb/D[31]
    SLICE_X5Y99          FDRE                                         r  DP/rb/R_reg[7][31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/SD/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CP/SD/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.502%)  route 0.121ns (39.498%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  CP/SD/out_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CP/SD/out_reg[0]/Q
                         net (fo=17, routed)          0.121     0.262    CP/SD/time_step[0]
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.045     0.307 r  CP/SD/out[3]_i_3/O
                         net (fo=1, routed)           0.000     0.307    CP/SD/p_0_in[3]
    SLICE_X1Y93          FDRE                                         r  CP/SD/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.148ns (44.219%)  route 0.187ns (55.781%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[9]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DP/pc1/pc_reg[9]/Q
                         net (fo=5, routed)           0.187     0.335    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y16         RAMB36E1                                     r  DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.148ns (43.960%)  route 0.189ns (56.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[5]/C
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DP/pc1/pc_reg[5]/Q
                         net (fo=4, routed)           0.189     0.337    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y15         RAMB36E1                                     r  DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[5][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.283ns (81.033%)  route 0.066ns (18.967%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE                         0.000     0.000 r  DP/rb/R_reg[5][20]/C
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/rb/R_reg[5][20]/Q
                         net (fo=2, routed)           0.066     0.207    DP/rb/R_reg[5]_10[20]
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.252 r  DP/rb/out1[20]_i_5/O
                         net (fo=1, routed)           0.000     0.252    DP/rb/out1[20]_i_5_n_0
    SLICE_X14Y96         MUXF7 (Prop_muxf7_I1_O)      0.075     0.327 r  DP/rb/out1_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     0.327    DP/rb/out1_reg[20]_i_2_n_0
    SLICE_X14Y96         MUXF8 (Prop_muxf8_I0_O)      0.022     0.349 r  DP/rb/out1_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.349    DP/rb/R[20]
    SLICE_X14Y96         FDRE                                         r  DP/rb/out1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.148ns (42.274%)  route 0.202ns (57.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[8]/C
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DP/pc1/pc_reg[8]/Q
                         net (fo=7, routed)           0.202     0.350    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y15         RAMB36E1                                     r  DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/out2_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.146ns (41.472%)  route 0.206ns (58.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE                         0.000     0.000 r  DP/rb/out2_reg[21]/C
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  DP/rb/out2_reg[21]/Q
                         net (fo=14, routed)          0.206     0.352    DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y18         RAMB36E1                                     r  DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/pc1/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[0]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DP/pc1/pc_reg[0]/Q
                         net (fo=21, routed)          0.170     0.311    DP/in_reg/Q[0]
    SLICE_X7Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.356 r  DP/in_reg/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    DP/pc1/D[0]
    SLICE_X7Y91          FDRE                                         r  DP/pc1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/pc1/pc_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE                         0.000     0.000 r  DP/pc1/pc_reg[21]/C
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/pc1/pc_reg[21]/Q
                         net (fo=8, routed)           0.179     0.320    DP/pc1/pc[21]
    SLICE_X11Y92         LUT4 (Prop_lut4_I1_O)        0.045     0.365 r  DP/pc1/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     0.365    DP/pc1/npc__0[21]
    SLICE_X11Y92         FDRE                                         r  DP/pc1/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[15][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.269ns (73.050%)  route 0.099ns (26.950%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE                         0.000     0.000 r  DP/rb/R_reg[15][21]/C
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/rb/R_reg[15][21]/Q
                         net (fo=2, routed)           0.099     0.240    DP/rb/R_reg[15]_0[21]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  DP/rb/out1[21]_i_7/O
                         net (fo=1, routed)           0.000     0.285    DP/rb/out1[21]_i_7_n_0
    SLICE_X10Y99         MUXF7 (Prop_muxf7_I1_O)      0.064     0.349 r  DP/rb/out1_reg[21]_i_3/O
                         net (fo=1, routed)           0.000     0.349    DP/rb/out1_reg[21]_i_3_n_0
    SLICE_X10Y99         MUXF8 (Prop_muxf8_I1_O)      0.019     0.368 r  DP/rb/out1_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.368    DP/rb/R[21]
    SLICE_X10Y99         FDRE                                         r  DP/rb/out1_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[10][22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.267ns (72.103%)  route 0.103ns (27.897%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE                         0.000     0.000 r  DP/rb/R_reg[10][22]/C
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/rb/R_reg[10][22]/Q
                         net (fo=2, routed)           0.103     0.244    DP/rb/R_reg[10]_5[22]
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.045     0.289 r  DP/rb/out1[22]_i_6/O
                         net (fo=1, routed)           0.000     0.289    DP/rb/out1[22]_i_6_n_0
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I0_O)      0.062     0.351 r  DP/rb/out1_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     0.351    DP/rb/out1_reg[22]_i_3_n_0
    SLICE_X8Y93          MUXF8 (Prop_muxf8_I1_O)      0.019     0.370 r  DP/rb/out1_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.370    DP/rb/R[22]
    SLICE_X8Y93          FDRE                                         r  DP/rb/out1_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.486ns (20.106%)  route 5.904ns (79.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.904     7.390    clk1/AR[0]
    SLICE_X57Y92         FDCE                                         f  clk1/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[14]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.486ns (20.106%)  route 5.904ns (79.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.904     7.390    clk1/AR[0]
    SLICE_X57Y92         FDCE                                         f  clk1/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.486ns (20.106%)  route 5.904ns (79.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.904     7.390    clk1/AR[0]
    SLICE_X57Y92         FDCE                                         f  clk1/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[18]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 1.486ns (20.490%)  route 5.765ns (79.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.765     7.251    clk1/AR[0]
    SLICE_X57Y91         FDCE                                         f  clk1/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    clk1/CLK
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 1.486ns (20.490%)  route 5.765ns (79.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.765     7.251    clk1/AR[0]
    SLICE_X57Y91         FDCE                                         f  clk1/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    clk1/CLK
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 1.486ns (20.490%)  route 5.765ns (79.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.765     7.251    clk1/AR[0]
    SLICE_X57Y91         FDCE                                         f  clk1/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    clk1/CLK
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.103ns  (logic 1.486ns (20.918%)  route 5.617ns (79.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.617     7.103    clk1/AR[0]
    SLICE_X57Y90         FDCE                                         f  clk1/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.926    clk1/CLK
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.103ns  (logic 1.486ns (20.918%)  route 5.617ns (79.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.617     7.103    clk1/AR[0]
    SLICE_X57Y90         FDCE                                         f  clk1/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.926    clk1/CLK
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.103ns  (logic 1.486ns (20.918%)  route 5.617ns (79.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.617     7.103    clk1/AR[0]
    SLICE_X57Y90         FDCE                                         f  clk1/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.926    clk1/CLK
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 1.486ns (21.012%)  route 5.585ns (78.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         5.585     7.071    clk1/AR[0]
    SLICE_X57Y89         FDCE                                         f  clk1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.926    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.416ns  (logic 0.254ns (10.494%)  route 2.163ns (89.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.163     2.416    clk1/AR[0]
    SLICE_X55Y94         FDCE                                         f  clk1/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X55Y94         FDCE                                         r  clk1/counter_reg[23]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.427ns  (logic 0.254ns (10.448%)  route 2.173ns (89.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.173     2.427    clk1/AR[0]
    SLICE_X57Y94         FDCE                                         f  clk1/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[21]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.427ns  (logic 0.254ns (10.448%)  route 2.173ns (89.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.173     2.427    clk1/AR[0]
    SLICE_X57Y94         FDCE                                         f  clk1/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[22]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.427ns  (logic 0.254ns (10.448%)  route 2.173ns (89.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.173     2.427    clk1/AR[0]
    SLICE_X57Y94         FDCE                                         f  clk1/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[24]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.486ns  (logic 0.254ns (10.200%)  route 2.232ns (89.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.232     2.486    clk1/AR[0]
    SLICE_X55Y92         FDCE                                         f  clk1/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.486ns  (logic 0.254ns (10.200%)  route 2.232ns (89.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.232     2.486    clk1/AR[0]
    SLICE_X55Y92         FDCE                                         f  clk1/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.490ns  (logic 0.254ns (10.185%)  route 2.236ns (89.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.236     2.490    clk1/AR[0]
    SLICE_X57Y93         FDCE                                         f  clk1/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[17]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.490ns  (logic 0.254ns (10.185%)  route 2.236ns (89.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.236     2.490    clk1/AR[0]
    SLICE_X57Y93         FDCE                                         f  clk1/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[19]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.490ns  (logic 0.254ns (10.185%)  route 2.236ns (89.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.236     2.490    clk1/AR[0]
    SLICE_X57Y93         FDCE                                         f  clk1/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[20]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.490ns  (logic 0.254ns (10.183%)  route 2.237ns (89.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         2.237     2.490    clk1/AR[0]
    SLICE_X57Y95         FDCE                                         f  clk1/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[25]/C





