{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702863738107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702863738122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 20:42:18 2023 " "Processing started: Sun Dec 17 20:42:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702863738122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863738122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PacMan -c PacMan " "Command: quartus_map --read_settings_files=on --write_settings_files=off PacMan -c PacMan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863738123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702863738476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702863738476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapdisplaycontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file mapdisplaycontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MapDisplayController " "Found entity 1: MapDisplayController" {  } { { "MapDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapDisplayController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map.v 1 1 " "Found 1 design units, including 1 entities, in source file map.v" { { "Info" "ISGN_ENTITY_NAME" "1 Map " "Found entity 1: Map" {  } { { "Map.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/Map.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterdisplaycontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file characterdisplaycontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterDisplayController " "Found entity 1: CharacterDisplayController" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ratedivider.v 1 1 " "Found 1 design units, including 1 entities, in source file ratedivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 RateDivider " "Found entity 1: RateDivider" {  } { { "RateDivider.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/RateDivider.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file mapcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MapController " "Found entity 1: MapController" {  } { { "MapController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746284 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DisplayController.v(37) " "Verilog HDL information at DisplayController.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702863746284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file displaycontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman.v 2 2 " "Found 2 design units, including 2 entities, in source file pacman.v" { { "Info" "ISGN_ENTITY_NAME" "1 PacMan " "Found entity 1: PacMan" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746288 ""} { "Info" "ISGN_ENTITY_NAME" "2 MainModule " "Found entity 2: MainModule" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debugLEDs DisplayController.v(114) " "Verilog HDL Implicit Net warning at DisplayController.v(114): created implicit net for \"debugLEDs\"" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PacMan " "Elaborating entity \"PacMan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702863746347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en PacMan.v(32) " "Verilog HDL or VHDL warning at PacMan.v(32): object \"en\" assigned a value but never read" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702863746347 "|PacMan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "PacMan.v" "VGA" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Background.mif " "Parameter \"INIT_FILE\" = \"Background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746390 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702863746390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_9hg1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_9hg1.tdf" "decode2" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_9hg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_9hg1.tdf" "rden_decode_b" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_9hg1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_9hg1.tdf" "mux3" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_9hg1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746599 ""}  } { { "vga_pll.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702863746599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider RateDivider:div " "Elaborating entity \"RateDivider\" for hierarchy \"RateDivider:div\"" {  } { { "PacMan.v" "div" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainModule MainModule:main_module " "Elaborating entity \"MainModule\" for hierarchy \"MainModule:main_module\"" {  } { { "PacMan.v" "main_module" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finishedDisp PacMan.v(147) " "Verilog HDL or VHDL warning at PacMan.v(147): object \"finishedDisp\" assigned a value but never read" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 PacMan.v(194) " "Verilog HDL assignment warning at PacMan.v(194): truncated value with size 9 to match size of target (5)" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 PacMan.v(195) " "Verilog HDL assignment warning at PacMan.v(195): truncated value with size 9 to match size of target (5)" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PacMan.v(204) " "Verilog HDL Case Statement information at PacMan.v(204): all case item expressions in this case statement are onehot" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 204 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PacMan.v(238) " "Verilog HDL Case Statement information at PacMan.v(238): all case item expressions in this case statement are onehot" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PacMan.v(244) " "Verilog HDL Case Statement information at PacMan.v(244): all case item expressions in this case statement are onehot" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 244 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 PacMan.v(254) " "Verilog HDL assignment warning at PacMan.v(254): truncated value with size 9 to match size of target (5)" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 PacMan.v(255) " "Verilog HDL assignment warning at PacMan.v(255): truncated value with size 9 to match size of target (5)" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 PacMan.v(258) " "Verilog HDL assignment warning at PacMan.v(258): truncated value with size 9 to match size of target (5)" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 PacMan.v(259) " "Verilog HDL assignment warning at PacMan.v(259): truncated value with size 9 to match size of target (5)" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702863746607 "|PacMan|MainModule:main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isHit PacMan.v(173) " "Verilog HDL Always Construct warning at PacMan.v(173): inferring latch(es) for variable \"isHit\", which holds its previous value in one or more paths through the always construct" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702863746611 "|PacMan|MainModule:main_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debugLEDs\[9..6\] PacMan.v(103) " "Output port \"debugLEDs\[9..6\]\" at PacMan.v(103) has no driver" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702863746611 "|PacMan|MainModule:main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isHit PacMan.v(173) " "Inferred latch for \"isHit\" at PacMan.v(173)" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746615 "|PacMan|MainModule:main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapController MainModule:main_module\|MapController:map " "Elaborating entity \"MapController\" for hierarchy \"MainModule:main_module\|MapController:map\"" {  } { { "PacMan.v" "map" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Map MainModule:main_module\|MapController:map\|Map:map " "Elaborating entity \"Map\" for hierarchy \"MainModule:main_module\|MapController:map\|Map:map\"" {  } { { "MapController.v" "map" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\"" {  } { { "Map.v" "altsyncram_component" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/Map.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\"" {  } { { "Map.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/Map.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component " "Instantiated megafunction \"MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MapData.mif " "Parameter \"init_file\" = \"MapData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863746657 ""}  } { { "Map.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/Map.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702863746657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9i1 " "Found entity 1: altsyncram_k9i1" {  } { { "db/altsyncram_k9i1.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_k9i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863746693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k9i1 MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\|altsyncram_k9i1:auto_generated " "Elaborating entity \"altsyncram_k9i1\" for hierarchy \"MainModule:main_module\|MapController:map\|Map:map\|altsyncram:altsyncram_component\|altsyncram_k9i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController MainModule:main_module\|DisplayController:dispController " "Elaborating entity \"DisplayController\" for hierarchy \"MainModule:main_module\|DisplayController:dispController\"" {  } { { "PacMan.v" "dispController" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DisplayController.v(70) " "Verilog HDL Case Statement warning at DisplayController.v(70): incomplete case statement has no default case item" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_out DisplayController.v(70) " "Verilog HDL Always Construct warning at DisplayController.v(70): inferring latch(es) for variable \"x_out\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out DisplayController.v(70) " "Verilog HDL Always Construct warning at DisplayController.v(70): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] DisplayController.v(70) " "Inferred latch for \"y_out\[0\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] DisplayController.v(70) " "Inferred latch for \"y_out\[1\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] DisplayController.v(70) " "Inferred latch for \"y_out\[2\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] DisplayController.v(70) " "Inferred latch for \"y_out\[3\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] DisplayController.v(70) " "Inferred latch for \"y_out\[4\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] DisplayController.v(70) " "Inferred latch for \"y_out\[5\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] DisplayController.v(70) " "Inferred latch for \"y_out\[6\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] DisplayController.v(70) " "Inferred latch for \"y_out\[7\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] DisplayController.v(70) " "Inferred latch for \"x_out\[0\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] DisplayController.v(70) " "Inferred latch for \"x_out\[1\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] DisplayController.v(70) " "Inferred latch for \"x_out\[2\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] DisplayController.v(70) " "Inferred latch for \"x_out\[3\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] DisplayController.v(70) " "Inferred latch for \"x_out\[4\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] DisplayController.v(70) " "Inferred latch for \"x_out\[5\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] DisplayController.v(70) " "Inferred latch for \"x_out\[6\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] DisplayController.v(70) " "Inferred latch for \"x_out\[7\]\" at DisplayController.v(70)" {  } { { "DisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 "|PacMan|MainModule:main_module|DisplayController:dispController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharacterDisplayController MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr " "Elaborating entity \"CharacterDisplayController\" for hierarchy \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\"" {  } { { "DisplayController.v" "charDispContr" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746697 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row0 CharacterDisplayController.v(95) " "Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable \"row0\", which holds its previous value in one or more paths through the always construct" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row1 CharacterDisplayController.v(95) " "Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable \"row1\", which holds its previous value in one or more paths through the always construct" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row2 CharacterDisplayController.v(95) " "Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable \"row2\", which holds its previous value in one or more paths through the always construct" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row3 CharacterDisplayController.v(95) " "Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable \"row3\", which holds its previous value in one or more paths through the always construct" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row4 CharacterDisplayController.v(95) " "Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable \"row4\", which holds its previous value in one or more paths through the always construct" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spriteColor CharacterDisplayController.v(95) " "Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable \"spriteColor\", which holds its previous value in one or more paths through the always construct" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteColor\[0\] CharacterDisplayController.v(95) " "Inferred latch for \"spriteColor\[0\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteColor\[1\] CharacterDisplayController.v(95) " "Inferred latch for \"spriteColor\[1\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spriteColor\[2\] CharacterDisplayController.v(95) " "Inferred latch for \"spriteColor\[2\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row4\[0\] CharacterDisplayController.v(95) " "Inferred latch for \"row4\[0\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row4\[1\] CharacterDisplayController.v(95) " "Inferred latch for \"row4\[1\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row4\[2\] CharacterDisplayController.v(95) " "Inferred latch for \"row4\[2\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row4\[3\] CharacterDisplayController.v(95) " "Inferred latch for \"row4\[3\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row4\[4\] CharacterDisplayController.v(95) " "Inferred latch for \"row4\[4\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row3\[0\] CharacterDisplayController.v(95) " "Inferred latch for \"row3\[0\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row3\[1\] CharacterDisplayController.v(95) " "Inferred latch for \"row3\[1\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row3\[2\] CharacterDisplayController.v(95) " "Inferred latch for \"row3\[2\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row3\[3\] CharacterDisplayController.v(95) " "Inferred latch for \"row3\[3\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row3\[4\] CharacterDisplayController.v(95) " "Inferred latch for \"row3\[4\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row2\[0\] CharacterDisplayController.v(95) " "Inferred latch for \"row2\[0\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row2\[1\] CharacterDisplayController.v(95) " "Inferred latch for \"row2\[1\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row2\[2\] CharacterDisplayController.v(95) " "Inferred latch for \"row2\[2\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row2\[3\] CharacterDisplayController.v(95) " "Inferred latch for \"row2\[3\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row2\[4\] CharacterDisplayController.v(95) " "Inferred latch for \"row2\[4\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row1\[0\] CharacterDisplayController.v(95) " "Inferred latch for \"row1\[0\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row1\[1\] CharacterDisplayController.v(95) " "Inferred latch for \"row1\[1\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row1\[2\] CharacterDisplayController.v(95) " "Inferred latch for \"row1\[2\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row1\[3\] CharacterDisplayController.v(95) " "Inferred latch for \"row1\[3\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row1\[4\] CharacterDisplayController.v(95) " "Inferred latch for \"row1\[4\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row0\[0\] CharacterDisplayController.v(95) " "Inferred latch for \"row0\[0\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row0\[1\] CharacterDisplayController.v(95) " "Inferred latch for \"row0\[1\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row0\[2\] CharacterDisplayController.v(95) " "Inferred latch for \"row0\[2\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row0\[3\] CharacterDisplayController.v(95) " "Inferred latch for \"row0\[3\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row0\[4\] CharacterDisplayController.v(95) " "Inferred latch for \"row0\[4\]\" at CharacterDisplayController.v(95)" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapDisplayController MainModule:main_module\|DisplayController:dispController\|MapDisplayController:mapDispContr " "Elaborating entity \"MapDisplayController\" for hierarchy \"MainModule:main_module\|DisplayController:dispController\|MapDisplayController:mapDispContr\"" {  } { { "DisplayController.v" "mapDispContr" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debugLEDs MapDisplayController.v(12) " "Output port \"debugLEDs\" at MapDisplayController.v(12) has no driver" {  } { { "MapDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapDisplayController.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702863746701 "|PacMan|MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MainModule:main_module\|MapController:map\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MainModule:main_module\|MapController:map\|Mult0\"" {  } { { "MapController.v" "Mult0" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863747424 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MainModule:main_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MainModule:main_module\|Div0\"" {  } { { "PacMan.v" "Div0" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863747424 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MainModule:main_module\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MainModule:main_module\|Div3\"" {  } { { "PacMan.v" "Div3" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863747424 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MainModule:main_module\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MainModule:main_module\|Div2\"" {  } { { "PacMan.v" "Div2" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863747424 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MainModule:main_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MainModule:main_module\|Div1\"" {  } { { "PacMan.v" "Div1" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863747424 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MainModule:main_module\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MainModule:main_module\|Div5\"" {  } { { "PacMan.v" "Div5" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 259 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863747424 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MainModule:main_module\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MainModule:main_module\|Div4\"" {  } { { "PacMan.v" "Div4" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 258 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863747424 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702863747424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainModule:main_module\|MapController:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\"" {  } { { "MapController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863747672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainModule:main_module\|MapController:map\|lpm_mult:Mult0 " "Instantiated megafunction \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863747672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863747672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863747672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863747672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863747672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863747672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863747672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863747672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863747672 ""}  } { { "MapController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702863747672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MainModule:main_module\|MapController:map\|lpm_mult:Mult0\|multcore:mult_core MainModule:main_module\|MapController:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "MapController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863747846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MainModule:main_module\|MapController:map\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder MainModule:main_module\|MapController:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "MapController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863747879 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MainModule:main_module\|MapController:map\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] MainModule:main_module\|MapController:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "MapController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863747996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863748047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863748047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MainModule:main_module\|MapController:map\|lpm_mult:Mult0\|altshift:external_latency_ffs MainModule:main_module\|MapController:map\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"MainModule:main_module\|MapController:map\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "MapController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863748086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainModule:main_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MainModule:main_module\|lpm_divide:Div0\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 194 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863748375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainModule:main_module\|lpm_divide:Div0 " "Instantiated megafunction \"MainModule:main_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863748375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863748375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863748375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863748375 ""}  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 194 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702863748375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863748441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863748441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863748461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863748461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863748482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863748482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863748535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863748535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702863748596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863748596 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702863748997 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[0\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[0\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row2\[1\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row2\[1\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row2\[0\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row2\[0\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row3\[1\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row3\[1\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row3\[0\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row3\[0\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[1\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[4\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[4\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row2\[4\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row2\[4\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row2\[3\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row2\[3\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row3\[4\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row3\[4\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row3\[3\] MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\] " "Duplicate LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row3\[3\]\" merged with LATCH primitive \"MainModule:main_module\|DisplayController:dispController\|CharacterDisplayController:charDispContr\|row1\[3\]\"" {  } { { "CharacterDisplayController.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v" 95 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702863749022 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1702863749022 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 191 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702863749026 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702863749026 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702863749243 "|PacMan|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702863749243 "|PacMan|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702863749243 "|PacMan|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702863749243 "|PacMan|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702863749243 "|PacMan|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702863749243 "|PacMan|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702863749243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702863749346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702863749983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/output_files/PacMan.map.smsg " "Generated suppressed messages file C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/output_files/PacMan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863750206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702863750525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702863750525 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863751044 "|PacMan|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863751044 "|PacMan|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863751044 "|PacMan|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863751044 "|PacMan|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863751044 "|PacMan|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863751044 "|PacMan|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863751044 "|PacMan|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863751044 "|PacMan|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "PacMan.v" "" { Text "C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702863751044 "|PacMan|sw[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702863751044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "990 " "Implemented 990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702863751044 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702863751044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "923 " "Implemented 923 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702863751044 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702863751044 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1702863751044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702863751044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702863751084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 20:42:31 2023 " "Processing ended: Sun Dec 17 20:42:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702863751084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702863751084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702863751084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702863751084 ""}
