

================================================================
== Vitis HLS Report for 'tx_pkg_arbiter_64_s'
================================================================
* Date:           Tue Aug 15 18:30:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  6.308 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_mem_read_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_tx_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln2101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2101]   --->   Operation 21 'specpipeline' 'specpipeline_ln2101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%state_load = load i3 %state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2127]   --->   Operation 22 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%info_type_load = load i32 %info_type" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 23 'load' 'info_type_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%info_words_V_load = load i29 %info_words_V"   --->   Operation 24 'load' 'info_words_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wordCounter_V_load = load i8 %wordCounter_V"   --->   Operation 25 'load' 'wordCounter_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%switch_ln2127 = switch i3 %state_load, void %sw.bb.i, i3 6, void %sw.bb107.i, i3 4, void %sw.bb14.i, i3 5, void %sw.bb31.i, i3 1, void %sw.bb47.i, i3 2, void %sw.bb67.i, i3 3, void %sw.bb86.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2127]   --->   Operation 26 'switch' 'switch_ln2127' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i_143 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_mem_read_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2245]   --->   Operation 27 'nbreadreq' 'tmp_i_143' <Predicate = (state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%br_ln2245 = br i1 %tmp_i_143, void %if.end106.i, void %if.then88.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2245]   --->   Operation 28 'br' 'br_ln2245' <Predicate = (state_load == 3)> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%s_axis_mem_read_data_read_2 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_mem_read_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247]   --->   Operation 29 'read' 's_axis_mem_read_data_read_2' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%currWord_last_V_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_mem_read_data_read_2, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247]   --->   Operation 30 'bitselect' 'currWord_last_V_6' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.35ns)   --->   "%add_ln840_5 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 31 'add' 'add_ln840_5' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%icmp_ln1019_5 = icmp_eq  i8 %add_ln840_5, i8 176"   --->   Operation 32 'icmp' 'icmp_ln1019_5' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%br_ln2253 = br i1 %icmp_ln1019_5, void %if.end105.i, void %if.then96.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2253]   --->   Operation 33 'br' 'br_ln2253' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (1.47ns)   --->   "%add_ln841_4 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 34 'add' 'add_ln841_4' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841_4, i29 %info_words_V"   --->   Operation 35 'store' 'store_ln841' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 0.90>
ST_1 : Operation 36 [1/1] (1.26ns)   --->   "%icmp_ln2258 = icmp_eq  i32 %info_type_load, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 36 'icmp' 'icmp_ln2258' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.24ns)   --->   "%icmp_ln1039_1 = icmp_ult  i29 %add_ln841_4, i29 177"   --->   Operation 37 'icmp' 'icmp_ln1039_1' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%and_ln2258 = and i1 %icmp_ln2258, i1 %icmp_ln1039_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 38 'and' 'and_ln2258' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%or_ln2258 = or i1 %and_ln2258, i1 %currWord_last_V_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 39 'or' 'or_ln2258' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%br_ln2262 = br void %if.end105.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2262]   --->   Operation 40 'br' 'br_ln2262' <Predicate = (state_load == 3 & tmp_i_143 & icmp_ln1019_5)> <Delay = 0.84>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%state_flag_16_i = phi i1 %or_ln2258, void %if.then96.i, i1 %currWord_last_V_6, void %if.then88.i"   --->   Operation 41 'phi' 'state_flag_16_i' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%state_new_16_i = phi i1 %and_ln2258, void %if.then96.i, i1 0, void %if.then88.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 42 'phi' 'state_new_16_i' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%wordCounter_V_new_9_i = phi i8 0, void %if.then96.i, i8 %add_ln840_5, void %if.then88.i"   --->   Operation 43 'phi' 'wordCounter_V_new_9_i' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.84ns)   --->   "%br_ln2264 = br void %if.end106.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2264]   --->   Operation 44 'br' 'br_ln2264' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.84>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%state_flag_17_i = phi i1 %state_flag_16_i, void %if.end105.i, i1 0, void %sw.bb86.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 45 'phi' 'state_flag_17_i' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%state_new_17_i = phi i1 %state_new_16_i, void %if.end105.i, i1 0, void %sw.bb86.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 46 'phi' 'state_new_17_i' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_10_i = phi i1 1, void %if.end105.i, i1 0, void %sw.bb86.i"   --->   Operation 47 'phi' 'wordCounter_V_flag_10_i' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%wordCounter_V_new_10_i = phi i8 %wordCounter_V_new_9_i, void %if.end105.i, i8 0, void %sw.bb86.i"   --->   Operation 48 'phi' 'wordCounter_V_new_10_i' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln2265 = zext i1 %state_new_17_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2265]   --->   Operation 49 'zext' 'zext_ln2265' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.92ns)   --->   "%br_ln2265 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2265]   --->   Operation 50 'br' 'br_ln2265' <Predicate = (state_load == 3)> <Delay = 0.92>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_mem_read_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2222]   --->   Operation 51 'nbreadreq' 'tmp_9_i' <Predicate = (state_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 52 [1/1] (0.84ns)   --->   "%br_ln2222 = br i1 %tmp_9_i, void %if.end85.i, void %if.then69.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2222]   --->   Operation 52 'br' 'br_ln2222' <Predicate = (state_load == 2)> <Delay = 0.84>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%s_axis_mem_read_data_read_1 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_mem_read_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224]   --->   Operation 53 'read' 's_axis_mem_read_data_read_1' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%currWord_last_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_mem_read_data_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224]   --->   Operation 54 'bitselect' 'currWord_last_V_5' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.35ns)   --->   "%add_ln840_4 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 55 'add' 'add_ln840_4' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.86ns)   --->   "%icmp_ln1019_4 = icmp_eq  i8 %add_ln840_4, i8 176"   --->   Operation 56 'icmp' 'icmp_ln1019_4' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%br_ln2234 = br i1 %icmp_ln1019_4, void %if.end84.i, void %if.then79.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2234]   --->   Operation 57 'br' 'br_ln2234' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.84>
ST_1 : Operation 58 [1/1] (1.47ns)   --->   "%add_ln841_3 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 58 'add' 'add_ln841_3' <Predicate = (state_load == 2 & tmp_9_i & icmp_ln1019_4)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841_3, i29 %info_words_V"   --->   Operation 59 'store' 'store_ln841' <Predicate = (state_load == 2 & tmp_9_i & icmp_ln1019_4)> <Delay = 0.90>
ST_1 : Operation 60 [1/1] (0.84ns)   --->   "%br_ln2240 = br void %if.end84.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2240]   --->   Operation 60 'br' 'br_ln2240' <Predicate = (state_load == 2 & tmp_9_i & icmp_ln1019_4)> <Delay = 0.84>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%currWord_last_V_10 = phi i1 1, void %if.then79.i, i1 %currWord_last_V_5, void %if.then69.i"   --->   Operation 61 'phi' 'currWord_last_V_10' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln2125_1)   --->   "%state_new_12_i = phi i1 1, void %if.then79.i, i1 0, void %if.then69.i"   --->   Operation 62 'phi' 'state_new_12_i' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%wordCounter_V_new_7_i = phi i8 0, void %if.then79.i, i8 %add_ln840_4, void %if.then69.i"   --->   Operation 63 'phi' 'wordCounter_V_new_7_i' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln2125_1 = select i1 %state_new_12_i, i2 3, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2125]   --->   Operation 64 'select' 'select_ln2125_1' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_mem_read_data_read_1, i128 72, i1 %currWord_last_V_10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2241]   --->   Operation 65 'bitset' 'tmp_7' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.84ns)   --->   "%br_ln2242 = br void %if.end85.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2242]   --->   Operation 66 'br' 'br_ln2242' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 0.84>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%state_flag_13_i = phi i1 %currWord_last_V_10, void %if.end84.i, i1 0, void %sw.bb67.i"   --->   Operation 67 'phi' 'state_flag_13_i' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%state_new_13_i = phi i2 %select_ln2125_1, void %if.end84.i, i2 0, void %sw.bb67.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2125]   --->   Operation 68 'phi' 'state_new_13_i' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_8_i = phi i1 1, void %if.end84.i, i1 0, void %sw.bb67.i"   --->   Operation 69 'phi' 'wordCounter_V_flag_8_i' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%wordCounter_V_new_8_i = phi i8 %wordCounter_V_new_7_i, void %if.end84.i, i8 0, void %sw.bb67.i"   --->   Operation 70 'phi' 'wordCounter_V_new_8_i' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln2243 = zext i2 %state_new_13_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2243]   --->   Operation 71 'zext' 'zext_ln2243' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.92ns)   --->   "%br_ln2243 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2243]   --->   Operation 72 'br' 'br_ln2243' <Predicate = (state_load == 2)> <Delay = 0.92>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_mem_read_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2199]   --->   Operation 73 'nbreadreq' 'tmp_8_i' <Predicate = (state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 74 [1/1] (0.84ns)   --->   "%br_ln2199 = br i1 %tmp_8_i, void %if.end66.i, void %if.then49.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2199]   --->   Operation 74 'br' 'br_ln2199' <Predicate = (state_load == 1)> <Delay = 0.84>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%s_axis_mem_read_data_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_mem_read_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201]   --->   Operation 75 'read' 's_axis_mem_read_data_read' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%currWord_last_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_mem_read_data_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201]   --->   Operation 76 'bitselect' 'currWord_last_V_4' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.35ns)   --->   "%add_ln840_3 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 77 'add' 'add_ln840_3' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.86ns)   --->   "%icmp_ln1019_3 = icmp_eq  i8 %add_ln840_3, i8 176"   --->   Operation 78 'icmp' 'icmp_ln1019_3' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.84ns)   --->   "%br_ln2207 = br i1 %icmp_ln1019_3, void %if.end65.i, void %if.then57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2207]   --->   Operation 79 'br' 'br_ln2207' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.84>
ST_1 : Operation 80 [1/1] (1.47ns)   --->   "%add_ln841_2 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 80 'add' 'add_ln841_2' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841_2, i29 %info_words_V"   --->   Operation 81 'store' 'store_ln841' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 0.90>
ST_1 : Operation 82 [1/1] (1.24ns)   --->   "%icmp_ln1035_1 = icmp_ugt  i29 %add_ln841_2, i29 176"   --->   Operation 82 'icmp' 'icmp_ln1035_1' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.48ns)   --->   "%or_ln2213 = or i1 %icmp_ln1035_1, i1 %currWord_last_V_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213]   --->   Operation 83 'or' 'or_ln2213' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.84ns)   --->   "%br_ln2217 = br void %if.end65.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2217]   --->   Operation 84 'br' 'br_ln2217' <Predicate = (state_load == 1 & tmp_8_i & icmp_ln1019_3)> <Delay = 0.84>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%state_flag_9_i = phi i1 %or_ln2213, void %if.then57.i, i1 %currWord_last_V_4, void %if.then49.i"   --->   Operation 85 'phi' 'state_flag_9_i' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln2125)   --->   "%state_new_9_i = phi i1 %icmp_ln1035_1, void %if.then57.i, i1 0, void %if.then49.i"   --->   Operation 86 'phi' 'state_new_9_i' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%wordCounter_V_new_5_i = phi i8 0, void %if.then57.i, i8 %add_ln840_3, void %if.then49.i"   --->   Operation 87 'phi' 'wordCounter_V_new_5_i' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln2125 = select i1 %state_new_9_i, i2 3, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2125]   --->   Operation 88 'select' 'select_ln2125' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.84ns)   --->   "%br_ln2219 = br void %if.end66.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2219]   --->   Operation 89 'br' 'br_ln2219' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.84>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%state_flag_10_i = phi i1 %state_flag_9_i, void %if.end65.i, i1 0, void %sw.bb47.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213]   --->   Operation 90 'phi' 'state_flag_10_i' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%state_new_10_i = phi i2 %select_ln2125, void %if.end65.i, i2 0, void %sw.bb47.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2125]   --->   Operation 91 'phi' 'state_new_10_i' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_6_i = phi i1 1, void %if.end65.i, i1 0, void %sw.bb47.i"   --->   Operation 92 'phi' 'wordCounter_V_flag_6_i' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%wordCounter_V_new_6_i = phi i8 %wordCounter_V_new_5_i, void %if.end65.i, i8 0, void %sw.bb47.i"   --->   Operation 93 'phi' 'wordCounter_V_new_6_i' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln2220 = zext i2 %state_new_10_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2220]   --->   Operation 94 'zext' 'zext_ln2220' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.92ns)   --->   "%br_ln2220 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2220]   --->   Operation 95 'br' 'br_ln2220' <Predicate = (state_load == 1)> <Delay = 0.92>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_7_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_tx_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2182]   --->   Operation 96 'nbreadreq' 'tmp_7_i' <Predicate = (state_load == 5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 97 [1/1] (0.92ns)   --->   "%br_ln2182 = br i1 %tmp_7_i, void %sw.epilog.i, void %if.then33.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2182]   --->   Operation 97 'br' 'br_ln2182' <Predicate = (state_load == 5)> <Delay = 0.92>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%s_axis_tx_data_read_2 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_tx_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184]   --->   Operation 98 'read' 's_axis_tx_data_read_2' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%currWord_last_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_tx_data_read_2, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184]   --->   Operation 99 'bitselect' 'currWord_last_V_2' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.35ns)   --->   "%add_ln840_2 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 100 'add' 'add_ln840_2' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.86ns)   --->   "%icmp_ln1019_2 = icmp_eq  i8 %add_ln840_2, i8 176"   --->   Operation 101 'icmp' 'icmp_ln1019_2' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.37ns)   --->   "%select_ln2190 = select i1 %icmp_ln1019_2, i8 0, i8 %add_ln840_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2190]   --->   Operation 102 'select' 'select_ln2190' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.48ns)   --->   "%currWord_last_V_3 = or i1 %icmp_ln1019_2, i1 %currWord_last_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2190]   --->   Operation 103 'or' 'currWord_last_V_3' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_tx_data_read_2, i128 72, i1 %currWord_last_V_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2195]   --->   Operation 104 'bitset' 'tmp' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.92ns)   --->   "%br_ln2196 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2196]   --->   Operation 105 'br' 'br_ln2196' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 0.92>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_tx_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2159]   --->   Operation 106 'nbreadreq' 'tmp_6_i' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 107 [1/1] (0.84ns)   --->   "%br_ln2159 = br i1 %tmp_6_i, void %if.end30.i, void %if.then16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2159]   --->   Operation 107 'br' 'br_ln2159' <Predicate = (state_load == 4)> <Delay = 0.84>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%s_axis_tx_data_read_1 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_tx_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161]   --->   Operation 108 'read' 's_axis_tx_data_read_1' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_tx_data_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161]   --->   Operation 109 'bitselect' 'currWord_last_V_1' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.35ns)   --->   "%add_ln840_1 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 110 'add' 'add_ln840_1' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.86ns)   --->   "%icmp_ln1019_1 = icmp_eq  i8 %add_ln840_1, i8 176"   --->   Operation 111 'icmp' 'icmp_ln1019_1' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.84ns)   --->   "%br_ln2167 = br i1 %icmp_ln1019_1, void %if.end29.i, void %if.then21.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2167]   --->   Operation 112 'br' 'br_ln2167' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.84>
ST_1 : Operation 113 [1/1] (1.47ns)   --->   "%add_ln841_1 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 113 'add' 'add_ln841_1' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841_1, i29 %info_words_V"   --->   Operation 114 'store' 'store_ln841' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 0.90>
ST_1 : Operation 115 [1/1] (1.24ns)   --->   "%icmp_ln1035 = icmp_ugt  i29 %add_ln841_1, i29 176"   --->   Operation 115 'icmp' 'icmp_ln1035' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.48ns)   --->   "%or_ln2173 = or i1 %icmp_ln1035, i1 %currWord_last_V_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 116 'or' 'or_ln2173' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.49ns)   --->   "%select_ln2173 = select i1 %icmp_ln1035, i2 2, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 117 'select' 'select_ln2173' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.84ns)   --->   "%br_ln2177 = br void %if.end29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2177]   --->   Operation 118 'br' 'br_ln2177' <Predicate = (state_load == 4 & tmp_6_i & icmp_ln1019_1)> <Delay = 0.84>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%state_flag_3_i = phi i1 %or_ln2173, void %if.then21.i, i1 %currWord_last_V_1, void %if.then16.i"   --->   Operation 119 'phi' 'state_flag_3_i' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%state_new_3_i = phi i2 %select_ln2173, void %if.then21.i, i2 0, void %if.then16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 120 'phi' 'state_new_3_i' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%wordCounter_V_new_1_i = phi i8 0, void %if.then21.i, i8 %add_ln840_1, void %if.then16.i"   --->   Operation 121 'phi' 'wordCounter_V_new_1_i' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.84ns)   --->   "%br_ln2179 = br void %if.end30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2179]   --->   Operation 122 'br' 'br_ln2179' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.84>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%state_flag_4_i = phi i1 %state_flag_3_i, void %if.end29.i, i1 0, void %sw.bb14.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 123 'phi' 'state_flag_4_i' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%state_new_4_i = phi i2 %state_new_3_i, void %if.end29.i, i2 0, void %sw.bb14.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173]   --->   Operation 124 'phi' 'state_new_4_i' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_2_i = phi i1 1, void %if.end29.i, i1 0, void %sw.bb14.i"   --->   Operation 125 'phi' 'wordCounter_V_flag_2_i' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%wordCounter_V_new_2_i = phi i8 %wordCounter_V_new_1_i, void %if.end29.i, i8 0, void %sw.bb14.i"   --->   Operation 126 'phi' 'wordCounter_V_new_2_i' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln2180 = sext i2 %state_new_4_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2180]   --->   Operation 127 'sext' 'sext_ln2180' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.92ns)   --->   "%br_ln2180 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2180]   --->   Operation 128 'br' 'br_ln2180' <Predicate = (state_load == 4)> <Delay = 0.92>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_tx_data, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2267]   --->   Operation 129 'nbreadreq' 'tmp_1_i' <Predicate = (state_load == 6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 130 [1/1] (0.92ns)   --->   "%br_ln2267 = br i1 %tmp_1_i, void %sw.epilog.i, void %if.then109.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2267]   --->   Operation 130 'br' 'br_ln2267' <Predicate = (state_load == 6)> <Delay = 0.92>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%s_axis_tx_data_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_tx_data" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269]   --->   Operation 131 'read' 's_axis_tx_data_read' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_tx_data_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269]   --->   Operation 132 'bitselect' 'currWord_last_V' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.35ns)   --->   "%add_ln840 = add i8 %wordCounter_V_load, i8 1"   --->   Operation 133 'add' 'add_ln840' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.86ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %add_ln840, i8 176"   --->   Operation 134 'icmp' 'icmp_ln1019' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.84ns)   --->   "%br_ln2275 = br i1 %icmp_ln1019, void %if.end127.i, void %if.then117.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2275]   --->   Operation 135 'br' 'br_ln2275' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.84>
ST_1 : Operation 136 [1/1] (1.47ns)   --->   "%add_ln841 = add i29 %info_words_V_load, i29 536870736"   --->   Operation 136 'add' 'add_ln841' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.90ns)   --->   "%store_ln841 = store i29 %add_ln841, i29 %info_words_V"   --->   Operation 137 'store' 'store_ln841' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.90>
ST_1 : Operation 138 [1/1] (1.26ns)   --->   "%icmp_ln2280 = icmp_eq  i32 %info_type_load, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 138 'icmp' 'icmp_ln2280' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (1.24ns)   --->   "%icmp_ln1039 = icmp_ult  i29 %add_ln841, i29 177"   --->   Operation 139 'icmp' 'icmp_ln1039' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.48ns)   --->   "%and_ln2280 = and i1 %icmp_ln2280, i1 %icmp_ln1039" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 140 'and' 'and_ln2280' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.48ns)   --->   "%or_ln2280 = or i1 %and_ln2280, i1 %currWord_last_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 141 'or' 'or_ln2280' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.51ns)   --->   "%select_ln2280 = select i1 %and_ln2280, i3 4, i3 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 142 'select' 'select_ln2280' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.84ns)   --->   "%br_ln2284 = br void %if.end127.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2284]   --->   Operation 143 'br' 'br_ln2284' <Predicate = (state_load == 6 & tmp_1_i & icmp_ln1019)> <Delay = 0.84>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%state_flag_20_i = phi i1 %or_ln2280, void %if.then117.i, i1 %currWord_last_V, void %if.then109.i"   --->   Operation 144 'phi' 'state_flag_20_i' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%state_new_20_i = phi i3 %select_ln2280, void %if.then117.i, i3 0, void %if.then109.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280]   --->   Operation 145 'phi' 'state_new_20_i' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%wordCounter_V_new_11_i = phi i8 0, void %if.then117.i, i8 %add_ln840, void %if.then109.i"   --->   Operation 146 'phi' 'wordCounter_V_new_11_i' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.92ns)   --->   "%br_ln2286 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2286]   --->   Operation 147 'br' 'br_ln2286' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.92>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %tx_pkgInfoFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2130]   --->   Operation 148 'nbreadreq' 'tmp_i' <Predicate = (state_load == 7) | (state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 128> <FIFO>
ST_1 : Operation 149 [1/1] (0.92ns)   --->   "%br_ln2130 = br i1 %tmp_i, void %sw.epilog.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2130]   --->   Operation 149 'br' 'br_ln2130' <Predicate = (state_load == 7) | (state_load == 0)> <Delay = 0.92>
ST_1 : Operation 150 [1/1] (2.33ns)   --->   "%tx_pkgInfoFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %tx_pkgInfoFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 150 'read' 'tx_pkgInfoFifo_read' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 128> <FIFO>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln2132 = trunc i96 %tx_pkgInfoFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 151 'trunc' 'trunc_ln2132' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln2132 = store i32 %trunc_ln2132, i32 %info_type" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 152 'store' 'store_ln2132' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %tx_pkgInfoFifo_read, i32 32, i32 63" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 153 'partselect' 'tmp_2_i' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_3_i = partselect i29 @_ssdm_op_PartSelect.i29.i96.i32.i32, i96 %tx_pkgInfoFifo_read, i32 64, i32 92" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 154 'partselect' 'tmp_3_i' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.90ns)   --->   "%store_ln2132 = store i29 %tmp_3_i, i29 %info_words_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2132]   --->   Operation 155 'store' 'store_ln2132' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.90>
ST_1 : Operation 156 [1/1] (1.26ns)   --->   "%icmp_ln2134 = icmp_eq  i32 %tmp_2_i, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2134]   --->   Operation 156 'icmp' 'icmp_ln2134' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (1.26ns)   --->   "%icmp_ln2136 = icmp_eq  i32 %trunc_ln2132, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2136]   --->   Operation 157 'icmp' 'icmp_ln2136' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln2134 = br i1 %icmp_ln2134, void %if.else7.i, void %if.then4.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2134]   --->   Operation 158 'br' 'br_ln2134' <Predicate = (state_load == 7 & tmp_i) | (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.51ns)   --->   "%select_ln2147 = select i1 %icmp_ln2136, i3 4, i3 5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2147]   --->   Operation 159 'select' 'select_ln2147' <Predicate = (state_load == 7 & tmp_i & !icmp_ln2134) | (state_load == 0 & tmp_i & !icmp_ln2134)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.92ns)   --->   "%br_ln0 = br void %sw.epilog.i"   --->   Operation 160 'br' 'br_ln0' <Predicate = (state_load == 7 & tmp_i & !icmp_ln2134) | (state_load == 0 & tmp_i & !icmp_ln2134)> <Delay = 0.92>
ST_1 : Operation 161 [1/1] (0.51ns)   --->   "%select_ln2144 = select i1 %icmp_ln2136, i3 1, i3 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2144]   --->   Operation 161 'select' 'select_ln2144' <Predicate = (state_load == 7 & tmp_i & icmp_ln2134) | (state_load == 0 & tmp_i & icmp_ln2134)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.92ns)   --->   "%br_ln2144 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2144]   --->   Operation 162 'br' 'br_ln2144' <Predicate = (state_load == 7 & tmp_i & icmp_ln2134) | (state_load == 0 & tmp_i & icmp_ln2134)> <Delay = 0.92>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%state_flag_22_i = phi i1 %state_flag_17_i, void %if.end106.i, i1 %state_flag_13_i, void %if.end85.i, i1 %state_flag_10_i, void %if.end66.i, i1 %state_flag_4_i, void %if.end30.i, i1 0, void %sw.bb.i, i1 1, void %if.else7.i, i1 1, void %if.then4.i, i1 %currWord_last_V_2, void %if.then33.i, i1 0, void %sw.bb31.i, i1 %state_flag_20_i, void %if.end127.i, i1 0, void %sw.bb107.i"   --->   Operation 163 'phi' 'state_flag_22_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%state_new_22_i = phi i3 %zext_ln2265, void %if.end106.i, i3 %zext_ln2243, void %if.end85.i, i3 %zext_ln2220, void %if.end66.i, i3 %sext_ln2180, void %if.end30.i, i3 0, void %sw.bb.i, i3 %select_ln2147, void %if.else7.i, i3 %select_ln2144, void %if.then4.i, i3 0, void %if.then33.i, i3 0, void %sw.bb31.i, i3 %state_new_20_i, void %if.end127.i, i3 0, void %sw.bb107.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2265]   --->   Operation 164 'phi' 'state_new_22_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_13_i = phi i1 %wordCounter_V_flag_10_i, void %if.end106.i, i1 %wordCounter_V_flag_8_i, void %if.end85.i, i1 %wordCounter_V_flag_6_i, void %if.end66.i, i1 %wordCounter_V_flag_2_i, void %if.end30.i, i1 0, void %sw.bb.i, i1 1, void %if.else7.i, i1 1, void %if.then4.i, i1 1, void %if.then33.i, i1 0, void %sw.bb31.i, i1 1, void %if.end127.i, i1 0, void %sw.bb107.i"   --->   Operation 165 'phi' 'wordCounter_V_flag_13_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%wordCounter_V_new_13_i = phi i8 %wordCounter_V_new_10_i, void %if.end106.i, i8 %wordCounter_V_new_8_i, void %if.end85.i, i8 %wordCounter_V_new_6_i, void %if.end66.i, i8 %wordCounter_V_new_2_i, void %if.end30.i, i8 0, void %sw.bb.i, i8 0, void %if.else7.i, i8 0, void %if.then4.i, i8 %select_ln2190, void %if.then33.i, i8 0, void %sw.bb31.i, i8 %wordCounter_V_new_11_i, void %if.end127.i, i8 0, void %sw.bb107.i"   --->   Operation 166 'phi' 'wordCounter_V_new_13_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %wordCounter_V_flag_13_i, void %sw.epilog.new2.i, void %mergeST1.i"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln2133 = store i8 %wordCounter_V_new_13_i, i8 %wordCounter_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2133]   --->   Operation 168 'store' 'store_ln2133' <Predicate = (wordCounter_V_flag_13_i)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2.i"   --->   Operation 169 'br' 'br_ln0' <Predicate = (wordCounter_V_flag_13_i)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln2258 = br i1 %state_flag_22_i, void %tx_pkg_arbiter<64>.exit, void %mergeST.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258]   --->   Operation 170 'br' 'br_ln2258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln2149 = store i3 %state_new_22_i, i3 %state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2149]   --->   Operation 171 'store' 'store_ln2149' <Predicate = (state_flag_22_i)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tx_pkg_arbiter<64>.exit"   --->   Operation 172 'br' 'br_ln0' <Predicate = (state_flag_22_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%currWord_last_V_11 = phi i1 1, void %if.then96.i, i1 %currWord_last_V_6, void %if.then88.i"   --->   Operation 173 'phi' 'currWord_last_V_11' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_mem_read_data_read_2, i128 72, i1 %currWord_last_V_11" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2263]   --->   Operation 174 'bitset' 'tmp_8' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (2.33ns)   --->   "%write_ln2263 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rawPayFifo, i128 %tmp_8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2263]   --->   Operation 175 'write' 'write_ln2263' <Predicate = (state_load == 3 & tmp_i_143)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 176 [1/1] (2.33ns)   --->   "%write_ln2241 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rethMerge2rethShift, i128 %tmp_7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2241]   --->   Operation 176 'write' 'write_ln2241' <Predicate = (state_load == 2 & tmp_9_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%currWord_last_V_9 = phi i1 1, void %if.then57.i, i1 %currWord_last_V_4, void %if.then49.i"   --->   Operation 177 'phi' 'currWord_last_V_9' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_6 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_mem_read_data_read, i128 72, i1 %currWord_last_V_9" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2218]   --->   Operation 178 'bitset' 'tmp_6' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (2.33ns)   --->   "%write_ln2218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_split2aethShift, i128 %tmp_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2218]   --->   Operation 179 'write' 'write_ln2218' <Predicate = (state_load == 1 & tmp_8_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 180 [1/1] (2.33ns)   --->   "%write_ln2195 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rethMerge2rethShift, i128 %tmp" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2195]   --->   Operation 180 'write' 'write_ln2195' <Predicate = (state_load == 5 & tmp_7_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%currWord_last_V_8 = phi i1 1, void %if.then21.i, i1 %currWord_last_V_1, void %if.then16.i"   --->   Operation 181 'phi' 'currWord_last_V_8' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_5 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_tx_data_read_1, i128 72, i1 %currWord_last_V_8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2178]   --->   Operation 182 'bitset' 'tmp_5' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (2.33ns)   --->   "%write_ln2178 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_split2aethShift, i128 %tmp_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2178]   --->   Operation 183 'write' 'write_ln2178' <Predicate = (state_load == 4 & tmp_6_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%currWord_last_V_7 = phi i1 1, void %if.then117.i, i1 %currWord_last_V, void %if.then109.i"   --->   Operation 184 'phi' 'currWord_last_V_7' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_4 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_tx_data_read, i128 72, i1 %currWord_last_V_7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2285]   --->   Operation 185 'bitset' 'tmp_4' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (2.33ns)   --->   "%write_ln2285 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rawPayFifo, i128 %tmp_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2285]   --->   Operation 186 'write' 'write_ln2285' <Predicate = (state_load == 6 & tmp_1_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 187 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 6.31ns
The critical path consists of the following:
	'load' operation ('info_words_V_load') on static variable 'info_words_V' [32]  (0 ns)
	'add' operation ('add_ln841_4') [45]  (1.48 ns)
	'icmp' operation ('icmp_ln1039_1') [48]  (1.25 ns)
	'and' operation ('and_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [49]  (0.485 ns)
	'or' operation ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [50]  (0.485 ns)
	multiplexor before 'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [53]  (0.844 ns)
	'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [53]  (0 ns)
	multiplexor before 'phi' operation ('state_flag_17_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [61]  (0.844 ns)
	'phi' operation ('state_flag_17_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [61]  (0 ns)
	multiplexor before 'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201) ('or_ln2213', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161) ('or_ln2173', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269) ('or_ln2280', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280) [216]  (0.929 ns)
	'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201) ('or_ln2213', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161) ('or_ln2173', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269) ('or_ln2280', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280) [216]  (0 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269) [192]  (0 ns)
	fifo write operation ('write_ln2285', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2285) on port 'tx_rawPayFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2285) [194]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
