
002LED_task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08004b54  08004b54  00014b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c68  08004c68  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08004c68  08004c68  00014c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c70  08004c70  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c70  08004c70  00014c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c74  08004c74  00014c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08004c78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013448  20000014  08004c8c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001345c  08004c8c  0002345c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017e88  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f47  00000000  00000000  00037ecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d8  00000000  00000000  0003ae18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011a0  00000000  00000000  0003c0f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023a2e  00000000  00000000  0003d290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014830  00000000  00000000  00060cbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7ead  00000000  00000000  000754ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014d39b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f48  00000000  00000000  0014d3f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b3c 	.word	0x08004b3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08004b3c 	.word	0x08004b3c

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	200133b4 	.word	0x200133b4

08000264 <strlen>:
 8000264:	4603      	mov	r3, r0
 8000266:	f813 2b01 	ldrb.w	r2, [r3], #1
 800026a:	2a00      	cmp	r2, #0
 800026c:	d1fb      	bne.n	8000266 <strlen+0x2>
 800026e:	1a18      	subs	r0, r3, r0
 8000270:	3801      	subs	r0, #1
 8000272:	4770      	bx	lr

08000274 <__aeabi_uldivmod>:
 8000274:	b953      	cbnz	r3, 800028c <__aeabi_uldivmod+0x18>
 8000276:	b94a      	cbnz	r2, 800028c <__aeabi_uldivmod+0x18>
 8000278:	2900      	cmp	r1, #0
 800027a:	bf08      	it	eq
 800027c:	2800      	cmpeq	r0, #0
 800027e:	bf1c      	itt	ne
 8000280:	f04f 31ff 	movne.w	r1, #4294967295
 8000284:	f04f 30ff 	movne.w	r0, #4294967295
 8000288:	f000 b96e 	b.w	8000568 <__aeabi_idiv0>
 800028c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000290:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000294:	f000 f806 	bl	80002a4 <__udivmoddi4>
 8000298:	f8dd e004 	ldr.w	lr, [sp, #4]
 800029c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a0:	b004      	add	sp, #16
 80002a2:	4770      	bx	lr

080002a4 <__udivmoddi4>:
 80002a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a8:	9d08      	ldr	r5, [sp, #32]
 80002aa:	4604      	mov	r4, r0
 80002ac:	468c      	mov	ip, r1
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	f040 8083 	bne.w	80003ba <__udivmoddi4+0x116>
 80002b4:	428a      	cmp	r2, r1
 80002b6:	4617      	mov	r7, r2
 80002b8:	d947      	bls.n	800034a <__udivmoddi4+0xa6>
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	b142      	cbz	r2, 80002d2 <__udivmoddi4+0x2e>
 80002c0:	f1c2 0020 	rsb	r0, r2, #32
 80002c4:	fa24 f000 	lsr.w	r0, r4, r0
 80002c8:	4091      	lsls	r1, r2
 80002ca:	4097      	lsls	r7, r2
 80002cc:	ea40 0c01 	orr.w	ip, r0, r1
 80002d0:	4094      	lsls	r4, r2
 80002d2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d6:	0c23      	lsrs	r3, r4, #16
 80002d8:	fbbc f6f8 	udiv	r6, ip, r8
 80002dc:	fa1f fe87 	uxth.w	lr, r7
 80002e0:	fb08 c116 	mls	r1, r8, r6, ip
 80002e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e8:	fb06 f10e 	mul.w	r1, r6, lr
 80002ec:	4299      	cmp	r1, r3
 80002ee:	d909      	bls.n	8000304 <__udivmoddi4+0x60>
 80002f0:	18fb      	adds	r3, r7, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 8119 	bcs.w	800052c <__udivmoddi4+0x288>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 8116 	bls.w	800052c <__udivmoddi4+0x288>
 8000300:	3e02      	subs	r6, #2
 8000302:	443b      	add	r3, r7
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 fe0e 	mul.w	lr, r0, lr
 8000318:	45a6      	cmp	lr, r4
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x8c>
 800031c:	193c      	adds	r4, r7, r4
 800031e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000322:	f080 8105 	bcs.w	8000530 <__udivmoddi4+0x28c>
 8000326:	45a6      	cmp	lr, r4
 8000328:	f240 8102 	bls.w	8000530 <__udivmoddi4+0x28c>
 800032c:	3802      	subs	r0, #2
 800032e:	443c      	add	r4, r7
 8000330:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000334:	eba4 040e 	sub.w	r4, r4, lr
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa0>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	b902      	cbnz	r2, 800034e <__udivmoddi4+0xaa>
 800034c:	deff      	udf	#255	; 0xff
 800034e:	fab2 f282 	clz	r2, r2
 8000352:	2a00      	cmp	r2, #0
 8000354:	d150      	bne.n	80003f8 <__udivmoddi4+0x154>
 8000356:	1bcb      	subs	r3, r1, r7
 8000358:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035c:	fa1f f887 	uxth.w	r8, r7
 8000360:	2601      	movs	r6, #1
 8000362:	fbb3 fcfe 	udiv	ip, r3, lr
 8000366:	0c21      	lsrs	r1, r4, #16
 8000368:	fb0e 331c 	mls	r3, lr, ip, r3
 800036c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000370:	fb08 f30c 	mul.w	r3, r8, ip
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xe4>
 8000378:	1879      	adds	r1, r7, r1
 800037a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0xe2>
 8000380:	428b      	cmp	r3, r1
 8000382:	f200 80e9 	bhi.w	8000558 <__udivmoddi4+0x2b4>
 8000386:	4684      	mov	ip, r0
 8000388:	1ac9      	subs	r1, r1, r3
 800038a:	b2a3      	uxth	r3, r4
 800038c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000390:	fb0e 1110 	mls	r1, lr, r0, r1
 8000394:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000398:	fb08 f800 	mul.w	r8, r8, r0
 800039c:	45a0      	cmp	r8, r4
 800039e:	d907      	bls.n	80003b0 <__udivmoddi4+0x10c>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x10a>
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	f200 80d9 	bhi.w	8000560 <__udivmoddi4+0x2bc>
 80003ae:	4618      	mov	r0, r3
 80003b0:	eba4 0408 	sub.w	r4, r4, r8
 80003b4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b8:	e7bf      	b.n	800033a <__udivmoddi4+0x96>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0x12e>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80b1 	beq.w	8000526 <__udivmoddi4+0x282>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x1cc>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0x140>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80b8 	bhi.w	8000554 <__udivmoddi4+0x2b0>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0103 	sbc.w	r1, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	468c      	mov	ip, r1
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0a8      	beq.n	8000344 <__udivmoddi4+0xa0>
 80003f2:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f6:	e7a5      	b.n	8000344 <__udivmoddi4+0xa0>
 80003f8:	f1c2 0320 	rsb	r3, r2, #32
 80003fc:	fa20 f603 	lsr.w	r6, r0, r3
 8000400:	4097      	lsls	r7, r2
 8000402:	fa01 f002 	lsl.w	r0, r1, r2
 8000406:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040a:	40d9      	lsrs	r1, r3
 800040c:	4330      	orrs	r0, r6
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	fbb1 f6fe 	udiv	r6, r1, lr
 8000414:	fa1f f887 	uxth.w	r8, r7
 8000418:	fb0e 1116 	mls	r1, lr, r6, r1
 800041c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000420:	fb06 f108 	mul.w	r1, r6, r8
 8000424:	4299      	cmp	r1, r3
 8000426:	fa04 f402 	lsl.w	r4, r4, r2
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x19c>
 800042c:	18fb      	adds	r3, r7, r3
 800042e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000432:	f080 808d 	bcs.w	8000550 <__udivmoddi4+0x2ac>
 8000436:	4299      	cmp	r1, r3
 8000438:	f240 808a 	bls.w	8000550 <__udivmoddi4+0x2ac>
 800043c:	3e02      	subs	r6, #2
 800043e:	443b      	add	r3, r7
 8000440:	1a5b      	subs	r3, r3, r1
 8000442:	b281      	uxth	r1, r0
 8000444:	fbb3 f0fe 	udiv	r0, r3, lr
 8000448:	fb0e 3310 	mls	r3, lr, r0, r3
 800044c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000450:	fb00 f308 	mul.w	r3, r0, r8
 8000454:	428b      	cmp	r3, r1
 8000456:	d907      	bls.n	8000468 <__udivmoddi4+0x1c4>
 8000458:	1879      	adds	r1, r7, r1
 800045a:	f100 3cff 	add.w	ip, r0, #4294967295
 800045e:	d273      	bcs.n	8000548 <__udivmoddi4+0x2a4>
 8000460:	428b      	cmp	r3, r1
 8000462:	d971      	bls.n	8000548 <__udivmoddi4+0x2a4>
 8000464:	3802      	subs	r0, #2
 8000466:	4439      	add	r1, r7
 8000468:	1acb      	subs	r3, r1, r3
 800046a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046e:	e778      	b.n	8000362 <__udivmoddi4+0xbe>
 8000470:	f1c6 0c20 	rsb	ip, r6, #32
 8000474:	fa03 f406 	lsl.w	r4, r3, r6
 8000478:	fa22 f30c 	lsr.w	r3, r2, ip
 800047c:	431c      	orrs	r4, r3
 800047e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800048a:	fa21 f10c 	lsr.w	r1, r1, ip
 800048e:	431f      	orrs	r7, r3
 8000490:	0c3b      	lsrs	r3, r7, #16
 8000492:	fbb1 f9fe 	udiv	r9, r1, lr
 8000496:	fa1f f884 	uxth.w	r8, r4
 800049a:	fb0e 1119 	mls	r1, lr, r9, r1
 800049e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004a2:	fb09 fa08 	mul.w	sl, r9, r8
 80004a6:	458a      	cmp	sl, r1
 80004a8:	fa02 f206 	lsl.w	r2, r2, r6
 80004ac:	fa00 f306 	lsl.w	r3, r0, r6
 80004b0:	d908      	bls.n	80004c4 <__udivmoddi4+0x220>
 80004b2:	1861      	adds	r1, r4, r1
 80004b4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b8:	d248      	bcs.n	800054c <__udivmoddi4+0x2a8>
 80004ba:	458a      	cmp	sl, r1
 80004bc:	d946      	bls.n	800054c <__udivmoddi4+0x2a8>
 80004be:	f1a9 0902 	sub.w	r9, r9, #2
 80004c2:	4421      	add	r1, r4
 80004c4:	eba1 010a 	sub.w	r1, r1, sl
 80004c8:	b2bf      	uxth	r7, r7
 80004ca:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ce:	fb0e 1110 	mls	r1, lr, r0, r1
 80004d2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d6:	fb00 f808 	mul.w	r8, r0, r8
 80004da:	45b8      	cmp	r8, r7
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x24a>
 80004de:	19e7      	adds	r7, r4, r7
 80004e0:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e4:	d22e      	bcs.n	8000544 <__udivmoddi4+0x2a0>
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d92c      	bls.n	8000544 <__udivmoddi4+0x2a0>
 80004ea:	3802      	subs	r0, #2
 80004ec:	4427      	add	r7, r4
 80004ee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004f2:	eba7 0708 	sub.w	r7, r7, r8
 80004f6:	fba0 8902 	umull	r8, r9, r0, r2
 80004fa:	454f      	cmp	r7, r9
 80004fc:	46c6      	mov	lr, r8
 80004fe:	4649      	mov	r1, r9
 8000500:	d31a      	bcc.n	8000538 <__udivmoddi4+0x294>
 8000502:	d017      	beq.n	8000534 <__udivmoddi4+0x290>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x27a>
 8000506:	ebb3 020e 	subs.w	r2, r3, lr
 800050a:	eb67 0701 	sbc.w	r7, r7, r1
 800050e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000512:	40f2      	lsrs	r2, r6
 8000514:	ea4c 0202 	orr.w	r2, ip, r2
 8000518:	40f7      	lsrs	r7, r6
 800051a:	e9c5 2700 	strd	r2, r7, [r5]
 800051e:	2600      	movs	r6, #0
 8000520:	4631      	mov	r1, r6
 8000522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000526:	462e      	mov	r6, r5
 8000528:	4628      	mov	r0, r5
 800052a:	e70b      	b.n	8000344 <__udivmoddi4+0xa0>
 800052c:	4606      	mov	r6, r0
 800052e:	e6e9      	b.n	8000304 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fd      	b.n	8000330 <__udivmoddi4+0x8c>
 8000534:	4543      	cmp	r3, r8
 8000536:	d2e5      	bcs.n	8000504 <__udivmoddi4+0x260>
 8000538:	ebb8 0e02 	subs.w	lr, r8, r2
 800053c:	eb69 0104 	sbc.w	r1, r9, r4
 8000540:	3801      	subs	r0, #1
 8000542:	e7df      	b.n	8000504 <__udivmoddi4+0x260>
 8000544:	4608      	mov	r0, r1
 8000546:	e7d2      	b.n	80004ee <__udivmoddi4+0x24a>
 8000548:	4660      	mov	r0, ip
 800054a:	e78d      	b.n	8000468 <__udivmoddi4+0x1c4>
 800054c:	4681      	mov	r9, r0
 800054e:	e7b9      	b.n	80004c4 <__udivmoddi4+0x220>
 8000550:	4666      	mov	r6, ip
 8000552:	e775      	b.n	8000440 <__udivmoddi4+0x19c>
 8000554:	4630      	mov	r0, r6
 8000556:	e74a      	b.n	80003ee <__udivmoddi4+0x14a>
 8000558:	f1ac 0c02 	sub.w	ip, ip, #2
 800055c:	4439      	add	r1, r7
 800055e:	e713      	b.n	8000388 <__udivmoddi4+0xe4>
 8000560:	3802      	subs	r0, #2
 8000562:	443c      	add	r4, r7
 8000564:	e724      	b.n	80003b0 <__udivmoddi4+0x10c>
 8000566:	bf00      	nop

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000572:	f000 fa9f 	bl	8000ab4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000576:	f000 f867 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057a:	f000 f8ed 	bl	8000758 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800057e:	f000 f8c1 	bl	8000704 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 8000582:	f107 030c 	add.w	r3, r7, #12
 8000586:	9301      	str	r3, [sp, #4]
 8000588:	2302      	movs	r3, #2
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	4b25      	ldr	r3, [pc, #148]	; (8000624 <main+0xb8>)
 800058e:	22c8      	movs	r2, #200	; 0xc8
 8000590:	4925      	ldr	r1, [pc, #148]	; (8000628 <main+0xbc>)
 8000592:	4826      	ldr	r0, [pc, #152]	; (800062c <main+0xc0>)
 8000594:	f002 f833 	bl	80025fe <xTaskCreate>
 8000598:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 800059a:	69fb      	ldr	r3, [r7, #28]
 800059c:	2b01      	cmp	r3, #1
 800059e:	d00a      	beq.n	80005b6 <main+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005a4:	f383 8811 	msr	BASEPRI, r3
 80005a8:	f3bf 8f6f 	isb	sy
 80005ac:	f3bf 8f4f 	dsb	sy
 80005b0:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005b2:	bf00      	nop
 80005b4:	e7fe      	b.n	80005b4 <main+0x48>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 80005b6:	f107 0308 	add.w	r3, r7, #8
 80005ba:	9301      	str	r3, [sp, #4]
 80005bc:	2302      	movs	r3, #2
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	4b1b      	ldr	r3, [pc, #108]	; (8000630 <main+0xc4>)
 80005c2:	22c8      	movs	r2, #200	; 0xc8
 80005c4:	491b      	ldr	r1, [pc, #108]	; (8000634 <main+0xc8>)
 80005c6:	481c      	ldr	r0, [pc, #112]	; (8000638 <main+0xcc>)
 80005c8:	f002 f819 	bl	80025fe <xTaskCreate>
 80005cc:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 80005ce:	69fb      	ldr	r3, [r7, #28]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d00a      	beq.n	80005ea <main+0x7e>
        __asm volatile
 80005d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005d8:	f383 8811 	msr	BASEPRI, r3
 80005dc:	f3bf 8f6f 	isb	sy
 80005e0:	f3bf 8f4f 	dsb	sy
 80005e4:	617b      	str	r3, [r7, #20]
    }
 80005e6:	bf00      	nop
 80005e8:	e7fe      	b.n	80005e8 <main+0x7c>

  status = xTaskCreate(task3_handler, "Task-3", 200, "Hello world from Task-3", 2, &task3_handle);
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	2302      	movs	r3, #2
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	4b12      	ldr	r3, [pc, #72]	; (800063c <main+0xd0>)
 80005f4:	22c8      	movs	r2, #200	; 0xc8
 80005f6:	4912      	ldr	r1, [pc, #72]	; (8000640 <main+0xd4>)
 80005f8:	4812      	ldr	r0, [pc, #72]	; (8000644 <main+0xd8>)
 80005fa:	f002 f800 	bl	80025fe <xTaskCreate>
 80005fe:	61f8      	str	r0, [r7, #28]
   configASSERT(status == pdPASS);
 8000600:	69fb      	ldr	r3, [r7, #28]
 8000602:	2b01      	cmp	r3, #1
 8000604:	d00a      	beq.n	800061c <main+0xb0>
        __asm volatile
 8000606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800060a:	f383 8811 	msr	BASEPRI, r3
 800060e:	f3bf 8f6f 	isb	sy
 8000612:	f3bf 8f4f 	dsb	sy
 8000616:	613b      	str	r3, [r7, #16]
    }
 8000618:	bf00      	nop
 800061a:	e7fe      	b.n	800061a <main+0xae>

  vTaskStartScheduler();
 800061c:	f002 f952 	bl	80028c4 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000620:	e7fe      	b.n	8000620 <main+0xb4>
 8000622:	bf00      	nop
 8000624:	08004b54 	.word	0x08004b54
 8000628:	08004b6c 	.word	0x08004b6c
 800062c:	080007a9 	.word	0x080007a9
 8000630:	08004b74 	.word	0x08004b74
 8000634:	08004b8c 	.word	0x08004b8c
 8000638:	080007cd 	.word	0x080007cd
 800063c:	08004b94 	.word	0x08004b94
 8000640:	08004bac 	.word	0x08004bac
 8000644:	080007f1 	.word	0x080007f1

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2230      	movs	r2, #48	; 0x30
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f004 fa68 	bl	8004b2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	4b22      	ldr	r3, [pc, #136]	; (80006fc <SystemClock_Config+0xb4>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	4a21      	ldr	r2, [pc, #132]	; (80006fc <SystemClock_Config+0xb4>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	; 0x40
 800067c:	4b1f      	ldr	r3, [pc, #124]	; (80006fc <SystemClock_Config+0xb4>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b1c      	ldr	r3, [pc, #112]	; (8000700 <SystemClock_Config+0xb8>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a1b      	ldr	r2, [pc, #108]	; (8000700 <SystemClock_Config+0xb8>)
 8000692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b19      	ldr	r3, [pc, #100]	; (8000700 <SystemClock_Config+0xb8>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a4:	2302      	movs	r3, #2
 80006a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2310      	movs	r3, #16
 80006ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006b0:	2300      	movs	r3, #0
 80006b2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b4:	f107 0320 	add.w	r3, r7, #32
 80006b8:	4618      	mov	r0, r3
 80006ba:	f000 fcdf 	bl	800107c <HAL_RCC_OscConfig>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006c4:	f000 f8b8 	bl	8000838 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c8:	230f      	movs	r3, #15
 80006ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006cc:	2300      	movs	r3, #0
 80006ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 ff42 	bl	800156c <HAL_RCC_ClockConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006ee:	f000 f8a3 	bl	8000838 <Error_Handler>
  }
}
 80006f2:	bf00      	nop
 80006f4:	3750      	adds	r7, #80	; 0x50
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40023800 	.word	0x40023800
 8000700:	40007000 	.word	0x40007000

08000704 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000708:	4b11      	ldr	r3, [pc, #68]	; (8000750 <MX_USART1_UART_Init+0x4c>)
 800070a:	4a12      	ldr	r2, [pc, #72]	; (8000754 <MX_USART1_UART_Init+0x50>)
 800070c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800070e:	4b10      	ldr	r3, [pc, #64]	; (8000750 <MX_USART1_UART_Init+0x4c>)
 8000710:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000714:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000716:	4b0e      	ldr	r3, [pc, #56]	; (8000750 <MX_USART1_UART_Init+0x4c>)
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <MX_USART1_UART_Init+0x4c>)
 800071e:	2200      	movs	r2, #0
 8000720:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000722:	4b0b      	ldr	r3, [pc, #44]	; (8000750 <MX_USART1_UART_Init+0x4c>)
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000728:	4b09      	ldr	r3, [pc, #36]	; (8000750 <MX_USART1_UART_Init+0x4c>)
 800072a:	220c      	movs	r2, #12
 800072c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800072e:	4b08      	ldr	r3, [pc, #32]	; (8000750 <MX_USART1_UART_Init+0x4c>)
 8000730:	2200      	movs	r2, #0
 8000732:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000734:	4b06      	ldr	r3, [pc, #24]	; (8000750 <MX_USART1_UART_Init+0x4c>)
 8000736:	2200      	movs	r2, #0
 8000738:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800073a:	4805      	ldr	r0, [pc, #20]	; (8000750 <MX_USART1_UART_Init+0x4c>)
 800073c:	f001 fbf2 	bl	8001f24 <HAL_UART_Init>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000746:	f000 f877 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20013324 	.word	0x20013324
 8000754:	40011000 	.word	0x40011000

08000758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	607b      	str	r3, [r7, #4]
 8000762:	4b10      	ldr	r3, [pc, #64]	; (80007a4 <MX_GPIO_Init+0x4c>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	4a0f      	ldr	r2, [pc, #60]	; (80007a4 <MX_GPIO_Init+0x4c>)
 8000768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800076c:	6313      	str	r3, [r2, #48]	; 0x30
 800076e:	4b0d      	ldr	r3, [pc, #52]	; (80007a4 <MX_GPIO_Init+0x4c>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	603b      	str	r3, [r7, #0]
 800077e:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <MX_GPIO_Init+0x4c>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a08      	ldr	r2, [pc, #32]	; (80007a4 <MX_GPIO_Init+0x4c>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <MX_GPIO_Init+0x4c>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	603b      	str	r3, [r7, #0]
 8000794:	683b      	ldr	r3, [r7, #0]

}
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	40023800 	.word	0x40023800

080007a8 <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void* parameters) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]

	while (1) {
		debugPrint(&huart1, "Task1\r\n");
 80007b0:	4904      	ldr	r1, [pc, #16]	; (80007c4 <task1_handler+0x1c>)
 80007b2:	4805      	ldr	r0, [pc, #20]	; (80007c8 <task1_handler+0x20>)
 80007b4:	f000 f940 	bl	8000a38 <debugPrint>
		HAL_Delay(1000);
 80007b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007bc:	f000 f9bc 	bl	8000b38 <HAL_Delay>
		debugPrint(&huart1, "Task1\r\n");
 80007c0:	e7f6      	b.n	80007b0 <task1_handler+0x8>
 80007c2:	bf00      	nop
 80007c4:	08004bb4 	.word	0x08004bb4
 80007c8:	20013324 	.word	0x20013324

080007cc <task2_handler>:
	}
}

static void task2_handler(void* parameters) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
	while (1) {
		debugPrint(&huart1, "Task2\r\n");
 80007d4:	4904      	ldr	r1, [pc, #16]	; (80007e8 <task2_handler+0x1c>)
 80007d6:	4805      	ldr	r0, [pc, #20]	; (80007ec <task2_handler+0x20>)
 80007d8:	f000 f92e 	bl	8000a38 <debugPrint>
		HAL_Delay(800);
 80007dc:	f44f 7048 	mov.w	r0, #800	; 0x320
 80007e0:	f000 f9aa 	bl	8000b38 <HAL_Delay>
		debugPrint(&huart1, "Task2\r\n");
 80007e4:	e7f6      	b.n	80007d4 <task2_handler+0x8>
 80007e6:	bf00      	nop
 80007e8:	08004bbc 	.word	0x08004bbc
 80007ec:	20013324 	.word	0x20013324

080007f0 <task3_handler>:
	}
}

static void task3_handler(void* parameters) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
	while (1) {
		debugPrint(&huart1, "Task3\r\n");
 80007f8:	4904      	ldr	r1, [pc, #16]	; (800080c <task3_handler+0x1c>)
 80007fa:	4805      	ldr	r0, [pc, #20]	; (8000810 <task3_handler+0x20>)
 80007fc:	f000 f91c 	bl	8000a38 <debugPrint>
		HAL_Delay(400);
 8000800:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000804:	f000 f998 	bl	8000b38 <HAL_Delay>
		debugPrint(&huart1, "Task3\r\n");
 8000808:	e7f6      	b.n	80007f8 <task3_handler+0x8>
 800080a:	bf00      	nop
 800080c:	08004bc4 	.word	0x08004bc4
 8000810:	20013324 	.word	0x20013324

08000814 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a04      	ldr	r2, [pc, #16]	; (8000834 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d101      	bne.n	800082a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000826:	f000 f967 	bl	8000af8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40001000 	.word	0x40001000

08000838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800083c:	b672      	cpsid	i
}
 800083e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000840:	e7fe      	b.n	8000840 <Error_Handler+0x8>
	...

08000844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	4b10      	ldr	r3, [pc, #64]	; (8000890 <HAL_MspInit+0x4c>)
 8000850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000852:	4a0f      	ldr	r2, [pc, #60]	; (8000890 <HAL_MspInit+0x4c>)
 8000854:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000858:	6453      	str	r3, [r2, #68]	; 0x44
 800085a:	4b0d      	ldr	r3, [pc, #52]	; (8000890 <HAL_MspInit+0x4c>)
 800085c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800085e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	603b      	str	r3, [r7, #0]
 800086a:	4b09      	ldr	r3, [pc, #36]	; (8000890 <HAL_MspInit+0x4c>)
 800086c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086e:	4a08      	ldr	r2, [pc, #32]	; (8000890 <HAL_MspInit+0x4c>)
 8000870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000874:	6413      	str	r3, [r2, #64]	; 0x40
 8000876:	4b06      	ldr	r3, [pc, #24]	; (8000890 <HAL_MspInit+0x4c>)
 8000878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800087a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800087e:	603b      	str	r3, [r7, #0]
 8000880:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000882:	f002 fc31 	bl	80030e8 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40023800 	.word	0x40023800

08000894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08a      	sub	sp, #40	; 0x28
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a19      	ldr	r2, [pc, #100]	; (8000918 <HAL_UART_MspInit+0x84>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d12c      	bne.n	8000910 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	613b      	str	r3, [r7, #16]
 80008ba:	4b18      	ldr	r3, [pc, #96]	; (800091c <HAL_UART_MspInit+0x88>)
 80008bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008be:	4a17      	ldr	r2, [pc, #92]	; (800091c <HAL_UART_MspInit+0x88>)
 80008c0:	f043 0310 	orr.w	r3, r3, #16
 80008c4:	6453      	str	r3, [r2, #68]	; 0x44
 80008c6:	4b15      	ldr	r3, [pc, #84]	; (800091c <HAL_UART_MspInit+0x88>)
 80008c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ca:	f003 0310 	and.w	r3, r3, #16
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	4b11      	ldr	r3, [pc, #68]	; (800091c <HAL_UART_MspInit+0x88>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	4a10      	ldr	r2, [pc, #64]	; (800091c <HAL_UART_MspInit+0x88>)
 80008dc:	f043 0301 	orr.w	r3, r3, #1
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <HAL_UART_MspInit+0x88>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008ee:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80008f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f4:	2302      	movs	r3, #2
 80008f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008fc:	2303      	movs	r3, #3
 80008fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000900:	2307      	movs	r3, #7
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	4619      	mov	r1, r3
 800090a:	4805      	ldr	r0, [pc, #20]	; (8000920 <HAL_UART_MspInit+0x8c>)
 800090c:	f000 fa1a 	bl	8000d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000910:	bf00      	nop
 8000912:	3728      	adds	r7, #40	; 0x28
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40011000 	.word	0x40011000
 800091c:	40023800 	.word	0x40023800
 8000920:	40020000 	.word	0x40020000

08000924 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b08c      	sub	sp, #48	; 0x30
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800092c:	2300      	movs	r3, #0
 800092e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000934:	2200      	movs	r2, #0
 8000936:	6879      	ldr	r1, [r7, #4]
 8000938:	2036      	movs	r0, #54	; 0x36
 800093a:	f000 f9d9 	bl	8000cf0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800093e:	2036      	movs	r0, #54	; 0x36
 8000940:	f000 f9f2 	bl	8000d28 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000944:	2300      	movs	r3, #0
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	4b1e      	ldr	r3, [pc, #120]	; (80009c4 <HAL_InitTick+0xa0>)
 800094a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094c:	4a1d      	ldr	r2, [pc, #116]	; (80009c4 <HAL_InitTick+0xa0>)
 800094e:	f043 0310 	orr.w	r3, r3, #16
 8000952:	6413      	str	r3, [r2, #64]	; 0x40
 8000954:	4b1b      	ldr	r3, [pc, #108]	; (80009c4 <HAL_InitTick+0xa0>)
 8000956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000958:	f003 0310 	and.w	r3, r3, #16
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000960:	f107 0210 	add.w	r2, r7, #16
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	4611      	mov	r1, r2
 800096a:	4618      	mov	r0, r3
 800096c:	f000 fffa 	bl	8001964 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000970:	f000 ffd0 	bl	8001914 <HAL_RCC_GetPCLK1Freq>
 8000974:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000978:	4a13      	ldr	r2, [pc, #76]	; (80009c8 <HAL_InitTick+0xa4>)
 800097a:	fba2 2303 	umull	r2, r3, r2, r3
 800097e:	0c9b      	lsrs	r3, r3, #18
 8000980:	3b01      	subs	r3, #1
 8000982:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000984:	4b11      	ldr	r3, [pc, #68]	; (80009cc <HAL_InitTick+0xa8>)
 8000986:	4a12      	ldr	r2, [pc, #72]	; (80009d0 <HAL_InitTick+0xac>)
 8000988:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800098a:	4b10      	ldr	r3, [pc, #64]	; (80009cc <HAL_InitTick+0xa8>)
 800098c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000990:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000992:	4a0e      	ldr	r2, [pc, #56]	; (80009cc <HAL_InitTick+0xa8>)
 8000994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000996:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000998:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <HAL_InitTick+0xa8>)
 800099a:	2200      	movs	r2, #0
 800099c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800099e:	4b0b      	ldr	r3, [pc, #44]	; (80009cc <HAL_InitTick+0xa8>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80009a4:	4809      	ldr	r0, [pc, #36]	; (80009cc <HAL_InitTick+0xa8>)
 80009a6:	f001 f80f 	bl	80019c8 <HAL_TIM_Base_Init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d104      	bne.n	80009ba <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80009b0:	4806      	ldr	r0, [pc, #24]	; (80009cc <HAL_InitTick+0xa8>)
 80009b2:	f001 f863 	bl	8001a7c <HAL_TIM_Base_Start_IT>
 80009b6:	4603      	mov	r3, r0
 80009b8:	e000      	b.n	80009bc <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3730      	adds	r7, #48	; 0x30
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40023800 	.word	0x40023800
 80009c8:	431bde83 	.word	0x431bde83
 80009cc:	20013368 	.word	0x20013368
 80009d0:	40001000 	.word	0x40001000

080009d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009d8:	e7fe      	b.n	80009d8 <NMI_Handler+0x4>

080009da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009da:	b480      	push	{r7}
 80009dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009de:	e7fe      	b.n	80009de <HardFault_Handler+0x4>

080009e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009e4:	e7fe      	b.n	80009e4 <MemManage_Handler+0x4>

080009e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009e6:	b480      	push	{r7}
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ea:	e7fe      	b.n	80009ea <BusFault_Handler+0x4>

080009ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009f0:	e7fe      	b.n	80009f0 <UsageFault_Handler+0x4>

080009f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009f2:	b480      	push	{r7}
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009f6:	bf00      	nop
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr

08000a00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000a04:	4802      	ldr	r0, [pc, #8]	; (8000a10 <TIM6_DAC_IRQHandler+0x10>)
 8000a06:	f001 f8a9 	bl	8001b5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20013368 	.word	0x20013368

08000a14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a18:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <SystemInit+0x20>)
 8000a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a1e:	4a05      	ldr	r2, [pc, #20]	; (8000a34 <SystemInit+0x20>)
 8000a20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	e000ed00 	.word	0xe000ed00

08000a38 <debugPrint>:
 *  Created on: May 22, 2021
 *      Author: minia
 */

#include "uart_task.h"
void debugPrint(UART_HandleTypeDef *huart, char _out[]) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart, (uint8_t *) _out, strlen(_out), 10);
 8000a42:	6838      	ldr	r0, [r7, #0]
 8000a44:	f7ff fc0e 	bl	8000264 <strlen>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	230a      	movs	r3, #10
 8000a4e:	6839      	ldr	r1, [r7, #0]
 8000a50:	6878      	ldr	r0, [r7, #4]
 8000a52:	f001 fab4 	bl	8001fbe <HAL_UART_Transmit>
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a98 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a64:	480d      	ldr	r0, [pc, #52]	; (8000a9c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a66:	490e      	ldr	r1, [pc, #56]	; (8000aa0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a68:	4a0e      	ldr	r2, [pc, #56]	; (8000aa4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a6c:	e002      	b.n	8000a74 <LoopCopyDataInit>

08000a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a72:	3304      	adds	r3, #4

08000a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a78:	d3f9      	bcc.n	8000a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a7a:	4a0b      	ldr	r2, [pc, #44]	; (8000aa8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a7c:	4c0b      	ldr	r4, [pc, #44]	; (8000aac <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a80:	e001      	b.n	8000a86 <LoopFillZerobss>

08000a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a84:	3204      	adds	r2, #4

08000a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a88:	d3fb      	bcc.n	8000a82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000a8a:	f7ff ffc3 	bl	8000a14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a8e:	f004 f80d 	bl	8004aac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a92:	f7ff fd6b 	bl	800056c <main>
  bx  lr    
 8000a96:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000aa0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000aa4:	08004c78 	.word	0x08004c78
  ldr r2, =_sbss
 8000aa8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000aac:	2001345c 	.word	0x2001345c

08000ab0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ab0:	e7fe      	b.n	8000ab0 <ADC_IRQHandler>
	...

08000ab4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <HAL_Init+0x40>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a0d      	ldr	r2, [pc, #52]	; (8000af4 <HAL_Init+0x40>)
 8000abe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ac2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ac4:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <HAL_Init+0x40>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a0a      	ldr	r2, [pc, #40]	; (8000af4 <HAL_Init+0x40>)
 8000aca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ace:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad0:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <HAL_Init+0x40>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a07      	ldr	r2, [pc, #28]	; (8000af4 <HAL_Init+0x40>)
 8000ad6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ada:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000adc:	2003      	movs	r0, #3
 8000ade:	f000 f8fc 	bl	8000cda <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f7ff ff1e 	bl	8000924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ae8:	f7ff feac 	bl	8000844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aec:	2300      	movs	r3, #0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40023c00 	.word	0x40023c00

08000af8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <HAL_IncTick+0x20>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	461a      	mov	r2, r3
 8000b02:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <HAL_IncTick+0x24>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4413      	add	r3, r2
 8000b08:	4a04      	ldr	r2, [pc, #16]	; (8000b1c <HAL_IncTick+0x24>)
 8000b0a:	6013      	str	r3, [r2, #0]
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	20000008 	.word	0x20000008
 8000b1c:	200133b0 	.word	0x200133b0

08000b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  return uwTick;
 8000b24:	4b03      	ldr	r3, [pc, #12]	; (8000b34 <HAL_GetTick+0x14>)
 8000b26:	681b      	ldr	r3, [r3, #0]
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	200133b0 	.word	0x200133b0

08000b38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b40:	f7ff ffee 	bl	8000b20 <HAL_GetTick>
 8000b44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b50:	d005      	beq.n	8000b5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b52:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <HAL_Delay+0x44>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	461a      	mov	r2, r3
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b5e:	bf00      	nop
 8000b60:	f7ff ffde 	bl	8000b20 <HAL_GetTick>
 8000b64:	4602      	mov	r2, r0
 8000b66:	68bb      	ldr	r3, [r7, #8]
 8000b68:	1ad3      	subs	r3, r2, r3
 8000b6a:	68fa      	ldr	r2, [r7, #12]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d8f7      	bhi.n	8000b60 <HAL_Delay+0x28>
  {
  }
}
 8000b70:	bf00      	nop
 8000b72:	bf00      	nop
 8000b74:	3710      	adds	r7, #16
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000008 	.word	0x20000008

08000b80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	f003 0307 	and.w	r3, r3, #7
 8000b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b90:	4b0c      	ldr	r3, [pc, #48]	; (8000bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b96:	68ba      	ldr	r2, [r7, #8]
 8000b98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ba8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bb2:	4a04      	ldr	r2, [pc, #16]	; (8000bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	60d3      	str	r3, [r2, #12]
}
 8000bb8:	bf00      	nop
 8000bba:	3714      	adds	r7, #20
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bcc:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	0a1b      	lsrs	r3, r3, #8
 8000bd2:	f003 0307 	and.w	r3, r3, #7
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	db0b      	blt.n	8000c0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	f003 021f 	and.w	r2, r3, #31
 8000bfc:	4907      	ldr	r1, [pc, #28]	; (8000c1c <__NVIC_EnableIRQ+0x38>)
 8000bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c02:	095b      	lsrs	r3, r3, #5
 8000c04:	2001      	movs	r0, #1
 8000c06:	fa00 f202 	lsl.w	r2, r0, r2
 8000c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000e100 	.word	0xe000e100

08000c20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	6039      	str	r1, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	db0a      	blt.n	8000c4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	490c      	ldr	r1, [pc, #48]	; (8000c6c <__NVIC_SetPriority+0x4c>)
 8000c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3e:	0112      	lsls	r2, r2, #4
 8000c40:	b2d2      	uxtb	r2, r2
 8000c42:	440b      	add	r3, r1
 8000c44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c48:	e00a      	b.n	8000c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	b2da      	uxtb	r2, r3
 8000c4e:	4908      	ldr	r1, [pc, #32]	; (8000c70 <__NVIC_SetPriority+0x50>)
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	f003 030f 	and.w	r3, r3, #15
 8000c56:	3b04      	subs	r3, #4
 8000c58:	0112      	lsls	r2, r2, #4
 8000c5a:	b2d2      	uxtb	r2, r2
 8000c5c:	440b      	add	r3, r1
 8000c5e:	761a      	strb	r2, [r3, #24]
}
 8000c60:	bf00      	nop
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000e100 	.word	0xe000e100
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b089      	sub	sp, #36	; 0x24
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f003 0307 	and.w	r3, r3, #7
 8000c86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	f1c3 0307 	rsb	r3, r3, #7
 8000c8e:	2b04      	cmp	r3, #4
 8000c90:	bf28      	it	cs
 8000c92:	2304      	movcs	r3, #4
 8000c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	3304      	adds	r3, #4
 8000c9a:	2b06      	cmp	r3, #6
 8000c9c:	d902      	bls.n	8000ca4 <NVIC_EncodePriority+0x30>
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	3b03      	subs	r3, #3
 8000ca2:	e000      	b.n	8000ca6 <NVIC_EncodePriority+0x32>
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	43da      	mvns	r2, r3
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	401a      	ands	r2, r3
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cbc:	f04f 31ff 	mov.w	r1, #4294967295
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc6:	43d9      	mvns	r1, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ccc:	4313      	orrs	r3, r2
         );
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3724      	adds	r7, #36	; 0x24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b082      	sub	sp, #8
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f7ff ff4c 	bl	8000b80 <__NVIC_SetPriorityGrouping>
}
 8000ce8:	bf00      	nop
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	60b9      	str	r1, [r7, #8]
 8000cfa:	607a      	str	r2, [r7, #4]
 8000cfc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d02:	f7ff ff61 	bl	8000bc8 <__NVIC_GetPriorityGrouping>
 8000d06:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d08:	687a      	ldr	r2, [r7, #4]
 8000d0a:	68b9      	ldr	r1, [r7, #8]
 8000d0c:	6978      	ldr	r0, [r7, #20]
 8000d0e:	f7ff ffb1 	bl	8000c74 <NVIC_EncodePriority>
 8000d12:	4602      	mov	r2, r0
 8000d14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d18:	4611      	mov	r1, r2
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff ff80 	bl	8000c20 <__NVIC_SetPriority>
}
 8000d20:	bf00      	nop
 8000d22:	3718      	adds	r7, #24
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff ff54 	bl	8000be4 <__NVIC_EnableIRQ>
}
 8000d3c:	bf00      	nop
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b089      	sub	sp, #36	; 0x24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61fb      	str	r3, [r7, #28]
 8000d5e:	e16b      	b.n	8001038 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d60:	2201      	movs	r2, #1
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	fa02 f303 	lsl.w	r3, r2, r3
 8000d68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	697a      	ldr	r2, [r7, #20]
 8000d70:	4013      	ands	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	f040 815a 	bne.w	8001032 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f003 0303 	and.w	r3, r3, #3
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d005      	beq.n	8000d96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d130      	bne.n	8000df8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	2203      	movs	r2, #3
 8000da2:	fa02 f303 	lsl.w	r3, r2, r3
 8000da6:	43db      	mvns	r3, r3
 8000da8:	69ba      	ldr	r2, [r7, #24]
 8000daa:	4013      	ands	r3, r2
 8000dac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	68da      	ldr	r2, [r3, #12]
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	69ba      	ldr	r2, [r7, #24]
 8000dc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dcc:	2201      	movs	r2, #1
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	69ba      	ldr	r2, [r7, #24]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	091b      	lsrs	r3, r3, #4
 8000de2:	f003 0201 	and.w	r2, r3, #1
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f003 0303 	and.w	r3, r3, #3
 8000e00:	2b03      	cmp	r3, #3
 8000e02:	d017      	beq.n	8000e34 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	005b      	lsls	r3, r3, #1
 8000e0e:	2203      	movs	r2, #3
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	43db      	mvns	r3, r3
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	689a      	ldr	r2, [r3, #8]
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f003 0303 	and.w	r3, r3, #3
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	d123      	bne.n	8000e88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	08da      	lsrs	r2, r3, #3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3208      	adds	r2, #8
 8000e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	f003 0307 	and.w	r3, r3, #7
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	220f      	movs	r2, #15
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	69ba      	ldr	r2, [r7, #24]
 8000e60:	4013      	ands	r3, r2
 8000e62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	691a      	ldr	r2, [r3, #16]
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	08da      	lsrs	r2, r3, #3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	3208      	adds	r2, #8
 8000e82:	69b9      	ldr	r1, [r7, #24]
 8000e84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	005b      	lsls	r3, r3, #1
 8000e92:	2203      	movs	r2, #3
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f003 0203 	and.w	r2, r3, #3
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	f000 80b4 	beq.w	8001032 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	4b60      	ldr	r3, [pc, #384]	; (8001050 <HAL_GPIO_Init+0x30c>)
 8000ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed2:	4a5f      	ldr	r2, [pc, #380]	; (8001050 <HAL_GPIO_Init+0x30c>)
 8000ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eda:	4b5d      	ldr	r3, [pc, #372]	; (8001050 <HAL_GPIO_Init+0x30c>)
 8000edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ee6:	4a5b      	ldr	r2, [pc, #364]	; (8001054 <HAL_GPIO_Init+0x310>)
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	089b      	lsrs	r3, r3, #2
 8000eec:	3302      	adds	r3, #2
 8000eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f003 0303 	and.w	r3, r3, #3
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	220f      	movs	r2, #15
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43db      	mvns	r3, r3
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	4013      	ands	r3, r2
 8000f08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a52      	ldr	r2, [pc, #328]	; (8001058 <HAL_GPIO_Init+0x314>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d02b      	beq.n	8000f6a <HAL_GPIO_Init+0x226>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a51      	ldr	r2, [pc, #324]	; (800105c <HAL_GPIO_Init+0x318>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d025      	beq.n	8000f66 <HAL_GPIO_Init+0x222>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a50      	ldr	r2, [pc, #320]	; (8001060 <HAL_GPIO_Init+0x31c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d01f      	beq.n	8000f62 <HAL_GPIO_Init+0x21e>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a4f      	ldr	r2, [pc, #316]	; (8001064 <HAL_GPIO_Init+0x320>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d019      	beq.n	8000f5e <HAL_GPIO_Init+0x21a>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a4e      	ldr	r2, [pc, #312]	; (8001068 <HAL_GPIO_Init+0x324>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d013      	beq.n	8000f5a <HAL_GPIO_Init+0x216>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a4d      	ldr	r2, [pc, #308]	; (800106c <HAL_GPIO_Init+0x328>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d00d      	beq.n	8000f56 <HAL_GPIO_Init+0x212>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a4c      	ldr	r2, [pc, #304]	; (8001070 <HAL_GPIO_Init+0x32c>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d007      	beq.n	8000f52 <HAL_GPIO_Init+0x20e>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a4b      	ldr	r2, [pc, #300]	; (8001074 <HAL_GPIO_Init+0x330>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d101      	bne.n	8000f4e <HAL_GPIO_Init+0x20a>
 8000f4a:	2307      	movs	r3, #7
 8000f4c:	e00e      	b.n	8000f6c <HAL_GPIO_Init+0x228>
 8000f4e:	2308      	movs	r3, #8
 8000f50:	e00c      	b.n	8000f6c <HAL_GPIO_Init+0x228>
 8000f52:	2306      	movs	r3, #6
 8000f54:	e00a      	b.n	8000f6c <HAL_GPIO_Init+0x228>
 8000f56:	2305      	movs	r3, #5
 8000f58:	e008      	b.n	8000f6c <HAL_GPIO_Init+0x228>
 8000f5a:	2304      	movs	r3, #4
 8000f5c:	e006      	b.n	8000f6c <HAL_GPIO_Init+0x228>
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e004      	b.n	8000f6c <HAL_GPIO_Init+0x228>
 8000f62:	2302      	movs	r3, #2
 8000f64:	e002      	b.n	8000f6c <HAL_GPIO_Init+0x228>
 8000f66:	2301      	movs	r3, #1
 8000f68:	e000      	b.n	8000f6c <HAL_GPIO_Init+0x228>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	69fa      	ldr	r2, [r7, #28]
 8000f6e:	f002 0203 	and.w	r2, r2, #3
 8000f72:	0092      	lsls	r2, r2, #2
 8000f74:	4093      	lsls	r3, r2
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f7c:	4935      	ldr	r1, [pc, #212]	; (8001054 <HAL_GPIO_Init+0x310>)
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	089b      	lsrs	r3, r3, #2
 8000f82:	3302      	adds	r3, #2
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f8a:	4b3b      	ldr	r3, [pc, #236]	; (8001078 <HAL_GPIO_Init+0x334>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	43db      	mvns	r3, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4013      	ands	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fae:	4a32      	ldr	r2, [pc, #200]	; (8001078 <HAL_GPIO_Init+0x334>)
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000fb4:	4b30      	ldr	r3, [pc, #192]	; (8001078 <HAL_GPIO_Init+0x334>)
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d003      	beq.n	8000fd8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fd8:	4a27      	ldr	r2, [pc, #156]	; (8001078 <HAL_GPIO_Init+0x334>)
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fde:	4b26      	ldr	r3, [pc, #152]	; (8001078 <HAL_GPIO_Init+0x334>)
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001002:	4a1d      	ldr	r2, [pc, #116]	; (8001078 <HAL_GPIO_Init+0x334>)
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001008:	4b1b      	ldr	r3, [pc, #108]	; (8001078 <HAL_GPIO_Init+0x334>)
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	43db      	mvns	r3, r3
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4013      	ands	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d003      	beq.n	800102c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	4313      	orrs	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800102c:	4a12      	ldr	r2, [pc, #72]	; (8001078 <HAL_GPIO_Init+0x334>)
 800102e:	69bb      	ldr	r3, [r7, #24]
 8001030:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	3301      	adds	r3, #1
 8001036:	61fb      	str	r3, [r7, #28]
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	2b0f      	cmp	r3, #15
 800103c:	f67f ae90 	bls.w	8000d60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001040:	bf00      	nop
 8001042:	bf00      	nop
 8001044:	3724      	adds	r7, #36	; 0x24
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	40023800 	.word	0x40023800
 8001054:	40013800 	.word	0x40013800
 8001058:	40020000 	.word	0x40020000
 800105c:	40020400 	.word	0x40020400
 8001060:	40020800 	.word	0x40020800
 8001064:	40020c00 	.word	0x40020c00
 8001068:	40021000 	.word	0x40021000
 800106c:	40021400 	.word	0x40021400
 8001070:	40021800 	.word	0x40021800
 8001074:	40021c00 	.word	0x40021c00
 8001078:	40013c00 	.word	0x40013c00

0800107c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d101      	bne.n	800108e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e264      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0301 	and.w	r3, r3, #1
 8001096:	2b00      	cmp	r3, #0
 8001098:	d075      	beq.n	8001186 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800109a:	4ba3      	ldr	r3, [pc, #652]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	f003 030c 	and.w	r3, r3, #12
 80010a2:	2b04      	cmp	r3, #4
 80010a4:	d00c      	beq.n	80010c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010a6:	4ba0      	ldr	r3, [pc, #640]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010ae:	2b08      	cmp	r3, #8
 80010b0:	d112      	bne.n	80010d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010b2:	4b9d      	ldr	r3, [pc, #628]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010be:	d10b      	bne.n	80010d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c0:	4b99      	ldr	r3, [pc, #612]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d05b      	beq.n	8001184 <HAL_RCC_OscConfig+0x108>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d157      	bne.n	8001184 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e23f      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e0:	d106      	bne.n	80010f0 <HAL_RCC_OscConfig+0x74>
 80010e2:	4b91      	ldr	r3, [pc, #580]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a90      	ldr	r2, [pc, #576]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80010e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010ec:	6013      	str	r3, [r2, #0]
 80010ee:	e01d      	b.n	800112c <HAL_RCC_OscConfig+0xb0>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010f8:	d10c      	bne.n	8001114 <HAL_RCC_OscConfig+0x98>
 80010fa:	4b8b      	ldr	r3, [pc, #556]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a8a      	ldr	r2, [pc, #552]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001104:	6013      	str	r3, [r2, #0]
 8001106:	4b88      	ldr	r3, [pc, #544]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a87      	ldr	r2, [pc, #540]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 800110c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001110:	6013      	str	r3, [r2, #0]
 8001112:	e00b      	b.n	800112c <HAL_RCC_OscConfig+0xb0>
 8001114:	4b84      	ldr	r3, [pc, #528]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a83      	ldr	r2, [pc, #524]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 800111a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800111e:	6013      	str	r3, [r2, #0]
 8001120:	4b81      	ldr	r3, [pc, #516]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a80      	ldr	r2, [pc, #512]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001126:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800112a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d013      	beq.n	800115c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001134:	f7ff fcf4 	bl	8000b20 <HAL_GetTick>
 8001138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113a:	e008      	b.n	800114e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800113c:	f7ff fcf0 	bl	8000b20 <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b64      	cmp	r3, #100	; 0x64
 8001148:	d901      	bls.n	800114e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e204      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114e:	4b76      	ldr	r3, [pc, #472]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d0f0      	beq.n	800113c <HAL_RCC_OscConfig+0xc0>
 800115a:	e014      	b.n	8001186 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800115c:	f7ff fce0 	bl	8000b20 <HAL_GetTick>
 8001160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001162:	e008      	b.n	8001176 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001164:	f7ff fcdc 	bl	8000b20 <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	2b64      	cmp	r3, #100	; 0x64
 8001170:	d901      	bls.n	8001176 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001172:	2303      	movs	r3, #3
 8001174:	e1f0      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001176:	4b6c      	ldr	r3, [pc, #432]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d1f0      	bne.n	8001164 <HAL_RCC_OscConfig+0xe8>
 8001182:	e000      	b.n	8001186 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d063      	beq.n	800125a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001192:	4b65      	ldr	r3, [pc, #404]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	f003 030c 	and.w	r3, r3, #12
 800119a:	2b00      	cmp	r3, #0
 800119c:	d00b      	beq.n	80011b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800119e:	4b62      	ldr	r3, [pc, #392]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011a6:	2b08      	cmp	r3, #8
 80011a8:	d11c      	bne.n	80011e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011aa:	4b5f      	ldr	r3, [pc, #380]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d116      	bne.n	80011e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011b6:	4b5c      	ldr	r3, [pc, #368]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f003 0302 	and.w	r3, r3, #2
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d005      	beq.n	80011ce <HAL_RCC_OscConfig+0x152>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d001      	beq.n	80011ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e1c4      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ce:	4b56      	ldr	r3, [pc, #344]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	691b      	ldr	r3, [r3, #16]
 80011da:	00db      	lsls	r3, r3, #3
 80011dc:	4952      	ldr	r1, [pc, #328]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80011de:	4313      	orrs	r3, r2
 80011e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e2:	e03a      	b.n	800125a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d020      	beq.n	800122e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011ec:	4b4f      	ldr	r3, [pc, #316]	; (800132c <HAL_RCC_OscConfig+0x2b0>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f2:	f7ff fc95 	bl	8000b20 <HAL_GetTick>
 80011f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011f8:	e008      	b.n	800120c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011fa:	f7ff fc91 	bl	8000b20 <HAL_GetTick>
 80011fe:	4602      	mov	r2, r0
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	2b02      	cmp	r3, #2
 8001206:	d901      	bls.n	800120c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001208:	2303      	movs	r3, #3
 800120a:	e1a5      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800120c:	4b46      	ldr	r3, [pc, #280]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0302 	and.w	r3, r3, #2
 8001214:	2b00      	cmp	r3, #0
 8001216:	d0f0      	beq.n	80011fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001218:	4b43      	ldr	r3, [pc, #268]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	691b      	ldr	r3, [r3, #16]
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	4940      	ldr	r1, [pc, #256]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001228:	4313      	orrs	r3, r2
 800122a:	600b      	str	r3, [r1, #0]
 800122c:	e015      	b.n	800125a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800122e:	4b3f      	ldr	r3, [pc, #252]	; (800132c <HAL_RCC_OscConfig+0x2b0>)
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001234:	f7ff fc74 	bl	8000b20 <HAL_GetTick>
 8001238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800123c:	f7ff fc70 	bl	8000b20 <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e184      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800124e:	4b36      	ldr	r3, [pc, #216]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0302 	and.w	r3, r3, #2
 8001256:	2b00      	cmp	r3, #0
 8001258:	d1f0      	bne.n	800123c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0308 	and.w	r3, r3, #8
 8001262:	2b00      	cmp	r3, #0
 8001264:	d030      	beq.n	80012c8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d016      	beq.n	800129c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800126e:	4b30      	ldr	r3, [pc, #192]	; (8001330 <HAL_RCC_OscConfig+0x2b4>)
 8001270:	2201      	movs	r2, #1
 8001272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001274:	f7ff fc54 	bl	8000b20 <HAL_GetTick>
 8001278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800127a:	e008      	b.n	800128e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800127c:	f7ff fc50 	bl	8000b20 <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	2b02      	cmp	r3, #2
 8001288:	d901      	bls.n	800128e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800128a:	2303      	movs	r3, #3
 800128c:	e164      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800128e:	4b26      	ldr	r3, [pc, #152]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 8001290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	2b00      	cmp	r3, #0
 8001298:	d0f0      	beq.n	800127c <HAL_RCC_OscConfig+0x200>
 800129a:	e015      	b.n	80012c8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800129c:	4b24      	ldr	r3, [pc, #144]	; (8001330 <HAL_RCC_OscConfig+0x2b4>)
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012a2:	f7ff fc3d 	bl	8000b20 <HAL_GetTick>
 80012a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012a8:	e008      	b.n	80012bc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012aa:	f7ff fc39 	bl	8000b20 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d901      	bls.n	80012bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e14d      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012bc:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80012be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1f0      	bne.n	80012aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0304 	and.w	r3, r3, #4
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	f000 80a0 	beq.w	8001416 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012d6:	2300      	movs	r3, #0
 80012d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012da:	4b13      	ldr	r3, [pc, #76]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80012dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d10f      	bne.n	8001306 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ee:	4a0e      	ldr	r2, [pc, #56]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80012f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012f4:	6413      	str	r3, [r2, #64]	; 0x40
 80012f6:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001302:	2301      	movs	r3, #1
 8001304:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001306:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <HAL_RCC_OscConfig+0x2b8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800130e:	2b00      	cmp	r3, #0
 8001310:	d121      	bne.n	8001356 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001312:	4b08      	ldr	r3, [pc, #32]	; (8001334 <HAL_RCC_OscConfig+0x2b8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a07      	ldr	r2, [pc, #28]	; (8001334 <HAL_RCC_OscConfig+0x2b8>)
 8001318:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800131c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800131e:	f7ff fbff 	bl	8000b20 <HAL_GetTick>
 8001322:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001324:	e011      	b.n	800134a <HAL_RCC_OscConfig+0x2ce>
 8001326:	bf00      	nop
 8001328:	40023800 	.word	0x40023800
 800132c:	42470000 	.word	0x42470000
 8001330:	42470e80 	.word	0x42470e80
 8001334:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001338:	f7ff fbf2 	bl	8000b20 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b02      	cmp	r3, #2
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e106      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800134a:	4b85      	ldr	r3, [pc, #532]	; (8001560 <HAL_RCC_OscConfig+0x4e4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001352:	2b00      	cmp	r3, #0
 8001354:	d0f0      	beq.n	8001338 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d106      	bne.n	800136c <HAL_RCC_OscConfig+0x2f0>
 800135e:	4b81      	ldr	r3, [pc, #516]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001360:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001362:	4a80      	ldr	r2, [pc, #512]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	6713      	str	r3, [r2, #112]	; 0x70
 800136a:	e01c      	b.n	80013a6 <HAL_RCC_OscConfig+0x32a>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	2b05      	cmp	r3, #5
 8001372:	d10c      	bne.n	800138e <HAL_RCC_OscConfig+0x312>
 8001374:	4b7b      	ldr	r3, [pc, #492]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001378:	4a7a      	ldr	r2, [pc, #488]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 800137a:	f043 0304 	orr.w	r3, r3, #4
 800137e:	6713      	str	r3, [r2, #112]	; 0x70
 8001380:	4b78      	ldr	r3, [pc, #480]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001384:	4a77      	ldr	r2, [pc, #476]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001386:	f043 0301 	orr.w	r3, r3, #1
 800138a:	6713      	str	r3, [r2, #112]	; 0x70
 800138c:	e00b      	b.n	80013a6 <HAL_RCC_OscConfig+0x32a>
 800138e:	4b75      	ldr	r3, [pc, #468]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001392:	4a74      	ldr	r2, [pc, #464]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001394:	f023 0301 	bic.w	r3, r3, #1
 8001398:	6713      	str	r3, [r2, #112]	; 0x70
 800139a:	4b72      	ldr	r3, [pc, #456]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 800139c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800139e:	4a71      	ldr	r2, [pc, #452]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 80013a0:	f023 0304 	bic.w	r3, r3, #4
 80013a4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d015      	beq.n	80013da <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ae:	f7ff fbb7 	bl	8000b20 <HAL_GetTick>
 80013b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b4:	e00a      	b.n	80013cc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013b6:	f7ff fbb3 	bl	8000b20 <HAL_GetTick>
 80013ba:	4602      	mov	r2, r0
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e0c5      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013cc:	4b65      	ldr	r3, [pc, #404]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 80013ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d0:	f003 0302 	and.w	r3, r3, #2
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0ee      	beq.n	80013b6 <HAL_RCC_OscConfig+0x33a>
 80013d8:	e014      	b.n	8001404 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013da:	f7ff fba1 	bl	8000b20 <HAL_GetTick>
 80013de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e0:	e00a      	b.n	80013f8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013e2:	f7ff fb9d 	bl	8000b20 <HAL_GetTick>
 80013e6:	4602      	mov	r2, r0
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d901      	bls.n	80013f8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	e0af      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013f8:	4b5a      	ldr	r3, [pc, #360]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 80013fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d1ee      	bne.n	80013e2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001404:	7dfb      	ldrb	r3, [r7, #23]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d105      	bne.n	8001416 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800140a:	4b56      	ldr	r3, [pc, #344]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140e:	4a55      	ldr	r2, [pc, #340]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001410:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001414:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	2b00      	cmp	r3, #0
 800141c:	f000 809b 	beq.w	8001556 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001420:	4b50      	ldr	r3, [pc, #320]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 030c 	and.w	r3, r3, #12
 8001428:	2b08      	cmp	r3, #8
 800142a:	d05c      	beq.n	80014e6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d141      	bne.n	80014b8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001434:	4b4c      	ldr	r3, [pc, #304]	; (8001568 <HAL_RCC_OscConfig+0x4ec>)
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143a:	f7ff fb71 	bl	8000b20 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001442:	f7ff fb6d 	bl	8000b20 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e081      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001454:	4b43      	ldr	r3, [pc, #268]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d1f0      	bne.n	8001442 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	69da      	ldr	r2, [r3, #28]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146e:	019b      	lsls	r3, r3, #6
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001476:	085b      	lsrs	r3, r3, #1
 8001478:	3b01      	subs	r3, #1
 800147a:	041b      	lsls	r3, r3, #16
 800147c:	431a      	orrs	r2, r3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001482:	061b      	lsls	r3, r3, #24
 8001484:	4937      	ldr	r1, [pc, #220]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 8001486:	4313      	orrs	r3, r2
 8001488:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800148a:	4b37      	ldr	r3, [pc, #220]	; (8001568 <HAL_RCC_OscConfig+0x4ec>)
 800148c:	2201      	movs	r2, #1
 800148e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001490:	f7ff fb46 	bl	8000b20 <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001498:	f7ff fb42 	bl	8000b20 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e056      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014aa:	4b2e      	ldr	r3, [pc, #184]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0f0      	beq.n	8001498 <HAL_RCC_OscConfig+0x41c>
 80014b6:	e04e      	b.n	8001556 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014b8:	4b2b      	ldr	r3, [pc, #172]	; (8001568 <HAL_RCC_OscConfig+0x4ec>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014be:	f7ff fb2f 	bl	8000b20 <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014c6:	f7ff fb2b 	bl	8000b20 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e03f      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014d8:	4b22      	ldr	r3, [pc, #136]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1f0      	bne.n	80014c6 <HAL_RCC_OscConfig+0x44a>
 80014e4:	e037      	b.n	8001556 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d101      	bne.n	80014f2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e032      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014f2:	4b1c      	ldr	r3, [pc, #112]	; (8001564 <HAL_RCC_OscConfig+0x4e8>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d028      	beq.n	8001552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800150a:	429a      	cmp	r2, r3
 800150c:	d121      	bne.n	8001552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001518:	429a      	cmp	r2, r3
 800151a:	d11a      	bne.n	8001552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800151c:	68fa      	ldr	r2, [r7, #12]
 800151e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001522:	4013      	ands	r3, r2
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001528:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800152a:	4293      	cmp	r3, r2
 800152c:	d111      	bne.n	8001552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001538:	085b      	lsrs	r3, r3, #1
 800153a:	3b01      	subs	r3, #1
 800153c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800153e:	429a      	cmp	r2, r3
 8001540:	d107      	bne.n	8001552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800154c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800154e:	429a      	cmp	r2, r3
 8001550:	d001      	beq.n	8001556 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e000      	b.n	8001558 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40007000 	.word	0x40007000
 8001564:	40023800 	.word	0x40023800
 8001568:	42470060 	.word	0x42470060

0800156c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e0cc      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001580:	4b68      	ldr	r3, [pc, #416]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0307 	and.w	r3, r3, #7
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	429a      	cmp	r2, r3
 800158c:	d90c      	bls.n	80015a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800158e:	4b65      	ldr	r3, [pc, #404]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 8001590:	683a      	ldr	r2, [r7, #0]
 8001592:	b2d2      	uxtb	r2, r2
 8001594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001596:	4b63      	ldr	r3, [pc, #396]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0307 	and.w	r3, r3, #7
 800159e:	683a      	ldr	r2, [r7, #0]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d001      	beq.n	80015a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e0b8      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d020      	beq.n	80015f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d005      	beq.n	80015cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015c0:	4b59      	ldr	r3, [pc, #356]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	4a58      	ldr	r2, [pc, #352]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0308 	and.w	r3, r3, #8
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d005      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015d8:	4b53      	ldr	r3, [pc, #332]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	4a52      	ldr	r2, [pc, #328]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015e4:	4b50      	ldr	r3, [pc, #320]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	494d      	ldr	r1, [pc, #308]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d044      	beq.n	800168c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d107      	bne.n	800161a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160a:	4b47      	ldr	r3, [pc, #284]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d119      	bne.n	800164a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e07f      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2b02      	cmp	r3, #2
 8001620:	d003      	beq.n	800162a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001626:	2b03      	cmp	r3, #3
 8001628:	d107      	bne.n	800163a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800162a:	4b3f      	ldr	r3, [pc, #252]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d109      	bne.n	800164a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e06f      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800163a:	4b3b      	ldr	r3, [pc, #236]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e067      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800164a:	4b37      	ldr	r3, [pc, #220]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f023 0203 	bic.w	r2, r3, #3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	4934      	ldr	r1, [pc, #208]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 8001658:	4313      	orrs	r3, r2
 800165a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800165c:	f7ff fa60 	bl	8000b20 <HAL_GetTick>
 8001660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001662:	e00a      	b.n	800167a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001664:	f7ff fa5c 	bl	8000b20 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e04f      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800167a:	4b2b      	ldr	r3, [pc, #172]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f003 020c 	and.w	r2, r3, #12
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	429a      	cmp	r2, r3
 800168a:	d1eb      	bne.n	8001664 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800168c:	4b25      	ldr	r3, [pc, #148]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0307 	and.w	r3, r3, #7
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	429a      	cmp	r2, r3
 8001698:	d20c      	bcs.n	80016b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169a:	4b22      	ldr	r3, [pc, #136]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 800169c:	683a      	ldr	r2, [r7, #0]
 800169e:	b2d2      	uxtb	r2, r2
 80016a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016a2:	4b20      	ldr	r3, [pc, #128]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0307 	and.w	r3, r3, #7
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d001      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e032      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0304 	and.w	r3, r3, #4
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d008      	beq.n	80016d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016c0:	4b19      	ldr	r3, [pc, #100]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	4916      	ldr	r1, [pc, #88]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016ce:	4313      	orrs	r3, r2
 80016d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0308 	and.w	r3, r3, #8
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d009      	beq.n	80016f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016de:	4b12      	ldr	r3, [pc, #72]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	490e      	ldr	r1, [pc, #56]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016ee:	4313      	orrs	r3, r2
 80016f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016f2:	f000 f821 	bl	8001738 <HAL_RCC_GetSysClockFreq>
 80016f6:	4602      	mov	r2, r0
 80016f8:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	091b      	lsrs	r3, r3, #4
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	490a      	ldr	r1, [pc, #40]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 8001704:	5ccb      	ldrb	r3, [r1, r3]
 8001706:	fa22 f303 	lsr.w	r3, r2, r3
 800170a:	4a09      	ldr	r2, [pc, #36]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 800170c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800170e:	4b09      	ldr	r3, [pc, #36]	; (8001734 <HAL_RCC_ClockConfig+0x1c8>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff f906 	bl	8000924 <HAL_InitTick>

  return HAL_OK;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40023c00 	.word	0x40023c00
 8001728:	40023800 	.word	0x40023800
 800172c:	08004c44 	.word	0x08004c44
 8001730:	20000000 	.word	0x20000000
 8001734:	20000004 	.word	0x20000004

08001738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001738:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800173c:	b084      	sub	sp, #16
 800173e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001740:	2300      	movs	r3, #0
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	2300      	movs	r3, #0
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	2300      	movs	r3, #0
 800174a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800174c:	2300      	movs	r3, #0
 800174e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001750:	4b67      	ldr	r3, [pc, #412]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f003 030c 	and.w	r3, r3, #12
 8001758:	2b08      	cmp	r3, #8
 800175a:	d00d      	beq.n	8001778 <HAL_RCC_GetSysClockFreq+0x40>
 800175c:	2b08      	cmp	r3, #8
 800175e:	f200 80bd 	bhi.w	80018dc <HAL_RCC_GetSysClockFreq+0x1a4>
 8001762:	2b00      	cmp	r3, #0
 8001764:	d002      	beq.n	800176c <HAL_RCC_GetSysClockFreq+0x34>
 8001766:	2b04      	cmp	r3, #4
 8001768:	d003      	beq.n	8001772 <HAL_RCC_GetSysClockFreq+0x3a>
 800176a:	e0b7      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800176c:	4b61      	ldr	r3, [pc, #388]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800176e:	60bb      	str	r3, [r7, #8]
       break;
 8001770:	e0b7      	b.n	80018e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001772:	4b61      	ldr	r3, [pc, #388]	; (80018f8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001774:	60bb      	str	r3, [r7, #8]
      break;
 8001776:	e0b4      	b.n	80018e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001778:	4b5d      	ldr	r3, [pc, #372]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001780:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001782:	4b5b      	ldr	r3, [pc, #364]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d04d      	beq.n	800182a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800178e:	4b58      	ldr	r3, [pc, #352]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	099b      	lsrs	r3, r3, #6
 8001794:	461a      	mov	r2, r3
 8001796:	f04f 0300 	mov.w	r3, #0
 800179a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800179e:	f04f 0100 	mov.w	r1, #0
 80017a2:	ea02 0800 	and.w	r8, r2, r0
 80017a6:	ea03 0901 	and.w	r9, r3, r1
 80017aa:	4640      	mov	r0, r8
 80017ac:	4649      	mov	r1, r9
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	f04f 0300 	mov.w	r3, #0
 80017b6:	014b      	lsls	r3, r1, #5
 80017b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80017bc:	0142      	lsls	r2, r0, #5
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	ebb0 0008 	subs.w	r0, r0, r8
 80017c6:	eb61 0109 	sbc.w	r1, r1, r9
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	f04f 0300 	mov.w	r3, #0
 80017d2:	018b      	lsls	r3, r1, #6
 80017d4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80017d8:	0182      	lsls	r2, r0, #6
 80017da:	1a12      	subs	r2, r2, r0
 80017dc:	eb63 0301 	sbc.w	r3, r3, r1
 80017e0:	f04f 0000 	mov.w	r0, #0
 80017e4:	f04f 0100 	mov.w	r1, #0
 80017e8:	00d9      	lsls	r1, r3, #3
 80017ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80017ee:	00d0      	lsls	r0, r2, #3
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	eb12 0208 	adds.w	r2, r2, r8
 80017f8:	eb43 0309 	adc.w	r3, r3, r9
 80017fc:	f04f 0000 	mov.w	r0, #0
 8001800:	f04f 0100 	mov.w	r1, #0
 8001804:	0259      	lsls	r1, r3, #9
 8001806:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800180a:	0250      	lsls	r0, r2, #9
 800180c:	4602      	mov	r2, r0
 800180e:	460b      	mov	r3, r1
 8001810:	4610      	mov	r0, r2
 8001812:	4619      	mov	r1, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	461a      	mov	r2, r3
 8001818:	f04f 0300 	mov.w	r3, #0
 800181c:	f7fe fd2a 	bl	8000274 <__aeabi_uldivmod>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	4613      	mov	r3, r2
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	e04a      	b.n	80018c0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800182a:	4b31      	ldr	r3, [pc, #196]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	099b      	lsrs	r3, r3, #6
 8001830:	461a      	mov	r2, r3
 8001832:	f04f 0300 	mov.w	r3, #0
 8001836:	f240 10ff 	movw	r0, #511	; 0x1ff
 800183a:	f04f 0100 	mov.w	r1, #0
 800183e:	ea02 0400 	and.w	r4, r2, r0
 8001842:	ea03 0501 	and.w	r5, r3, r1
 8001846:	4620      	mov	r0, r4
 8001848:	4629      	mov	r1, r5
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	014b      	lsls	r3, r1, #5
 8001854:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001858:	0142      	lsls	r2, r0, #5
 800185a:	4610      	mov	r0, r2
 800185c:	4619      	mov	r1, r3
 800185e:	1b00      	subs	r0, r0, r4
 8001860:	eb61 0105 	sbc.w	r1, r1, r5
 8001864:	f04f 0200 	mov.w	r2, #0
 8001868:	f04f 0300 	mov.w	r3, #0
 800186c:	018b      	lsls	r3, r1, #6
 800186e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001872:	0182      	lsls	r2, r0, #6
 8001874:	1a12      	subs	r2, r2, r0
 8001876:	eb63 0301 	sbc.w	r3, r3, r1
 800187a:	f04f 0000 	mov.w	r0, #0
 800187e:	f04f 0100 	mov.w	r1, #0
 8001882:	00d9      	lsls	r1, r3, #3
 8001884:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001888:	00d0      	lsls	r0, r2, #3
 800188a:	4602      	mov	r2, r0
 800188c:	460b      	mov	r3, r1
 800188e:	1912      	adds	r2, r2, r4
 8001890:	eb45 0303 	adc.w	r3, r5, r3
 8001894:	f04f 0000 	mov.w	r0, #0
 8001898:	f04f 0100 	mov.w	r1, #0
 800189c:	0299      	lsls	r1, r3, #10
 800189e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80018a2:	0290      	lsls	r0, r2, #10
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	4610      	mov	r0, r2
 80018aa:	4619      	mov	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	461a      	mov	r2, r3
 80018b0:	f04f 0300 	mov.w	r3, #0
 80018b4:	f7fe fcde 	bl	8000274 <__aeabi_uldivmod>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4613      	mov	r3, r2
 80018be:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80018c0:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	0c1b      	lsrs	r3, r3, #16
 80018c6:	f003 0303 	and.w	r3, r3, #3
 80018ca:	3301      	adds	r3, #1
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d8:	60bb      	str	r3, [r7, #8]
      break;
 80018da:	e002      	b.n	80018e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80018de:	60bb      	str	r3, [r7, #8]
      break;
 80018e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018e2:	68bb      	ldr	r3, [r7, #8]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80018ee:	bf00      	nop
 80018f0:	40023800 	.word	0x40023800
 80018f4:	00f42400 	.word	0x00f42400
 80018f8:	007a1200 	.word	0x007a1200

080018fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001900:	4b03      	ldr	r3, [pc, #12]	; (8001910 <HAL_RCC_GetHCLKFreq+0x14>)
 8001902:	681b      	ldr	r3, [r3, #0]
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	20000000 	.word	0x20000000

08001914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001918:	f7ff fff0 	bl	80018fc <HAL_RCC_GetHCLKFreq>
 800191c:	4602      	mov	r2, r0
 800191e:	4b05      	ldr	r3, [pc, #20]	; (8001934 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	0a9b      	lsrs	r3, r3, #10
 8001924:	f003 0307 	and.w	r3, r3, #7
 8001928:	4903      	ldr	r1, [pc, #12]	; (8001938 <HAL_RCC_GetPCLK1Freq+0x24>)
 800192a:	5ccb      	ldrb	r3, [r1, r3]
 800192c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001930:	4618      	mov	r0, r3
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40023800 	.word	0x40023800
 8001938:	08004c54 	.word	0x08004c54

0800193c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001940:	f7ff ffdc 	bl	80018fc <HAL_RCC_GetHCLKFreq>
 8001944:	4602      	mov	r2, r0
 8001946:	4b05      	ldr	r3, [pc, #20]	; (800195c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	0b5b      	lsrs	r3, r3, #13
 800194c:	f003 0307 	and.w	r3, r3, #7
 8001950:	4903      	ldr	r1, [pc, #12]	; (8001960 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001952:	5ccb      	ldrb	r3, [r1, r3]
 8001954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001958:	4618      	mov	r0, r3
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40023800 	.word	0x40023800
 8001960:	08004c54 	.word	0x08004c54

08001964 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	220f      	movs	r2, #15
 8001972:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001974:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <HAL_RCC_GetClockConfig+0x5c>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 0203 	and.w	r2, r3, #3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001980:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <HAL_RCC_GetClockConfig+0x5c>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800198c:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <HAL_RCC_GetClockConfig+0x5c>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001998:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <HAL_RCC_GetClockConfig+0x5c>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	08db      	lsrs	r3, r3, #3
 800199e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019a6:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <HAL_RCC_GetClockConfig+0x60>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0207 	and.w	r2, r3, #7
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	601a      	str	r2, [r3, #0]
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40023c00 	.word	0x40023c00

080019c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e041      	b.n	8001a5e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d106      	bne.n	80019f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f000 f839 	bl	8001a66 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2202      	movs	r2, #2
 80019f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3304      	adds	r3, #4
 8001a04:	4619      	mov	r1, r3
 8001a06:	4610      	mov	r0, r2
 8001a08:	f000 f9d8 	bl	8001dbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2201      	movs	r2, #1
 8001a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2201      	movs	r2, #1
 8001a40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2201      	movs	r2, #1
 8001a48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2201      	movs	r2, #1
 8001a50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2201      	movs	r2, #1
 8001a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
	...

08001a7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d001      	beq.n	8001a94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e04e      	b.n	8001b32 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2202      	movs	r2, #2
 8001a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	68da      	ldr	r2, [r3, #12]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f042 0201 	orr.w	r2, r2, #1
 8001aaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a23      	ldr	r2, [pc, #140]	; (8001b40 <HAL_TIM_Base_Start_IT+0xc4>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d022      	beq.n	8001afc <HAL_TIM_Base_Start_IT+0x80>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001abe:	d01d      	beq.n	8001afc <HAL_TIM_Base_Start_IT+0x80>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a1f      	ldr	r2, [pc, #124]	; (8001b44 <HAL_TIM_Base_Start_IT+0xc8>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d018      	beq.n	8001afc <HAL_TIM_Base_Start_IT+0x80>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a1e      	ldr	r2, [pc, #120]	; (8001b48 <HAL_TIM_Base_Start_IT+0xcc>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d013      	beq.n	8001afc <HAL_TIM_Base_Start_IT+0x80>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a1c      	ldr	r2, [pc, #112]	; (8001b4c <HAL_TIM_Base_Start_IT+0xd0>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d00e      	beq.n	8001afc <HAL_TIM_Base_Start_IT+0x80>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a1b      	ldr	r2, [pc, #108]	; (8001b50 <HAL_TIM_Base_Start_IT+0xd4>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d009      	beq.n	8001afc <HAL_TIM_Base_Start_IT+0x80>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a19      	ldr	r2, [pc, #100]	; (8001b54 <HAL_TIM_Base_Start_IT+0xd8>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d004      	beq.n	8001afc <HAL_TIM_Base_Start_IT+0x80>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a18      	ldr	r2, [pc, #96]	; (8001b58 <HAL_TIM_Base_Start_IT+0xdc>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d111      	bne.n	8001b20 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2b06      	cmp	r3, #6
 8001b0c:	d010      	beq.n	8001b30 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f042 0201 	orr.w	r2, r2, #1
 8001b1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b1e:	e007      	b.n	8001b30 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f042 0201 	orr.w	r2, r2, #1
 8001b2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3714      	adds	r7, #20
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	40010000 	.word	0x40010000
 8001b44:	40000400 	.word	0x40000400
 8001b48:	40000800 	.word	0x40000800
 8001b4c:	40000c00 	.word	0x40000c00
 8001b50:	40010400 	.word	0x40010400
 8001b54:	40014000 	.word	0x40014000
 8001b58:	40001800 	.word	0x40001800

08001b5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d122      	bne.n	8001bb8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d11b      	bne.n	8001bb8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f06f 0202 	mvn.w	r2, #2
 8001b88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d003      	beq.n	8001ba6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f000 f8ee 	bl	8001d80 <HAL_TIM_IC_CaptureCallback>
 8001ba4:	e005      	b.n	8001bb2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 f8e0 	bl	8001d6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f000 f8f1 	bl	8001d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	691b      	ldr	r3, [r3, #16]
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	d122      	bne.n	8001c0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d11b      	bne.n	8001c0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f06f 0204 	mvn.w	r2, #4
 8001bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2202      	movs	r2, #2
 8001be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	699b      	ldr	r3, [r3, #24]
 8001bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d003      	beq.n	8001bfa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f000 f8c4 	bl	8001d80 <HAL_TIM_IC_CaptureCallback>
 8001bf8:	e005      	b.n	8001c06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 f8b6 	bl	8001d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f8c7 	bl	8001d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	f003 0308 	and.w	r3, r3, #8
 8001c16:	2b08      	cmp	r3, #8
 8001c18:	d122      	bne.n	8001c60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f003 0308 	and.w	r3, r3, #8
 8001c24:	2b08      	cmp	r3, #8
 8001c26:	d11b      	bne.n	8001c60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f06f 0208 	mvn.w	r2, #8
 8001c30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2204      	movs	r2, #4
 8001c36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	f003 0303 	and.w	r3, r3, #3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d003      	beq.n	8001c4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f000 f89a 	bl	8001d80 <HAL_TIM_IC_CaptureCallback>
 8001c4c:	e005      	b.n	8001c5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 f88c 	bl	8001d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f000 f89d 	bl	8001d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	2b10      	cmp	r3, #16
 8001c6c:	d122      	bne.n	8001cb4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	f003 0310 	and.w	r3, r3, #16
 8001c78:	2b10      	cmp	r3, #16
 8001c7a:	d11b      	bne.n	8001cb4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f06f 0210 	mvn.w	r2, #16
 8001c84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2208      	movs	r2, #8
 8001c8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 f870 	bl	8001d80 <HAL_TIM_IC_CaptureCallback>
 8001ca0:	e005      	b.n	8001cae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f862 	bl	8001d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 f873 	bl	8001d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d10e      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	f003 0301 	and.w	r3, r3, #1
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d107      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f06f 0201 	mvn.w	r2, #1
 8001cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7fe fd9a 	bl	8000814 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cea:	2b80      	cmp	r3, #128	; 0x80
 8001cec:	d10e      	bne.n	8001d0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cf8:	2b80      	cmp	r3, #128	; 0x80
 8001cfa:	d107      	bne.n	8001d0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f000 f902 	bl	8001f10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d16:	2b40      	cmp	r3, #64	; 0x40
 8001d18:	d10e      	bne.n	8001d38 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d24:	2b40      	cmp	r3, #64	; 0x40
 8001d26:	d107      	bne.n	8001d38 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f838 	bl	8001da8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	f003 0320 	and.w	r3, r3, #32
 8001d42:	2b20      	cmp	r3, #32
 8001d44:	d10e      	bne.n	8001d64 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	f003 0320 	and.w	r3, r3, #32
 8001d50:	2b20      	cmp	r3, #32
 8001d52:	d107      	bne.n	8001d64 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f06f 0220 	mvn.w	r2, #32
 8001d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 f8cc 	bl	8001efc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4a40      	ldr	r2, [pc, #256]	; (8001ed0 <TIM_Base_SetConfig+0x114>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d013      	beq.n	8001dfc <TIM_Base_SetConfig+0x40>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dda:	d00f      	beq.n	8001dfc <TIM_Base_SetConfig+0x40>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a3d      	ldr	r2, [pc, #244]	; (8001ed4 <TIM_Base_SetConfig+0x118>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d00b      	beq.n	8001dfc <TIM_Base_SetConfig+0x40>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a3c      	ldr	r2, [pc, #240]	; (8001ed8 <TIM_Base_SetConfig+0x11c>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d007      	beq.n	8001dfc <TIM_Base_SetConfig+0x40>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a3b      	ldr	r2, [pc, #236]	; (8001edc <TIM_Base_SetConfig+0x120>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d003      	beq.n	8001dfc <TIM_Base_SetConfig+0x40>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a3a      	ldr	r2, [pc, #232]	; (8001ee0 <TIM_Base_SetConfig+0x124>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d108      	bne.n	8001e0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a2f      	ldr	r2, [pc, #188]	; (8001ed0 <TIM_Base_SetConfig+0x114>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d02b      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e1c:	d027      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a2c      	ldr	r2, [pc, #176]	; (8001ed4 <TIM_Base_SetConfig+0x118>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d023      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a2b      	ldr	r2, [pc, #172]	; (8001ed8 <TIM_Base_SetConfig+0x11c>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d01f      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a2a      	ldr	r2, [pc, #168]	; (8001edc <TIM_Base_SetConfig+0x120>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d01b      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a29      	ldr	r2, [pc, #164]	; (8001ee0 <TIM_Base_SetConfig+0x124>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d017      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a28      	ldr	r2, [pc, #160]	; (8001ee4 <TIM_Base_SetConfig+0x128>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d013      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a27      	ldr	r2, [pc, #156]	; (8001ee8 <TIM_Base_SetConfig+0x12c>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d00f      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a26      	ldr	r2, [pc, #152]	; (8001eec <TIM_Base_SetConfig+0x130>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d00b      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a25      	ldr	r2, [pc, #148]	; (8001ef0 <TIM_Base_SetConfig+0x134>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d007      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a24      	ldr	r2, [pc, #144]	; (8001ef4 <TIM_Base_SetConfig+0x138>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d003      	beq.n	8001e6e <TIM_Base_SetConfig+0xb2>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a23      	ldr	r2, [pc, #140]	; (8001ef8 <TIM_Base_SetConfig+0x13c>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d108      	bne.n	8001e80 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	689a      	ldr	r2, [r3, #8]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a0a      	ldr	r2, [pc, #40]	; (8001ed0 <TIM_Base_SetConfig+0x114>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d003      	beq.n	8001eb4 <TIM_Base_SetConfig+0xf8>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a0c      	ldr	r2, [pc, #48]	; (8001ee0 <TIM_Base_SetConfig+0x124>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d103      	bne.n	8001ebc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	691a      	ldr	r2, [r3, #16]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	615a      	str	r2, [r3, #20]
}
 8001ec2:	bf00      	nop
 8001ec4:	3714      	adds	r7, #20
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	40010000 	.word	0x40010000
 8001ed4:	40000400 	.word	0x40000400
 8001ed8:	40000800 	.word	0x40000800
 8001edc:	40000c00 	.word	0x40000c00
 8001ee0:	40010400 	.word	0x40010400
 8001ee4:	40014000 	.word	0x40014000
 8001ee8:	40014400 	.word	0x40014400
 8001eec:	40014800 	.word	0x40014800
 8001ef0:	40001800 	.word	0x40001800
 8001ef4:	40001c00 	.word	0x40001c00
 8001ef8:	40002000 	.word	0x40002000

08001efc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e03f      	b.n	8001fb6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d106      	bne.n	8001f50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7fe fca2 	bl	8000894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2224      	movs	r2, #36	; 0x24
 8001f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68da      	ldr	r2, [r3, #12]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f000 f905 	bl	8002178 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	691a      	ldr	r2, [r3, #16]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	695a      	ldr	r2, [r3, #20]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68da      	ldr	r2, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2220      	movs	r2, #32
 8001fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2220      	movs	r2, #32
 8001fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b08a      	sub	sp, #40	; 0x28
 8001fc2:	af02      	add	r7, sp, #8
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	603b      	str	r3, [r7, #0]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	2b20      	cmp	r3, #32
 8001fdc:	d17c      	bne.n	80020d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d002      	beq.n	8001fea <HAL_UART_Transmit+0x2c>
 8001fe4:	88fb      	ldrh	r3, [r7, #6]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e075      	b.n	80020da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d101      	bne.n	8001ffc <HAL_UART_Transmit+0x3e>
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	e06e      	b.n	80020da <HAL_UART_Transmit+0x11c>
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2201      	movs	r2, #1
 8002000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2200      	movs	r2, #0
 8002008:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2221      	movs	r2, #33	; 0x21
 800200e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002012:	f7fe fd85 	bl	8000b20 <HAL_GetTick>
 8002016:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	88fa      	ldrh	r2, [r7, #6]
 800201c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	88fa      	ldrh	r2, [r7, #6]
 8002022:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800202c:	d108      	bne.n	8002040 <HAL_UART_Transmit+0x82>
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d104      	bne.n	8002040 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002036:	2300      	movs	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	61bb      	str	r3, [r7, #24]
 800203e:	e003      	b.n	8002048 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002044:	2300      	movs	r3, #0
 8002046:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002050:	e02a      	b.n	80020a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	9300      	str	r3, [sp, #0]
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	2200      	movs	r2, #0
 800205a:	2180      	movs	r1, #128	; 0x80
 800205c:	68f8      	ldr	r0, [r7, #12]
 800205e:	f000 f840 	bl	80020e2 <UART_WaitOnFlagUntilTimeout>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e036      	b.n	80020da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d10b      	bne.n	800208a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	461a      	mov	r2, r3
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002080:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	3302      	adds	r3, #2
 8002086:	61bb      	str	r3, [r7, #24]
 8002088:	e007      	b.n	800209a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	781a      	ldrb	r2, [r3, #0]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	3301      	adds	r3, #1
 8002098:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800209e:	b29b      	uxth	r3, r3
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1cf      	bne.n	8002052 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	2200      	movs	r2, #0
 80020ba:	2140      	movs	r1, #64	; 0x40
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	f000 f810 	bl	80020e2 <UART_WaitOnFlagUntilTimeout>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e006      	b.n	80020da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2220      	movs	r2, #32
 80020d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80020d4:	2300      	movs	r3, #0
 80020d6:	e000      	b.n	80020da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80020d8:	2302      	movs	r3, #2
  }
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3720      	adds	r7, #32
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b084      	sub	sp, #16
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	603b      	str	r3, [r7, #0]
 80020ee:	4613      	mov	r3, r2
 80020f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020f2:	e02c      	b.n	800214e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020fa:	d028      	beq.n	800214e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d007      	beq.n	8002112 <UART_WaitOnFlagUntilTimeout+0x30>
 8002102:	f7fe fd0d 	bl	8000b20 <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	429a      	cmp	r2, r3
 8002110:	d21d      	bcs.n	800214e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	68da      	ldr	r2, [r3, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002120:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	695a      	ldr	r2, [r3, #20]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0201 	bic.w	r2, r2, #1
 8002130:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2220      	movs	r2, #32
 8002136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2220      	movs	r2, #32
 800213e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e00f      	b.n	800216e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	4013      	ands	r3, r2
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	429a      	cmp	r2, r3
 800215c:	bf0c      	ite	eq
 800215e:	2301      	moveq	r3, #1
 8002160:	2300      	movne	r3, #0
 8002162:	b2db      	uxtb	r3, r3
 8002164:	461a      	mov	r2, r3
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	429a      	cmp	r2, r3
 800216a:	d0c3      	beq.n	80020f4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800217c:	b09f      	sub	sp, #124	; 0x7c
 800217e:	af00      	add	r7, sp, #0
 8002180:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002182:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	691b      	ldr	r3, [r3, #16]
 8002188:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800218c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800218e:	68d9      	ldr	r1, [r3, #12]
 8002190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	ea40 0301 	orr.w	r3, r0, r1
 8002198:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800219a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	431a      	orrs	r2, r3
 80021a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021a6:	695b      	ldr	r3, [r3, #20]
 80021a8:	431a      	orrs	r2, r3
 80021aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80021b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80021bc:	f021 010c 	bic.w	r1, r1, #12
 80021c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80021c6:	430b      	orrs	r3, r1
 80021c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	695b      	ldr	r3, [r3, #20]
 80021d0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80021d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021d6:	6999      	ldr	r1, [r3, #24]
 80021d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	ea40 0301 	orr.w	r3, r0, r1
 80021e0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	4bc5      	ldr	r3, [pc, #788]	; (80024fc <UART_SetConfig+0x384>)
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d004      	beq.n	80021f6 <UART_SetConfig+0x7e>
 80021ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	4bc3      	ldr	r3, [pc, #780]	; (8002500 <UART_SetConfig+0x388>)
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d103      	bne.n	80021fe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80021f6:	f7ff fba1 	bl	800193c <HAL_RCC_GetPCLK2Freq>
 80021fa:	6778      	str	r0, [r7, #116]	; 0x74
 80021fc:	e002      	b.n	8002204 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80021fe:	f7ff fb89 	bl	8001914 <HAL_RCC_GetPCLK1Freq>
 8002202:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800220c:	f040 80b6 	bne.w	800237c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002210:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002212:	461c      	mov	r4, r3
 8002214:	f04f 0500 	mov.w	r5, #0
 8002218:	4622      	mov	r2, r4
 800221a:	462b      	mov	r3, r5
 800221c:	1891      	adds	r1, r2, r2
 800221e:	6439      	str	r1, [r7, #64]	; 0x40
 8002220:	415b      	adcs	r3, r3
 8002222:	647b      	str	r3, [r7, #68]	; 0x44
 8002224:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002228:	1912      	adds	r2, r2, r4
 800222a:	eb45 0303 	adc.w	r3, r5, r3
 800222e:	f04f 0000 	mov.w	r0, #0
 8002232:	f04f 0100 	mov.w	r1, #0
 8002236:	00d9      	lsls	r1, r3, #3
 8002238:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800223c:	00d0      	lsls	r0, r2, #3
 800223e:	4602      	mov	r2, r0
 8002240:	460b      	mov	r3, r1
 8002242:	1911      	adds	r1, r2, r4
 8002244:	6639      	str	r1, [r7, #96]	; 0x60
 8002246:	416b      	adcs	r3, r5
 8002248:	667b      	str	r3, [r7, #100]	; 0x64
 800224a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	461a      	mov	r2, r3
 8002250:	f04f 0300 	mov.w	r3, #0
 8002254:	1891      	adds	r1, r2, r2
 8002256:	63b9      	str	r1, [r7, #56]	; 0x38
 8002258:	415b      	adcs	r3, r3
 800225a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800225c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002260:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002264:	f7fe f806 	bl	8000274 <__aeabi_uldivmod>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	4ba5      	ldr	r3, [pc, #660]	; (8002504 <UART_SetConfig+0x38c>)
 800226e:	fba3 2302 	umull	r2, r3, r3, r2
 8002272:	095b      	lsrs	r3, r3, #5
 8002274:	011e      	lsls	r6, r3, #4
 8002276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002278:	461c      	mov	r4, r3
 800227a:	f04f 0500 	mov.w	r5, #0
 800227e:	4622      	mov	r2, r4
 8002280:	462b      	mov	r3, r5
 8002282:	1891      	adds	r1, r2, r2
 8002284:	6339      	str	r1, [r7, #48]	; 0x30
 8002286:	415b      	adcs	r3, r3
 8002288:	637b      	str	r3, [r7, #52]	; 0x34
 800228a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800228e:	1912      	adds	r2, r2, r4
 8002290:	eb45 0303 	adc.w	r3, r5, r3
 8002294:	f04f 0000 	mov.w	r0, #0
 8002298:	f04f 0100 	mov.w	r1, #0
 800229c:	00d9      	lsls	r1, r3, #3
 800229e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80022a2:	00d0      	lsls	r0, r2, #3
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	1911      	adds	r1, r2, r4
 80022aa:	65b9      	str	r1, [r7, #88]	; 0x58
 80022ac:	416b      	adcs	r3, r5
 80022ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80022b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	461a      	mov	r2, r3
 80022b6:	f04f 0300 	mov.w	r3, #0
 80022ba:	1891      	adds	r1, r2, r2
 80022bc:	62b9      	str	r1, [r7, #40]	; 0x28
 80022be:	415b      	adcs	r3, r3
 80022c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80022ca:	f7fd ffd3 	bl	8000274 <__aeabi_uldivmod>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	4b8c      	ldr	r3, [pc, #560]	; (8002504 <UART_SetConfig+0x38c>)
 80022d4:	fba3 1302 	umull	r1, r3, r3, r2
 80022d8:	095b      	lsrs	r3, r3, #5
 80022da:	2164      	movs	r1, #100	; 0x64
 80022dc:	fb01 f303 	mul.w	r3, r1, r3
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	3332      	adds	r3, #50	; 0x32
 80022e6:	4a87      	ldr	r2, [pc, #540]	; (8002504 <UART_SetConfig+0x38c>)
 80022e8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ec:	095b      	lsrs	r3, r3, #5
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80022f4:	441e      	add	r6, r3
 80022f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022f8:	4618      	mov	r0, r3
 80022fa:	f04f 0100 	mov.w	r1, #0
 80022fe:	4602      	mov	r2, r0
 8002300:	460b      	mov	r3, r1
 8002302:	1894      	adds	r4, r2, r2
 8002304:	623c      	str	r4, [r7, #32]
 8002306:	415b      	adcs	r3, r3
 8002308:	627b      	str	r3, [r7, #36]	; 0x24
 800230a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800230e:	1812      	adds	r2, r2, r0
 8002310:	eb41 0303 	adc.w	r3, r1, r3
 8002314:	f04f 0400 	mov.w	r4, #0
 8002318:	f04f 0500 	mov.w	r5, #0
 800231c:	00dd      	lsls	r5, r3, #3
 800231e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002322:	00d4      	lsls	r4, r2, #3
 8002324:	4622      	mov	r2, r4
 8002326:	462b      	mov	r3, r5
 8002328:	1814      	adds	r4, r2, r0
 800232a:	653c      	str	r4, [r7, #80]	; 0x50
 800232c:	414b      	adcs	r3, r1
 800232e:	657b      	str	r3, [r7, #84]	; 0x54
 8002330:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	461a      	mov	r2, r3
 8002336:	f04f 0300 	mov.w	r3, #0
 800233a:	1891      	adds	r1, r2, r2
 800233c:	61b9      	str	r1, [r7, #24]
 800233e:	415b      	adcs	r3, r3
 8002340:	61fb      	str	r3, [r7, #28]
 8002342:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002346:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800234a:	f7fd ff93 	bl	8000274 <__aeabi_uldivmod>
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	4b6c      	ldr	r3, [pc, #432]	; (8002504 <UART_SetConfig+0x38c>)
 8002354:	fba3 1302 	umull	r1, r3, r3, r2
 8002358:	095b      	lsrs	r3, r3, #5
 800235a:	2164      	movs	r1, #100	; 0x64
 800235c:	fb01 f303 	mul.w	r3, r1, r3
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	3332      	adds	r3, #50	; 0x32
 8002366:	4a67      	ldr	r2, [pc, #412]	; (8002504 <UART_SetConfig+0x38c>)
 8002368:	fba2 2303 	umull	r2, r3, r2, r3
 800236c:	095b      	lsrs	r3, r3, #5
 800236e:	f003 0207 	and.w	r2, r3, #7
 8002372:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4432      	add	r2, r6
 8002378:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800237a:	e0b9      	b.n	80024f0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800237c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800237e:	461c      	mov	r4, r3
 8002380:	f04f 0500 	mov.w	r5, #0
 8002384:	4622      	mov	r2, r4
 8002386:	462b      	mov	r3, r5
 8002388:	1891      	adds	r1, r2, r2
 800238a:	6139      	str	r1, [r7, #16]
 800238c:	415b      	adcs	r3, r3
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002394:	1912      	adds	r2, r2, r4
 8002396:	eb45 0303 	adc.w	r3, r5, r3
 800239a:	f04f 0000 	mov.w	r0, #0
 800239e:	f04f 0100 	mov.w	r1, #0
 80023a2:	00d9      	lsls	r1, r3, #3
 80023a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80023a8:	00d0      	lsls	r0, r2, #3
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	eb12 0804 	adds.w	r8, r2, r4
 80023b2:	eb43 0905 	adc.w	r9, r3, r5
 80023b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f04f 0100 	mov.w	r1, #0
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	f04f 0300 	mov.w	r3, #0
 80023c8:	008b      	lsls	r3, r1, #2
 80023ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80023ce:	0082      	lsls	r2, r0, #2
 80023d0:	4640      	mov	r0, r8
 80023d2:	4649      	mov	r1, r9
 80023d4:	f7fd ff4e 	bl	8000274 <__aeabi_uldivmod>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4b49      	ldr	r3, [pc, #292]	; (8002504 <UART_SetConfig+0x38c>)
 80023de:	fba3 2302 	umull	r2, r3, r3, r2
 80023e2:	095b      	lsrs	r3, r3, #5
 80023e4:	011e      	lsls	r6, r3, #4
 80023e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023e8:	4618      	mov	r0, r3
 80023ea:	f04f 0100 	mov.w	r1, #0
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	1894      	adds	r4, r2, r2
 80023f4:	60bc      	str	r4, [r7, #8]
 80023f6:	415b      	adcs	r3, r3
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023fe:	1812      	adds	r2, r2, r0
 8002400:	eb41 0303 	adc.w	r3, r1, r3
 8002404:	f04f 0400 	mov.w	r4, #0
 8002408:	f04f 0500 	mov.w	r5, #0
 800240c:	00dd      	lsls	r5, r3, #3
 800240e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002412:	00d4      	lsls	r4, r2, #3
 8002414:	4622      	mov	r2, r4
 8002416:	462b      	mov	r3, r5
 8002418:	1814      	adds	r4, r2, r0
 800241a:	64bc      	str	r4, [r7, #72]	; 0x48
 800241c:	414b      	adcs	r3, r1
 800241e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	4618      	mov	r0, r3
 8002426:	f04f 0100 	mov.w	r1, #0
 800242a:	f04f 0200 	mov.w	r2, #0
 800242e:	f04f 0300 	mov.w	r3, #0
 8002432:	008b      	lsls	r3, r1, #2
 8002434:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002438:	0082      	lsls	r2, r0, #2
 800243a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800243e:	f7fd ff19 	bl	8000274 <__aeabi_uldivmod>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	4b2f      	ldr	r3, [pc, #188]	; (8002504 <UART_SetConfig+0x38c>)
 8002448:	fba3 1302 	umull	r1, r3, r3, r2
 800244c:	095b      	lsrs	r3, r3, #5
 800244e:	2164      	movs	r1, #100	; 0x64
 8002450:	fb01 f303 	mul.w	r3, r1, r3
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	3332      	adds	r3, #50	; 0x32
 800245a:	4a2a      	ldr	r2, [pc, #168]	; (8002504 <UART_SetConfig+0x38c>)
 800245c:	fba2 2303 	umull	r2, r3, r2, r3
 8002460:	095b      	lsrs	r3, r3, #5
 8002462:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002466:	441e      	add	r6, r3
 8002468:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800246a:	4618      	mov	r0, r3
 800246c:	f04f 0100 	mov.w	r1, #0
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	1894      	adds	r4, r2, r2
 8002476:	603c      	str	r4, [r7, #0]
 8002478:	415b      	adcs	r3, r3
 800247a:	607b      	str	r3, [r7, #4]
 800247c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002480:	1812      	adds	r2, r2, r0
 8002482:	eb41 0303 	adc.w	r3, r1, r3
 8002486:	f04f 0400 	mov.w	r4, #0
 800248a:	f04f 0500 	mov.w	r5, #0
 800248e:	00dd      	lsls	r5, r3, #3
 8002490:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002494:	00d4      	lsls	r4, r2, #3
 8002496:	4622      	mov	r2, r4
 8002498:	462b      	mov	r3, r5
 800249a:	eb12 0a00 	adds.w	sl, r2, r0
 800249e:	eb43 0b01 	adc.w	fp, r3, r1
 80024a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f04f 0100 	mov.w	r1, #0
 80024ac:	f04f 0200 	mov.w	r2, #0
 80024b0:	f04f 0300 	mov.w	r3, #0
 80024b4:	008b      	lsls	r3, r1, #2
 80024b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80024ba:	0082      	lsls	r2, r0, #2
 80024bc:	4650      	mov	r0, sl
 80024be:	4659      	mov	r1, fp
 80024c0:	f7fd fed8 	bl	8000274 <__aeabi_uldivmod>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	4b0e      	ldr	r3, [pc, #56]	; (8002504 <UART_SetConfig+0x38c>)
 80024ca:	fba3 1302 	umull	r1, r3, r3, r2
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	2164      	movs	r1, #100	; 0x64
 80024d2:	fb01 f303 	mul.w	r3, r1, r3
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	011b      	lsls	r3, r3, #4
 80024da:	3332      	adds	r3, #50	; 0x32
 80024dc:	4a09      	ldr	r2, [pc, #36]	; (8002504 <UART_SetConfig+0x38c>)
 80024de:	fba2 2303 	umull	r2, r3, r2, r3
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	f003 020f 	and.w	r2, r3, #15
 80024e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4432      	add	r2, r6
 80024ee:	609a      	str	r2, [r3, #8]
}
 80024f0:	bf00      	nop
 80024f2:	377c      	adds	r7, #124	; 0x7c
 80024f4:	46bd      	mov	sp, r7
 80024f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024fa:	bf00      	nop
 80024fc:	40011000 	.word	0x40011000
 8002500:	40011400 	.word	0x40011400
 8002504:	51eb851f 	.word	0x51eb851f

08002508 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f103 0208 	add.w	r2, r3, #8
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f04f 32ff 	mov.w	r2, #4294967295
 8002520:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f103 0208 	add.w	r2, r3, #8
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f103 0208 	add.w	r2, r3, #8
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002562:	b480      	push	{r7}
 8002564:	b085      	sub	sp, #20
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
 800256a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	1c5a      	adds	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	601a      	str	r2, [r3, #0]
}
 800259e:	bf00      	nop
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80025aa:	b480      	push	{r7}
 80025ac:	b085      	sub	sp, #20
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	6892      	ldr	r2, [r2, #8]
 80025c0:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	6852      	ldr	r2, [r2, #4]
 80025ca:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d103      	bne.n	80025de <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	1e5a      	subs	r2, r3, #1
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80025fe:	b580      	push	{r7, lr}
 8002600:	b08c      	sub	sp, #48	; 0x30
 8002602:	af04      	add	r7, sp, #16
 8002604:	60f8      	str	r0, [r7, #12]
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	603b      	str	r3, [r7, #0]
 800260a:	4613      	mov	r3, r2
 800260c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	4618      	mov	r0, r3
 8002614:	f000 fed2 	bl	80033bc <pvPortMalloc>
 8002618:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00e      	beq.n	800263e <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002620:	2058      	movs	r0, #88	; 0x58
 8002622:	f000 fecb 	bl	80033bc <pvPortMalloc>
 8002626:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	631a      	str	r2, [r3, #48]	; 0x30
 8002634:	e005      	b.n	8002642 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002636:	6978      	ldr	r0, [r7, #20]
 8002638:	f000 ffa0 	bl	800357c <vPortFree>
 800263c:	e001      	b.n	8002642 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 800263e:	2300      	movs	r3, #0
 8002640:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d013      	beq.n	8002670 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002648:	88fa      	ldrh	r2, [r7, #6]
 800264a:	2300      	movs	r3, #0
 800264c:	9303      	str	r3, [sp, #12]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	9302      	str	r3, [sp, #8]
 8002652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002654:	9301      	str	r3, [sp, #4]
 8002656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	68b9      	ldr	r1, [r7, #8]
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 f80e 	bl	8002680 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002664:	69f8      	ldr	r0, [r7, #28]
 8002666:	f000 f8a1 	bl	80027ac <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800266a:	2301      	movs	r3, #1
 800266c:	61bb      	str	r3, [r7, #24]
 800266e:	e002      	b.n	8002676 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002670:	f04f 33ff 	mov.w	r3, #4294967295
 8002674:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002676:	69bb      	ldr	r3, [r7, #24]
    }
 8002678:	4618      	mov	r0, r3
 800267a:	3720      	adds	r7, #32
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b088      	sub	sp, #32
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800268e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002690:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	461a      	mov	r2, r3
 8002698:	21a5      	movs	r1, #165	; 0xa5
 800269a:	f002 fa47 	bl	8004b2c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800269e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80026a8:	3b01      	subs	r3, #1
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	f023 0307 	bic.w	r3, r3, #7
 80026b6:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d00a      	beq.n	80026d8 <prvInitialiseNewTask+0x58>
        __asm volatile
 80026c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c6:	f383 8811 	msr	BASEPRI, r3
 80026ca:	f3bf 8f6f 	isb	sy
 80026ce:	f3bf 8f4f 	dsb	sy
 80026d2:	617b      	str	r3, [r7, #20]
    }
 80026d4:	bf00      	nop
 80026d6:	e7fe      	b.n	80026d6 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d01f      	beq.n	800271e <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]
 80026e2:	e012      	b.n	800270a <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	4413      	add	r3, r2
 80026ea:	7819      	ldrb	r1, [r3, #0]
 80026ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	4413      	add	r3, r2
 80026f2:	3334      	adds	r3, #52	; 0x34
 80026f4:	460a      	mov	r2, r1
 80026f6:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80026f8:	68ba      	ldr	r2, [r7, #8]
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	4413      	add	r3, r2
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d006      	beq.n	8002712 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	3301      	adds	r3, #1
 8002708:	61fb      	str	r3, [r7, #28]
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	2b09      	cmp	r3, #9
 800270e:	d9e9      	bls.n	80026e4 <prvInitialiseNewTask+0x64>
 8002710:	e000      	b.n	8002714 <prvInitialiseNewTask+0x94>
            {
                break;
 8002712:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002716:	2200      	movs	r2, #0
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800271c:	e003      	b.n	8002726 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800271e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002728:	2b04      	cmp	r3, #4
 800272a:	d901      	bls.n	8002730 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800272c:	2304      	movs	r3, #4
 800272e:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002732:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002734:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002738:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800273a:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800273c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273e:	2200      	movs	r2, #0
 8002740:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002744:	3304      	adds	r3, #4
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff fefe 	bl	8002548 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800274c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274e:	3318      	adds	r3, #24
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff fef9 	bl	8002548 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002758:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800275a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800275c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800275e:	f1c3 0205 	rsb	r2, r3, #5
 8002762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002764:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002768:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800276a:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800276c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800276e:	3350      	adds	r3, #80	; 0x50
 8002770:	2204      	movs	r2, #4
 8002772:	2100      	movs	r1, #0
 8002774:	4618      	mov	r0, r3
 8002776:	f002 f9d9 	bl	8004b2c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800277a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800277c:	3354      	adds	r3, #84	; 0x54
 800277e:	2201      	movs	r2, #1
 8002780:	2100      	movs	r1, #0
 8002782:	4618      	mov	r0, r3
 8002784:	f002 f9d2 	bl	8004b2c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	68f9      	ldr	r1, [r7, #12]
 800278c:	69b8      	ldr	r0, [r7, #24]
 800278e:	f000 fb7b 	bl	8002e88 <pxPortInitialiseStack>
 8002792:	4602      	mov	r2, r0
 8002794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002796:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800279a:	2b00      	cmp	r3, #0
 800279c:	d002      	beq.n	80027a4 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800279e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027a2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80027a4:	bf00      	nop
 80027a6:	3720      	adds	r7, #32
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80027ac:	b5b0      	push	{r4, r5, r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af02      	add	r7, sp, #8
 80027b2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80027b4:	f000 fd16 	bl	80031e4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80027b8:	4b3b      	ldr	r3, [pc, #236]	; (80028a8 <prvAddNewTaskToReadyList+0xfc>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	3301      	adds	r3, #1
 80027be:	4a3a      	ldr	r2, [pc, #232]	; (80028a8 <prvAddNewTaskToReadyList+0xfc>)
 80027c0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80027c2:	4b3a      	ldr	r3, [pc, #232]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d109      	bne.n	80027de <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80027ca:	4a38      	ldr	r2, [pc, #224]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80027d0:	4b35      	ldr	r3, [pc, #212]	; (80028a8 <prvAddNewTaskToReadyList+0xfc>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d110      	bne.n	80027fa <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80027d8:	f000 fabc 	bl	8002d54 <prvInitialiseTaskLists>
 80027dc:	e00d      	b.n	80027fa <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80027de:	4b34      	ldr	r3, [pc, #208]	; (80028b0 <prvAddNewTaskToReadyList+0x104>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d109      	bne.n	80027fa <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027e6:	4b31      	ldr	r3, [pc, #196]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d802      	bhi.n	80027fa <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80027f4:	4a2d      	ldr	r2, [pc, #180]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80027fa:	4b2e      	ldr	r3, [pc, #184]	; (80028b4 <prvAddNewTaskToReadyList+0x108>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	3301      	adds	r3, #1
 8002800:	4a2c      	ldr	r2, [pc, #176]	; (80028b4 <prvAddNewTaskToReadyList+0x108>)
 8002802:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002804:	4b2b      	ldr	r3, [pc, #172]	; (80028b4 <prvAddNewTaskToReadyList+0x108>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d016      	beq.n	8002840 <prvAddNewTaskToReadyList+0x94>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4618      	mov	r0, r3
 8002816:	f001 ff4b 	bl	80046b0 <SEGGER_SYSVIEW_OnTaskCreate>
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	461d      	mov	r5, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	461c      	mov	r4, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	1ae3      	subs	r3, r4, r3
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	462b      	mov	r3, r5
 800283c:	f000 ffbc 	bl	80037b8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4618      	mov	r0, r3
 8002844:	f001 ffb8 	bl	80047b8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284c:	2201      	movs	r2, #1
 800284e:	409a      	lsls	r2, r3
 8002850:	4b19      	ldr	r3, [pc, #100]	; (80028b8 <prvAddNewTaskToReadyList+0x10c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4313      	orrs	r3, r2
 8002856:	4a18      	ldr	r2, [pc, #96]	; (80028b8 <prvAddNewTaskToReadyList+0x10c>)
 8002858:	6013      	str	r3, [r2, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800285e:	4613      	mov	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4a15      	ldr	r2, [pc, #84]	; (80028bc <prvAddNewTaskToReadyList+0x110>)
 8002868:	441a      	add	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3304      	adds	r3, #4
 800286e:	4619      	mov	r1, r3
 8002870:	4610      	mov	r0, r2
 8002872:	f7ff fe76 	bl	8002562 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002876:	f000 fce5 	bl	8003244 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800287a:	4b0d      	ldr	r3, [pc, #52]	; (80028b0 <prvAddNewTaskToReadyList+0x104>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00e      	beq.n	80028a0 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002882:	4b0a      	ldr	r3, [pc, #40]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288c:	429a      	cmp	r2, r3
 800288e:	d207      	bcs.n	80028a0 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002890:	4b0b      	ldr	r3, [pc, #44]	; (80028c0 <prvAddNewTaskToReadyList+0x114>)
 8002892:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	f3bf 8f4f 	dsb	sy
 800289c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80028a0:	bf00      	nop
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bdb0      	pop	{r4, r5, r7, pc}
 80028a8:	20000108 	.word	0x20000108
 80028ac:	20000030 	.word	0x20000030
 80028b0:	20000114 	.word	0x20000114
 80028b4:	20000124 	.word	0x20000124
 80028b8:	20000110 	.word	0x20000110
 80028bc:	20000034 	.word	0x20000034
 80028c0:	e000ed04 	.word	0xe000ed04

080028c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b086      	sub	sp, #24
 80028c8:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80028ca:	4b24      	ldr	r3, [pc, #144]	; (800295c <vTaskStartScheduler+0x98>)
 80028cc:	9301      	str	r3, [sp, #4]
 80028ce:	2300      	movs	r3, #0
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	2300      	movs	r3, #0
 80028d4:	2282      	movs	r2, #130	; 0x82
 80028d6:	4922      	ldr	r1, [pc, #136]	; (8002960 <vTaskStartScheduler+0x9c>)
 80028d8:	4822      	ldr	r0, [pc, #136]	; (8002964 <vTaskStartScheduler+0xa0>)
 80028da:	f7ff fe90 	bl	80025fe <xTaskCreate>
 80028de:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d124      	bne.n	8002930 <vTaskStartScheduler+0x6c>
        __asm volatile
 80028e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ea:	f383 8811 	msr	BASEPRI, r3
 80028ee:	f3bf 8f6f 	isb	sy
 80028f2:	f3bf 8f4f 	dsb	sy
 80028f6:	60bb      	str	r3, [r7, #8]
    }
 80028f8:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80028fa:	4b1b      	ldr	r3, [pc, #108]	; (8002968 <vTaskStartScheduler+0xa4>)
 80028fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002900:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002902:	4b1a      	ldr	r3, [pc, #104]	; (800296c <vTaskStartScheduler+0xa8>)
 8002904:	2201      	movs	r2, #1
 8002906:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002908:	4b19      	ldr	r3, [pc, #100]	; (8002970 <vTaskStartScheduler+0xac>)
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800290e:	4b19      	ldr	r3, [pc, #100]	; (8002974 <vTaskStartScheduler+0xb0>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	4b12      	ldr	r3, [pc, #72]	; (800295c <vTaskStartScheduler+0x98>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	429a      	cmp	r2, r3
 8002918:	d102      	bne.n	8002920 <vTaskStartScheduler+0x5c>
 800291a:	f001 fead 	bl	8004678 <SEGGER_SYSVIEW_OnIdle>
 800291e:	e004      	b.n	800292a <vTaskStartScheduler+0x66>
 8002920:	4b14      	ldr	r3, [pc, #80]	; (8002974 <vTaskStartScheduler+0xb0>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f001 ff05 	bl	8004734 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800292a:	f000 fb3b 	bl	8002fa4 <xPortStartScheduler>
 800292e:	e00e      	b.n	800294e <vTaskStartScheduler+0x8a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002936:	d10a      	bne.n	800294e <vTaskStartScheduler+0x8a>
        __asm volatile
 8002938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800293c:	f383 8811 	msr	BASEPRI, r3
 8002940:	f3bf 8f6f 	isb	sy
 8002944:	f3bf 8f4f 	dsb	sy
 8002948:	607b      	str	r3, [r7, #4]
    }
 800294a:	bf00      	nop
 800294c:	e7fe      	b.n	800294c <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800294e:	4b0a      	ldr	r3, [pc, #40]	; (8002978 <vTaskStartScheduler+0xb4>)
 8002950:	681b      	ldr	r3, [r3, #0]
}
 8002952:	bf00      	nop
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	2000012c 	.word	0x2000012c
 8002960:	08004bcc 	.word	0x08004bcc
 8002964:	08002d25 	.word	0x08002d25
 8002968:	20000128 	.word	0x20000128
 800296c:	20000114 	.word	0x20000114
 8002970:	2000010c 	.word	0x2000010c
 8002974:	20000030 	.word	0x20000030
 8002978:	2000000c 	.word	0x2000000c

0800297c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002980:	4b04      	ldr	r3, [pc, #16]	; (8002994 <vTaskSuspendAll+0x18>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	3301      	adds	r3, #1
 8002986:	4a03      	ldr	r2, [pc, #12]	; (8002994 <vTaskSuspendAll+0x18>)
 8002988:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800298a:	bf00      	nop
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	20000130 	.word	0x20000130

08002998 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800299e:	2300      	movs	r3, #0
 80029a0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80029a2:	2300      	movs	r3, #0
 80029a4:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80029a6:	4b43      	ldr	r3, [pc, #268]	; (8002ab4 <xTaskResumeAll+0x11c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10a      	bne.n	80029c4 <xTaskResumeAll+0x2c>
        __asm volatile
 80029ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029b2:	f383 8811 	msr	BASEPRI, r3
 80029b6:	f3bf 8f6f 	isb	sy
 80029ba:	f3bf 8f4f 	dsb	sy
 80029be:	603b      	str	r3, [r7, #0]
    }
 80029c0:	bf00      	nop
 80029c2:	e7fe      	b.n	80029c2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80029c4:	f000 fc0e 	bl	80031e4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80029c8:	4b3a      	ldr	r3, [pc, #232]	; (8002ab4 <xTaskResumeAll+0x11c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	3b01      	subs	r3, #1
 80029ce:	4a39      	ldr	r2, [pc, #228]	; (8002ab4 <xTaskResumeAll+0x11c>)
 80029d0:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029d2:	4b38      	ldr	r3, [pc, #224]	; (8002ab4 <xTaskResumeAll+0x11c>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d165      	bne.n	8002aa6 <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80029da:	4b37      	ldr	r3, [pc, #220]	; (8002ab8 <xTaskResumeAll+0x120>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d061      	beq.n	8002aa6 <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029e2:	e032      	b.n	8002a4a <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029e4:	4b35      	ldr	r3, [pc, #212]	; (8002abc <xTaskResumeAll+0x124>)
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	3318      	adds	r3, #24
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fdda 	bl	80025aa <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	3304      	adds	r3, #4
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff fdd5 	bl	80025aa <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f001 fed8 	bl	80047b8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	409a      	lsls	r2, r3
 8002a10:	4b2b      	ldr	r3, [pc, #172]	; (8002ac0 <xTaskResumeAll+0x128>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	4a2a      	ldr	r2, [pc, #168]	; (8002ac0 <xTaskResumeAll+0x128>)
 8002a18:	6013      	str	r3, [r2, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a1e:	4613      	mov	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4a27      	ldr	r2, [pc, #156]	; (8002ac4 <xTaskResumeAll+0x12c>)
 8002a28:	441a      	add	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	3304      	adds	r3, #4
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4610      	mov	r0, r2
 8002a32:	f7ff fd96 	bl	8002562 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a3a:	4b23      	ldr	r3, [pc, #140]	; (8002ac8 <xTaskResumeAll+0x130>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d302      	bcc.n	8002a4a <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8002a44:	4b21      	ldr	r3, [pc, #132]	; (8002acc <xTaskResumeAll+0x134>)
 8002a46:	2201      	movs	r2, #1
 8002a48:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a4a:	4b1c      	ldr	r3, [pc, #112]	; (8002abc <xTaskResumeAll+0x124>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1c8      	bne.n	80029e4 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002a58:	f000 f9fa 	bl	8002e50 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002a5c:	4b1c      	ldr	r3, [pc, #112]	; (8002ad0 <xTaskResumeAll+0x138>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d010      	beq.n	8002a8a <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002a68:	f000 f836 	bl	8002ad8 <xTaskIncrementTick>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8002a72:	4b16      	ldr	r3, [pc, #88]	; (8002acc <xTaskResumeAll+0x134>)
 8002a74:	2201      	movs	r2, #1
 8002a76:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1f1      	bne.n	8002a68 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8002a84:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <xTaskResumeAll+0x138>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002a8a:	4b10      	ldr	r3, [pc, #64]	; (8002acc <xTaskResumeAll+0x134>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d009      	beq.n	8002aa6 <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002a92:	2301      	movs	r3, #1
 8002a94:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002a96:	4b0f      	ldr	r3, [pc, #60]	; (8002ad4 <xTaskResumeAll+0x13c>)
 8002a98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	f3bf 8f4f 	dsb	sy
 8002aa2:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002aa6:	f000 fbcd 	bl	8003244 <vPortExitCritical>

    return xAlreadyYielded;
 8002aaa:	68bb      	ldr	r3, [r7, #8]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	20000130 	.word	0x20000130
 8002ab8:	20000108 	.word	0x20000108
 8002abc:	200000c8 	.word	0x200000c8
 8002ac0:	20000110 	.word	0x20000110
 8002ac4:	20000034 	.word	0x20000034
 8002ac8:	20000030 	.word	0x20000030
 8002acc:	2000011c 	.word	0x2000011c
 8002ad0:	20000118 	.word	0x20000118
 8002ad4:	e000ed04 	.word	0xe000ed04

08002ad8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ae2:	4b50      	ldr	r3, [pc, #320]	; (8002c24 <xTaskIncrementTick+0x14c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f040 8092 	bne.w	8002c10 <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002aec:	4b4e      	ldr	r3, [pc, #312]	; (8002c28 <xTaskIncrementTick+0x150>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	3301      	adds	r3, #1
 8002af2:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002af4:	4a4c      	ldr	r2, [pc, #304]	; (8002c28 <xTaskIncrementTick+0x150>)
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d120      	bne.n	8002b42 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002b00:	4b4a      	ldr	r3, [pc, #296]	; (8002c2c <xTaskIncrementTick+0x154>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00a      	beq.n	8002b20 <xTaskIncrementTick+0x48>
        __asm volatile
 8002b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b0e:	f383 8811 	msr	BASEPRI, r3
 8002b12:	f3bf 8f6f 	isb	sy
 8002b16:	f3bf 8f4f 	dsb	sy
 8002b1a:	603b      	str	r3, [r7, #0]
    }
 8002b1c:	bf00      	nop
 8002b1e:	e7fe      	b.n	8002b1e <xTaskIncrementTick+0x46>
 8002b20:	4b42      	ldr	r3, [pc, #264]	; (8002c2c <xTaskIncrementTick+0x154>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	4b42      	ldr	r3, [pc, #264]	; (8002c30 <xTaskIncrementTick+0x158>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a40      	ldr	r2, [pc, #256]	; (8002c2c <xTaskIncrementTick+0x154>)
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	4a40      	ldr	r2, [pc, #256]	; (8002c30 <xTaskIncrementTick+0x158>)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6013      	str	r3, [r2, #0]
 8002b34:	4b3f      	ldr	r3, [pc, #252]	; (8002c34 <xTaskIncrementTick+0x15c>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	4a3e      	ldr	r2, [pc, #248]	; (8002c34 <xTaskIncrementTick+0x15c>)
 8002b3c:	6013      	str	r3, [r2, #0]
 8002b3e:	f000 f987 	bl	8002e50 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002b42:	4b3d      	ldr	r3, [pc, #244]	; (8002c38 <xTaskIncrementTick+0x160>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d34c      	bcc.n	8002be6 <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b4c:	4b37      	ldr	r3, [pc, #220]	; (8002c2c <xTaskIncrementTick+0x154>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d104      	bne.n	8002b60 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b56:	4b38      	ldr	r3, [pc, #224]	; (8002c38 <xTaskIncrementTick+0x160>)
 8002b58:	f04f 32ff 	mov.w	r2, #4294967295
 8002b5c:	601a      	str	r2, [r3, #0]
                    break;
 8002b5e:	e042      	b.n	8002be6 <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b60:	4b32      	ldr	r3, [pc, #200]	; (8002c2c <xTaskIncrementTick+0x154>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d203      	bcs.n	8002b80 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002b78:	4a2f      	ldr	r2, [pc, #188]	; (8002c38 <xTaskIncrementTick+0x160>)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002b7e:	e032      	b.n	8002be6 <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	3304      	adds	r3, #4
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff fd10 	bl	80025aa <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d004      	beq.n	8002b9c <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	3318      	adds	r3, #24
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff fd07 	bl	80025aa <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f001 fe0a 	bl	80047b8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba8:	2201      	movs	r2, #1
 8002baa:	409a      	lsls	r2, r3
 8002bac:	4b23      	ldr	r3, [pc, #140]	; (8002c3c <xTaskIncrementTick+0x164>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	4a22      	ldr	r2, [pc, #136]	; (8002c3c <xTaskIncrementTick+0x164>)
 8002bb4:	6013      	str	r3, [r2, #0]
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bba:	4613      	mov	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4413      	add	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4a1f      	ldr	r2, [pc, #124]	; (8002c40 <xTaskIncrementTick+0x168>)
 8002bc4:	441a      	add	r2, r3
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	3304      	adds	r3, #4
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4610      	mov	r0, r2
 8002bce:	f7ff fcc8 	bl	8002562 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd6:	4b1b      	ldr	r3, [pc, #108]	; (8002c44 <xTaskIncrementTick+0x16c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d3b5      	bcc.n	8002b4c <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8002be0:	2301      	movs	r3, #1
 8002be2:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002be4:	e7b2      	b.n	8002b4c <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002be6:	4b17      	ldr	r3, [pc, #92]	; (8002c44 <xTaskIncrementTick+0x16c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bec:	4914      	ldr	r1, [pc, #80]	; (8002c40 <xTaskIncrementTick+0x168>)
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d901      	bls.n	8002c02 <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002c02:	4b11      	ldr	r3, [pc, #68]	; (8002c48 <xTaskIncrementTick+0x170>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d007      	beq.n	8002c1a <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	617b      	str	r3, [r7, #20]
 8002c0e:	e004      	b.n	8002c1a <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002c10:	4b0e      	ldr	r3, [pc, #56]	; (8002c4c <xTaskIncrementTick+0x174>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	3301      	adds	r3, #1
 8002c16:	4a0d      	ldr	r2, [pc, #52]	; (8002c4c <xTaskIncrementTick+0x174>)
 8002c18:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002c1a:	697b      	ldr	r3, [r7, #20]
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	20000130 	.word	0x20000130
 8002c28:	2000010c 	.word	0x2000010c
 8002c2c:	200000c0 	.word	0x200000c0
 8002c30:	200000c4 	.word	0x200000c4
 8002c34:	20000120 	.word	0x20000120
 8002c38:	20000128 	.word	0x20000128
 8002c3c:	20000110 	.word	0x20000110
 8002c40:	20000034 	.word	0x20000034
 8002c44:	20000030 	.word	0x20000030
 8002c48:	2000011c 	.word	0x2000011c
 8002c4c:	20000118 	.word	0x20000118

08002c50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c56:	4b2d      	ldr	r3, [pc, #180]	; (8002d0c <vTaskSwitchContext+0xbc>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d003      	beq.n	8002c66 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002c5e:	4b2c      	ldr	r3, [pc, #176]	; (8002d10 <vTaskSwitchContext+0xc0>)
 8002c60:	2201      	movs	r2, #1
 8002c62:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002c64:	e04d      	b.n	8002d02 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8002c66:	4b2a      	ldr	r3, [pc, #168]	; (8002d10 <vTaskSwitchContext+0xc0>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c6c:	4b29      	ldr	r3, [pc, #164]	; (8002d14 <vTaskSwitchContext+0xc4>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	fab3 f383 	clz	r3, r3
 8002c78:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002c7a:	7afb      	ldrb	r3, [r7, #11]
 8002c7c:	f1c3 031f 	rsb	r3, r3, #31
 8002c80:	617b      	str	r3, [r7, #20]
 8002c82:	4925      	ldr	r1, [pc, #148]	; (8002d18 <vTaskSwitchContext+0xc8>)
 8002c84:	697a      	ldr	r2, [r7, #20]
 8002c86:	4613      	mov	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4413      	add	r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	440b      	add	r3, r1
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10a      	bne.n	8002cac <vTaskSwitchContext+0x5c>
        __asm volatile
 8002c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c9a:	f383 8811 	msr	BASEPRI, r3
 8002c9e:	f3bf 8f6f 	isb	sy
 8002ca2:	f3bf 8f4f 	dsb	sy
 8002ca6:	607b      	str	r3, [r7, #4]
    }
 8002ca8:	bf00      	nop
 8002caa:	e7fe      	b.n	8002caa <vTaskSwitchContext+0x5a>
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	4a18      	ldr	r2, [pc, #96]	; (8002d18 <vTaskSwitchContext+0xc8>)
 8002cb8:	4413      	add	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	605a      	str	r2, [r3, #4]
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	3308      	adds	r3, #8
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d104      	bne.n	8002cdc <vTaskSwitchContext+0x8c>
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	605a      	str	r2, [r3, #4]
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	4a0e      	ldr	r2, [pc, #56]	; (8002d1c <vTaskSwitchContext+0xcc>)
 8002ce4:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002ce6:	4b0d      	ldr	r3, [pc, #52]	; (8002d1c <vTaskSwitchContext+0xcc>)
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	4b0d      	ldr	r3, [pc, #52]	; (8002d20 <vTaskSwitchContext+0xd0>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d102      	bne.n	8002cf8 <vTaskSwitchContext+0xa8>
 8002cf2:	f001 fcc1 	bl	8004678 <SEGGER_SYSVIEW_OnIdle>
}
 8002cf6:	e004      	b.n	8002d02 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002cf8:	4b08      	ldr	r3, [pc, #32]	; (8002d1c <vTaskSwitchContext+0xcc>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f001 fd19 	bl	8004734 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002d02:	bf00      	nop
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000130 	.word	0x20000130
 8002d10:	2000011c 	.word	0x2000011c
 8002d14:	20000110 	.word	0x20000110
 8002d18:	20000034 	.word	0x20000034
 8002d1c:	20000030 	.word	0x20000030
 8002d20:	2000012c 	.word	0x2000012c

08002d24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002d2c:	f000 f852 	bl	8002dd4 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002d30:	4b06      	ldr	r3, [pc, #24]	; (8002d4c <prvIdleTask+0x28>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d9f9      	bls.n	8002d2c <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002d38:	4b05      	ldr	r3, [pc, #20]	; (8002d50 <prvIdleTask+0x2c>)
 8002d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	f3bf 8f4f 	dsb	sy
 8002d44:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002d48:	e7f0      	b.n	8002d2c <prvIdleTask+0x8>
 8002d4a:	bf00      	nop
 8002d4c:	20000034 	.word	0x20000034
 8002d50:	e000ed04 	.word	0xe000ed04

08002d54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	607b      	str	r3, [r7, #4]
 8002d5e:	e00c      	b.n	8002d7a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	4613      	mov	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4413      	add	r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	4a12      	ldr	r2, [pc, #72]	; (8002db4 <prvInitialiseTaskLists+0x60>)
 8002d6c:	4413      	add	r3, r2
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff fbca 	bl	8002508 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	3301      	adds	r3, #1
 8002d78:	607b      	str	r3, [r7, #4]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b04      	cmp	r3, #4
 8002d7e:	d9ef      	bls.n	8002d60 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002d80:	480d      	ldr	r0, [pc, #52]	; (8002db8 <prvInitialiseTaskLists+0x64>)
 8002d82:	f7ff fbc1 	bl	8002508 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002d86:	480d      	ldr	r0, [pc, #52]	; (8002dbc <prvInitialiseTaskLists+0x68>)
 8002d88:	f7ff fbbe 	bl	8002508 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002d8c:	480c      	ldr	r0, [pc, #48]	; (8002dc0 <prvInitialiseTaskLists+0x6c>)
 8002d8e:	f7ff fbbb 	bl	8002508 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002d92:	480c      	ldr	r0, [pc, #48]	; (8002dc4 <prvInitialiseTaskLists+0x70>)
 8002d94:	f7ff fbb8 	bl	8002508 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002d98:	480b      	ldr	r0, [pc, #44]	; (8002dc8 <prvInitialiseTaskLists+0x74>)
 8002d9a:	f7ff fbb5 	bl	8002508 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002d9e:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <prvInitialiseTaskLists+0x78>)
 8002da0:	4a05      	ldr	r2, [pc, #20]	; (8002db8 <prvInitialiseTaskLists+0x64>)
 8002da2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002da4:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <prvInitialiseTaskLists+0x7c>)
 8002da6:	4a05      	ldr	r2, [pc, #20]	; (8002dbc <prvInitialiseTaskLists+0x68>)
 8002da8:	601a      	str	r2, [r3, #0]
}
 8002daa:	bf00      	nop
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	20000034 	.word	0x20000034
 8002db8:	20000098 	.word	0x20000098
 8002dbc:	200000ac 	.word	0x200000ac
 8002dc0:	200000c8 	.word	0x200000c8
 8002dc4:	200000dc 	.word	0x200000dc
 8002dc8:	200000f4 	.word	0x200000f4
 8002dcc:	200000c0 	.word	0x200000c0
 8002dd0:	200000c4 	.word	0x200000c4

08002dd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002dda:	e019      	b.n	8002e10 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002ddc:	f000 fa02 	bl	80031e4 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002de0:	4b10      	ldr	r3, [pc, #64]	; (8002e24 <prvCheckTasksWaitingTermination+0x50>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3304      	adds	r3, #4
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff fbdc 	bl	80025aa <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002df2:	4b0d      	ldr	r3, [pc, #52]	; (8002e28 <prvCheckTasksWaitingTermination+0x54>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	3b01      	subs	r3, #1
 8002df8:	4a0b      	ldr	r2, [pc, #44]	; (8002e28 <prvCheckTasksWaitingTermination+0x54>)
 8002dfa:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	; (8002e2c <prvCheckTasksWaitingTermination+0x58>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	3b01      	subs	r3, #1
 8002e02:	4a0a      	ldr	r2, [pc, #40]	; (8002e2c <prvCheckTasksWaitingTermination+0x58>)
 8002e04:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002e06:	f000 fa1d 	bl	8003244 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f810 	bl	8002e30 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <prvCheckTasksWaitingTermination+0x58>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1e1      	bne.n	8002ddc <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002e18:	bf00      	nop
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	200000dc 	.word	0x200000dc
 8002e28:	20000108 	.word	0x20000108
 8002e2c:	200000f0 	.word	0x200000f0

08002e30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f000 fb9d 	bl	800357c <vPortFree>
                vPortFree( pxTCB );
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 fb9a 	bl	800357c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002e48:	bf00      	nop
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e54:	4b0a      	ldr	r3, [pc, #40]	; (8002e80 <prvResetNextTaskUnblockTime+0x30>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d104      	bne.n	8002e68 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002e5e:	4b09      	ldr	r3, [pc, #36]	; (8002e84 <prvResetNextTaskUnblockTime+0x34>)
 8002e60:	f04f 32ff 	mov.w	r2, #4294967295
 8002e64:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002e66:	e005      	b.n	8002e74 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002e68:	4b05      	ldr	r3, [pc, #20]	; (8002e80 <prvResetNextTaskUnblockTime+0x30>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a04      	ldr	r2, [pc, #16]	; (8002e84 <prvResetNextTaskUnblockTime+0x34>)
 8002e72:	6013      	str	r3, [r2, #0]
}
 8002e74:	bf00      	nop
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	200000c0 	.word	0x200000c0
 8002e84:	20000128 	.word	0x20000128

08002e88 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	3b04      	subs	r3, #4
 8002e98:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ea0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	3b04      	subs	r3, #4
 8002ea6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	f023 0201 	bic.w	r2, r3, #1
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	3b04      	subs	r3, #4
 8002eb6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002eb8:	4a0c      	ldr	r2, [pc, #48]	; (8002eec <pxPortInitialiseStack+0x64>)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	3b14      	subs	r3, #20
 8002ec2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	3b04      	subs	r3, #4
 8002ece:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f06f 0202 	mvn.w	r2, #2
 8002ed6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	3b20      	subs	r3, #32
 8002edc:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002ede:	68fb      	ldr	r3, [r7, #12]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	08002ef1 	.word	0x08002ef1

08002ef0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002efa:	4b12      	ldr	r3, [pc, #72]	; (8002f44 <prvTaskExitError+0x54>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f02:	d00a      	beq.n	8002f1a <prvTaskExitError+0x2a>
        __asm volatile
 8002f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f08:	f383 8811 	msr	BASEPRI, r3
 8002f0c:	f3bf 8f6f 	isb	sy
 8002f10:	f3bf 8f4f 	dsb	sy
 8002f14:	60fb      	str	r3, [r7, #12]
    }
 8002f16:	bf00      	nop
 8002f18:	e7fe      	b.n	8002f18 <prvTaskExitError+0x28>
        __asm volatile
 8002f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f1e:	f383 8811 	msr	BASEPRI, r3
 8002f22:	f3bf 8f6f 	isb	sy
 8002f26:	f3bf 8f4f 	dsb	sy
 8002f2a:	60bb      	str	r3, [r7, #8]
    }
 8002f2c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002f2e:	bf00      	nop
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d0fc      	beq.n	8002f30 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002f36:	bf00      	nop
 8002f38:	bf00      	nop
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr
 8002f44:	20000010 	.word	0x20000010
	...

08002f50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002f50:	4b07      	ldr	r3, [pc, #28]	; (8002f70 <pxCurrentTCBConst2>)
 8002f52:	6819      	ldr	r1, [r3, #0]
 8002f54:	6808      	ldr	r0, [r1, #0]
 8002f56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f5a:	f380 8809 	msr	PSP, r0
 8002f5e:	f3bf 8f6f 	isb	sy
 8002f62:	f04f 0000 	mov.w	r0, #0
 8002f66:	f380 8811 	msr	BASEPRI, r0
 8002f6a:	4770      	bx	lr
 8002f6c:	f3af 8000 	nop.w

08002f70 <pxCurrentTCBConst2>:
 8002f70:	20000030 	.word	0x20000030
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002f74:	bf00      	nop
 8002f76:	bf00      	nop

08002f78 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002f78:	4808      	ldr	r0, [pc, #32]	; (8002f9c <prvPortStartFirstTask+0x24>)
 8002f7a:	6800      	ldr	r0, [r0, #0]
 8002f7c:	6800      	ldr	r0, [r0, #0]
 8002f7e:	f380 8808 	msr	MSP, r0
 8002f82:	f04f 0000 	mov.w	r0, #0
 8002f86:	f380 8814 	msr	CONTROL, r0
 8002f8a:	b662      	cpsie	i
 8002f8c:	b661      	cpsie	f
 8002f8e:	f3bf 8f4f 	dsb	sy
 8002f92:	f3bf 8f6f 	isb	sy
 8002f96:	df00      	svc	0
 8002f98:	bf00      	nop
 8002f9a:	0000      	.short	0x0000
 8002f9c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002fa0:	bf00      	nop
 8002fa2:	bf00      	nop

08002fa4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002faa:	4b46      	ldr	r3, [pc, #280]	; (80030c4 <xPortStartScheduler+0x120>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a46      	ldr	r2, [pc, #280]	; (80030c8 <xPortStartScheduler+0x124>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d10a      	bne.n	8002fca <xPortStartScheduler+0x26>
        __asm volatile
 8002fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fb8:	f383 8811 	msr	BASEPRI, r3
 8002fbc:	f3bf 8f6f 	isb	sy
 8002fc0:	f3bf 8f4f 	dsb	sy
 8002fc4:	613b      	str	r3, [r7, #16]
    }
 8002fc6:	bf00      	nop
 8002fc8:	e7fe      	b.n	8002fc8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002fca:	4b3e      	ldr	r3, [pc, #248]	; (80030c4 <xPortStartScheduler+0x120>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a3f      	ldr	r2, [pc, #252]	; (80030cc <xPortStartScheduler+0x128>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d10a      	bne.n	8002fea <xPortStartScheduler+0x46>
        __asm volatile
 8002fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd8:	f383 8811 	msr	BASEPRI, r3
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	60fb      	str	r3, [r7, #12]
    }
 8002fe6:	bf00      	nop
 8002fe8:	e7fe      	b.n	8002fe8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002fea:	4b39      	ldr	r3, [pc, #228]	; (80030d0 <xPortStartScheduler+0x12c>)
 8002fec:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	22ff      	movs	r2, #255	; 0xff
 8002ffa:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003004:	78fb      	ldrb	r3, [r7, #3]
 8003006:	b2db      	uxtb	r3, r3
 8003008:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800300c:	b2da      	uxtb	r2, r3
 800300e:	4b31      	ldr	r3, [pc, #196]	; (80030d4 <xPortStartScheduler+0x130>)
 8003010:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003012:	4b31      	ldr	r3, [pc, #196]	; (80030d8 <xPortStartScheduler+0x134>)
 8003014:	2207      	movs	r2, #7
 8003016:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003018:	e009      	b.n	800302e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800301a:	4b2f      	ldr	r3, [pc, #188]	; (80030d8 <xPortStartScheduler+0x134>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	3b01      	subs	r3, #1
 8003020:	4a2d      	ldr	r2, [pc, #180]	; (80030d8 <xPortStartScheduler+0x134>)
 8003022:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003024:	78fb      	ldrb	r3, [r7, #3]
 8003026:	b2db      	uxtb	r3, r3
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	b2db      	uxtb	r3, r3
 800302c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800302e:	78fb      	ldrb	r3, [r7, #3]
 8003030:	b2db      	uxtb	r3, r3
 8003032:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003036:	2b80      	cmp	r3, #128	; 0x80
 8003038:	d0ef      	beq.n	800301a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800303a:	4b27      	ldr	r3, [pc, #156]	; (80030d8 <xPortStartScheduler+0x134>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f1c3 0307 	rsb	r3, r3, #7
 8003042:	2b04      	cmp	r3, #4
 8003044:	d00a      	beq.n	800305c <xPortStartScheduler+0xb8>
        __asm volatile
 8003046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800304a:	f383 8811 	msr	BASEPRI, r3
 800304e:	f3bf 8f6f 	isb	sy
 8003052:	f3bf 8f4f 	dsb	sy
 8003056:	60bb      	str	r3, [r7, #8]
    }
 8003058:	bf00      	nop
 800305a:	e7fe      	b.n	800305a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800305c:	4b1e      	ldr	r3, [pc, #120]	; (80030d8 <xPortStartScheduler+0x134>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	021b      	lsls	r3, r3, #8
 8003062:	4a1d      	ldr	r2, [pc, #116]	; (80030d8 <xPortStartScheduler+0x134>)
 8003064:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003066:	4b1c      	ldr	r3, [pc, #112]	; (80030d8 <xPortStartScheduler+0x134>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800306e:	4a1a      	ldr	r2, [pc, #104]	; (80030d8 <xPortStartScheduler+0x134>)
 8003070:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	b2da      	uxtb	r2, r3
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800307a:	4b18      	ldr	r3, [pc, #96]	; (80030dc <xPortStartScheduler+0x138>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a17      	ldr	r2, [pc, #92]	; (80030dc <xPortStartScheduler+0x138>)
 8003080:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003084:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003086:	4b15      	ldr	r3, [pc, #84]	; (80030dc <xPortStartScheduler+0x138>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a14      	ldr	r2, [pc, #80]	; (80030dc <xPortStartScheduler+0x138>)
 800308c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003090:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003092:	f000 f963 	bl	800335c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003096:	4b12      	ldr	r3, [pc, #72]	; (80030e0 <xPortStartScheduler+0x13c>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800309c:	f000 f982 	bl	80033a4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80030a0:	4b10      	ldr	r3, [pc, #64]	; (80030e4 <xPortStartScheduler+0x140>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a0f      	ldr	r2, [pc, #60]	; (80030e4 <xPortStartScheduler+0x140>)
 80030a6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80030aa:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80030ac:	f7ff ff64 	bl	8002f78 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80030b0:	f7ff fdce 	bl	8002c50 <vTaskSwitchContext>
    prvTaskExitError();
 80030b4:	f7ff ff1c 	bl	8002ef0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3718      	adds	r7, #24
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	e000ed00 	.word	0xe000ed00
 80030c8:	410fc271 	.word	0x410fc271
 80030cc:	410fc270 	.word	0x410fc270
 80030d0:	e000e400 	.word	0xe000e400
 80030d4:	20000134 	.word	0x20000134
 80030d8:	20000138 	.word	0x20000138
 80030dc:	e000ed20 	.word	0xe000ed20
 80030e0:	20000010 	.word	0x20000010
 80030e4:	e000ef34 	.word	0xe000ef34

080030e8 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b087      	sub	sp, #28
 80030ec:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80030ee:	4b37      	ldr	r3, [pc, #220]	; (80031cc <vInitPrioGroupValue+0xe4>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a37      	ldr	r2, [pc, #220]	; (80031d0 <vInitPrioGroupValue+0xe8>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d10a      	bne.n	800310e <vInitPrioGroupValue+0x26>
        __asm volatile
 80030f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030fc:	f383 8811 	msr	BASEPRI, r3
 8003100:	f3bf 8f6f 	isb	sy
 8003104:	f3bf 8f4f 	dsb	sy
 8003108:	613b      	str	r3, [r7, #16]
    }
 800310a:	bf00      	nop
 800310c:	e7fe      	b.n	800310c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800310e:	4b2f      	ldr	r3, [pc, #188]	; (80031cc <vInitPrioGroupValue+0xe4>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a30      	ldr	r2, [pc, #192]	; (80031d4 <vInitPrioGroupValue+0xec>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d10a      	bne.n	800312e <vInitPrioGroupValue+0x46>
        __asm volatile
 8003118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800311c:	f383 8811 	msr	BASEPRI, r3
 8003120:	f3bf 8f6f 	isb	sy
 8003124:	f3bf 8f4f 	dsb	sy
 8003128:	60fb      	str	r3, [r7, #12]
    }
 800312a:	bf00      	nop
 800312c:	e7fe      	b.n	800312c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800312e:	4b2a      	ldr	r3, [pc, #168]	; (80031d8 <vInitPrioGroupValue+0xf0>)
 8003130:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	b2db      	uxtb	r3, r3
 8003138:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	22ff      	movs	r2, #255	; 0xff
 800313e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	b2db      	uxtb	r3, r3
 8003146:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003148:	78fb      	ldrb	r3, [r7, #3]
 800314a:	b2db      	uxtb	r3, r3
 800314c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003150:	b2da      	uxtb	r2, r3
 8003152:	4b22      	ldr	r3, [pc, #136]	; (80031dc <vInitPrioGroupValue+0xf4>)
 8003154:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003156:	4b22      	ldr	r3, [pc, #136]	; (80031e0 <vInitPrioGroupValue+0xf8>)
 8003158:	2207      	movs	r2, #7
 800315a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800315c:	e009      	b.n	8003172 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800315e:	4b20      	ldr	r3, [pc, #128]	; (80031e0 <vInitPrioGroupValue+0xf8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	3b01      	subs	r3, #1
 8003164:	4a1e      	ldr	r2, [pc, #120]	; (80031e0 <vInitPrioGroupValue+0xf8>)
 8003166:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003168:	78fb      	ldrb	r3, [r7, #3]
 800316a:	b2db      	uxtb	r3, r3
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	b2db      	uxtb	r3, r3
 8003170:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003172:	78fb      	ldrb	r3, [r7, #3]
 8003174:	b2db      	uxtb	r3, r3
 8003176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800317a:	2b80      	cmp	r3, #128	; 0x80
 800317c:	d0ef      	beq.n	800315e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800317e:	4b18      	ldr	r3, [pc, #96]	; (80031e0 <vInitPrioGroupValue+0xf8>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f1c3 0307 	rsb	r3, r3, #7
 8003186:	2b04      	cmp	r3, #4
 8003188:	d00a      	beq.n	80031a0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800318a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800318e:	f383 8811 	msr	BASEPRI, r3
 8003192:	f3bf 8f6f 	isb	sy
 8003196:	f3bf 8f4f 	dsb	sy
 800319a:	60bb      	str	r3, [r7, #8]
    }
 800319c:	bf00      	nop
 800319e:	e7fe      	b.n	800319e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80031a0:	4b0f      	ldr	r3, [pc, #60]	; (80031e0 <vInitPrioGroupValue+0xf8>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	021b      	lsls	r3, r3, #8
 80031a6:	4a0e      	ldr	r2, [pc, #56]	; (80031e0 <vInitPrioGroupValue+0xf8>)
 80031a8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80031aa:	4b0d      	ldr	r3, [pc, #52]	; (80031e0 <vInitPrioGroupValue+0xf8>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80031b2:	4a0b      	ldr	r2, [pc, #44]	; (80031e0 <vInitPrioGroupValue+0xf8>)
 80031b4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80031be:	bf00      	nop
 80031c0:	371c      	adds	r7, #28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	e000ed00 	.word	0xe000ed00
 80031d0:	410fc271 	.word	0x410fc271
 80031d4:	410fc270 	.word	0x410fc270
 80031d8:	e000e400 	.word	0xe000e400
 80031dc:	20000134 	.word	0x20000134
 80031e0:	20000138 	.word	0x20000138

080031e4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
        __asm volatile
 80031ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ee:	f383 8811 	msr	BASEPRI, r3
 80031f2:	f3bf 8f6f 	isb	sy
 80031f6:	f3bf 8f4f 	dsb	sy
 80031fa:	607b      	str	r3, [r7, #4]
    }
 80031fc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80031fe:	4b0f      	ldr	r3, [pc, #60]	; (800323c <vPortEnterCritical+0x58>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3301      	adds	r3, #1
 8003204:	4a0d      	ldr	r2, [pc, #52]	; (800323c <vPortEnterCritical+0x58>)
 8003206:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003208:	4b0c      	ldr	r3, [pc, #48]	; (800323c <vPortEnterCritical+0x58>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d10f      	bne.n	8003230 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003210:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <vPortEnterCritical+0x5c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00a      	beq.n	8003230 <vPortEnterCritical+0x4c>
        __asm volatile
 800321a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800321e:	f383 8811 	msr	BASEPRI, r3
 8003222:	f3bf 8f6f 	isb	sy
 8003226:	f3bf 8f4f 	dsb	sy
 800322a:	603b      	str	r3, [r7, #0]
    }
 800322c:	bf00      	nop
 800322e:	e7fe      	b.n	800322e <vPortEnterCritical+0x4a>
    }
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	20000010 	.word	0x20000010
 8003240:	e000ed04 	.word	0xe000ed04

08003244 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800324a:	4b12      	ldr	r3, [pc, #72]	; (8003294 <vPortExitCritical+0x50>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10a      	bne.n	8003268 <vPortExitCritical+0x24>
        __asm volatile
 8003252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003256:	f383 8811 	msr	BASEPRI, r3
 800325a:	f3bf 8f6f 	isb	sy
 800325e:	f3bf 8f4f 	dsb	sy
 8003262:	607b      	str	r3, [r7, #4]
    }
 8003264:	bf00      	nop
 8003266:	e7fe      	b.n	8003266 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003268:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <vPortExitCritical+0x50>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	3b01      	subs	r3, #1
 800326e:	4a09      	ldr	r2, [pc, #36]	; (8003294 <vPortExitCritical+0x50>)
 8003270:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003272:	4b08      	ldr	r3, [pc, #32]	; (8003294 <vPortExitCritical+0x50>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d105      	bne.n	8003286 <vPortExitCritical+0x42>
 800327a:	2300      	movs	r3, #0
 800327c:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003284:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	20000010 	.word	0x20000010
	...

080032a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80032a0:	f3ef 8009 	mrs	r0, PSP
 80032a4:	f3bf 8f6f 	isb	sy
 80032a8:	4b15      	ldr	r3, [pc, #84]	; (8003300 <pxCurrentTCBConst>)
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	f01e 0f10 	tst.w	lr, #16
 80032b0:	bf08      	it	eq
 80032b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80032b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032ba:	6010      	str	r0, [r2, #0]
 80032bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80032c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80032c4:	f380 8811 	msr	BASEPRI, r0
 80032c8:	f3bf 8f4f 	dsb	sy
 80032cc:	f3bf 8f6f 	isb	sy
 80032d0:	f7ff fcbe 	bl	8002c50 <vTaskSwitchContext>
 80032d4:	f04f 0000 	mov.w	r0, #0
 80032d8:	f380 8811 	msr	BASEPRI, r0
 80032dc:	bc09      	pop	{r0, r3}
 80032de:	6819      	ldr	r1, [r3, #0]
 80032e0:	6808      	ldr	r0, [r1, #0]
 80032e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032e6:	f01e 0f10 	tst.w	lr, #16
 80032ea:	bf08      	it	eq
 80032ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80032f0:	f380 8809 	msr	PSP, r0
 80032f4:	f3bf 8f6f 	isb	sy
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	f3af 8000 	nop.w

08003300 <pxCurrentTCBConst>:
 8003300:	20000030 	.word	0x20000030
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003304:	bf00      	nop
 8003306:	bf00      	nop

08003308 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
        __asm volatile
 800330e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003312:	f383 8811 	msr	BASEPRI, r3
 8003316:	f3bf 8f6f 	isb	sy
 800331a:	f3bf 8f4f 	dsb	sy
 800331e:	607b      	str	r3, [r7, #4]
    }
 8003320:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003322:	f001 f92f 	bl	8004584 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003326:	f7ff fbd7 	bl	8002ad8 <xTaskIncrementTick>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d006      	beq.n	800333e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8003330:	f001 f986 	bl	8004640 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003334:	4b08      	ldr	r3, [pc, #32]	; (8003358 <SysTick_Handler+0x50>)
 8003336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	e001      	b.n	8003342 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800333e:	f001 f963 	bl	8004608 <SEGGER_SYSVIEW_RecordExitISR>
 8003342:	2300      	movs	r3, #0
 8003344:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	f383 8811 	msr	BASEPRI, r3
    }
 800334c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800334e:	bf00      	nop
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	e000ed04 	.word	0xe000ed04

0800335c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003360:	4b0b      	ldr	r3, [pc, #44]	; (8003390 <vPortSetupTimerInterrupt+0x34>)
 8003362:	2200      	movs	r2, #0
 8003364:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003366:	4b0b      	ldr	r3, [pc, #44]	; (8003394 <vPortSetupTimerInterrupt+0x38>)
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800336c:	4b0a      	ldr	r3, [pc, #40]	; (8003398 <vPortSetupTimerInterrupt+0x3c>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a0a      	ldr	r2, [pc, #40]	; (800339c <vPortSetupTimerInterrupt+0x40>)
 8003372:	fba2 2303 	umull	r2, r3, r2, r3
 8003376:	099b      	lsrs	r3, r3, #6
 8003378:	4a09      	ldr	r2, [pc, #36]	; (80033a0 <vPortSetupTimerInterrupt+0x44>)
 800337a:	3b01      	subs	r3, #1
 800337c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800337e:	4b04      	ldr	r3, [pc, #16]	; (8003390 <vPortSetupTimerInterrupt+0x34>)
 8003380:	2207      	movs	r2, #7
 8003382:	601a      	str	r2, [r3, #0]
}
 8003384:	bf00      	nop
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	e000e010 	.word	0xe000e010
 8003394:	e000e018 	.word	0xe000e018
 8003398:	20000000 	.word	0x20000000
 800339c:	10624dd3 	.word	0x10624dd3
 80033a0:	e000e014 	.word	0xe000e014

080033a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80033a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80033b4 <vPortEnableVFP+0x10>
 80033a8:	6801      	ldr	r1, [r0, #0]
 80033aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80033ae:	6001      	str	r1, [r0, #0]
 80033b0:	4770      	bx	lr
 80033b2:	0000      	.short	0x0000
 80033b4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80033b8:	bf00      	nop
 80033ba:	bf00      	nop

080033bc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b08a      	sub	sp, #40	; 0x28
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80033c8:	f7ff fad8 	bl	800297c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80033cc:	4b65      	ldr	r3, [pc, #404]	; (8003564 <pvPortMalloc+0x1a8>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80033d4:	f000 f934 	bl	8003640 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80033d8:	4b63      	ldr	r3, [pc, #396]	; (8003568 <pvPortMalloc+0x1ac>)
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4013      	ands	r3, r2
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	f040 80a7 	bne.w	8003534 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d02d      	beq.n	8003448 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80033ec:	2208      	movs	r2, #8
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d227      	bcs.n	8003448 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80033f8:	2208      	movs	r2, #8
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4413      	add	r3, r2
 80033fe:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	2b00      	cmp	r3, #0
 8003408:	d021      	beq.n	800344e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f023 0307 	bic.w	r3, r3, #7
 8003410:	3308      	adds	r3, #8
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	429a      	cmp	r2, r3
 8003416:	d214      	bcs.n	8003442 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f023 0307 	bic.w	r3, r3, #7
 800341e:	3308      	adds	r3, #8
 8003420:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f003 0307 	and.w	r3, r3, #7
 8003428:	2b00      	cmp	r3, #0
 800342a:	d010      	beq.n	800344e <pvPortMalloc+0x92>
        __asm volatile
 800342c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003430:	f383 8811 	msr	BASEPRI, r3
 8003434:	f3bf 8f6f 	isb	sy
 8003438:	f3bf 8f4f 	dsb	sy
 800343c:	617b      	str	r3, [r7, #20]
    }
 800343e:	bf00      	nop
 8003440:	e7fe      	b.n	8003440 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003442:	2300      	movs	r3, #0
 8003444:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003446:	e002      	b.n	800344e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8003448:	2300      	movs	r3, #0
 800344a:	607b      	str	r3, [r7, #4]
 800344c:	e000      	b.n	8003450 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800344e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d06e      	beq.n	8003534 <pvPortMalloc+0x178>
 8003456:	4b45      	ldr	r3, [pc, #276]	; (800356c <pvPortMalloc+0x1b0>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	429a      	cmp	r2, r3
 800345e:	d869      	bhi.n	8003534 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003460:	4b43      	ldr	r3, [pc, #268]	; (8003570 <pvPortMalloc+0x1b4>)
 8003462:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003464:	4b42      	ldr	r3, [pc, #264]	; (8003570 <pvPortMalloc+0x1b4>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800346a:	e004      	b.n	8003476 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	429a      	cmp	r2, r3
 800347e:	d903      	bls.n	8003488 <pvPortMalloc+0xcc>
 8003480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1f1      	bne.n	800346c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003488:	4b36      	ldr	r3, [pc, #216]	; (8003564 <pvPortMalloc+0x1a8>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800348e:	429a      	cmp	r2, r3
 8003490:	d050      	beq.n	8003534 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003492:	6a3b      	ldr	r3, [r7, #32]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2208      	movs	r2, #8
 8003498:	4413      	add	r3, r2
 800349a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800349c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	6a3b      	ldr	r3, [r7, #32]
 80034a2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80034a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	1ad2      	subs	r2, r2, r3
 80034ac:	2308      	movs	r3, #8
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d91f      	bls.n	80034f4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80034b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4413      	add	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	f003 0307 	and.w	r3, r3, #7
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00a      	beq.n	80034dc <pvPortMalloc+0x120>
        __asm volatile
 80034c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ca:	f383 8811 	msr	BASEPRI, r3
 80034ce:	f3bf 8f6f 	isb	sy
 80034d2:	f3bf 8f4f 	dsb	sy
 80034d6:	613b      	str	r3, [r7, #16]
    }
 80034d8:	bf00      	nop
 80034da:	e7fe      	b.n	80034da <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80034dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	1ad2      	subs	r2, r2, r3
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80034e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80034ee:	69b8      	ldr	r0, [r7, #24]
 80034f0:	f000 f908 	bl	8003704 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80034f4:	4b1d      	ldr	r3, [pc, #116]	; (800356c <pvPortMalloc+0x1b0>)
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	4a1b      	ldr	r2, [pc, #108]	; (800356c <pvPortMalloc+0x1b0>)
 8003500:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003502:	4b1a      	ldr	r3, [pc, #104]	; (800356c <pvPortMalloc+0x1b0>)
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	4b1b      	ldr	r3, [pc, #108]	; (8003574 <pvPortMalloc+0x1b8>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	429a      	cmp	r2, r3
 800350c:	d203      	bcs.n	8003516 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800350e:	4b17      	ldr	r3, [pc, #92]	; (800356c <pvPortMalloc+0x1b0>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a18      	ldr	r2, [pc, #96]	; (8003574 <pvPortMalloc+0x1b8>)
 8003514:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	4b13      	ldr	r3, [pc, #76]	; (8003568 <pvPortMalloc+0x1ac>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	431a      	orrs	r2, r3
 8003520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003522:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800352a:	4b13      	ldr	r3, [pc, #76]	; (8003578 <pvPortMalloc+0x1bc>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	3301      	adds	r3, #1
 8003530:	4a11      	ldr	r2, [pc, #68]	; (8003578 <pvPortMalloc+0x1bc>)
 8003532:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003534:	f7ff fa30 	bl	8002998 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00a      	beq.n	8003558 <pvPortMalloc+0x19c>
        __asm volatile
 8003542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003546:	f383 8811 	msr	BASEPRI, r3
 800354a:	f3bf 8f6f 	isb	sy
 800354e:	f3bf 8f4f 	dsb	sy
 8003552:	60fb      	str	r3, [r7, #12]
    }
 8003554:	bf00      	nop
 8003556:	e7fe      	b.n	8003556 <pvPortMalloc+0x19a>
    return pvReturn;
 8003558:	69fb      	ldr	r3, [r7, #28]
}
 800355a:	4618      	mov	r0, r3
 800355c:	3728      	adds	r7, #40	; 0x28
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20012d44 	.word	0x20012d44
 8003568:	20012d58 	.word	0x20012d58
 800356c:	20012d48 	.word	0x20012d48
 8003570:	20012d3c 	.word	0x20012d3c
 8003574:	20012d4c 	.word	0x20012d4c
 8003578:	20012d50 	.word	0x20012d50

0800357c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d04d      	beq.n	800362a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800358e:	2308      	movs	r3, #8
 8003590:	425b      	negs	r3, r3
 8003592:	697a      	ldr	r2, [r7, #20]
 8003594:	4413      	add	r3, r2
 8003596:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	685a      	ldr	r2, [r3, #4]
 80035a0:	4b24      	ldr	r3, [pc, #144]	; (8003634 <vPortFree+0xb8>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4013      	ands	r3, r2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10a      	bne.n	80035c0 <vPortFree+0x44>
        __asm volatile
 80035aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ae:	f383 8811 	msr	BASEPRI, r3
 80035b2:	f3bf 8f6f 	isb	sy
 80035b6:	f3bf 8f4f 	dsb	sy
 80035ba:	60fb      	str	r3, [r7, #12]
    }
 80035bc:	bf00      	nop
 80035be:	e7fe      	b.n	80035be <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00a      	beq.n	80035de <vPortFree+0x62>
        __asm volatile
 80035c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035cc:	f383 8811 	msr	BASEPRI, r3
 80035d0:	f3bf 8f6f 	isb	sy
 80035d4:	f3bf 8f4f 	dsb	sy
 80035d8:	60bb      	str	r3, [r7, #8]
    }
 80035da:	bf00      	nop
 80035dc:	e7fe      	b.n	80035dc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	4b14      	ldr	r3, [pc, #80]	; (8003634 <vPortFree+0xb8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4013      	ands	r3, r2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d01e      	beq.n	800362a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d11a      	bne.n	800362a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	4b0e      	ldr	r3, [pc, #56]	; (8003634 <vPortFree+0xb8>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	43db      	mvns	r3, r3
 80035fe:	401a      	ands	r2, r3
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003604:	f7ff f9ba 	bl	800297c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	4b0a      	ldr	r3, [pc, #40]	; (8003638 <vPortFree+0xbc>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4413      	add	r3, r2
 8003612:	4a09      	ldr	r2, [pc, #36]	; (8003638 <vPortFree+0xbc>)
 8003614:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003616:	6938      	ldr	r0, [r7, #16]
 8003618:	f000 f874 	bl	8003704 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800361c:	4b07      	ldr	r3, [pc, #28]	; (800363c <vPortFree+0xc0>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	3301      	adds	r3, #1
 8003622:	4a06      	ldr	r2, [pc, #24]	; (800363c <vPortFree+0xc0>)
 8003624:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003626:	f7ff f9b7 	bl	8002998 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800362a:	bf00      	nop
 800362c:	3718      	adds	r7, #24
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	20012d58 	.word	0x20012d58
 8003638:	20012d48 	.word	0x20012d48
 800363c:	20012d54 	.word	0x20012d54

08003640 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003646:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800364a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800364c:	4b27      	ldr	r3, [pc, #156]	; (80036ec <prvHeapInit+0xac>)
 800364e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f003 0307 	and.w	r3, r3, #7
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00c      	beq.n	8003674 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	3307      	adds	r3, #7
 800365e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f023 0307 	bic.w	r3, r3, #7
 8003666:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	4a1f      	ldr	r2, [pc, #124]	; (80036ec <prvHeapInit+0xac>)
 8003670:	4413      	add	r3, r2
 8003672:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003678:	4a1d      	ldr	r2, [pc, #116]	; (80036f0 <prvHeapInit+0xb0>)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800367e:	4b1c      	ldr	r3, [pc, #112]	; (80036f0 <prvHeapInit+0xb0>)
 8003680:	2200      	movs	r2, #0
 8003682:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	4413      	add	r3, r2
 800368a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800368c:	2208      	movs	r2, #8
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	1a9b      	subs	r3, r3, r2
 8003692:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f023 0307 	bic.w	r3, r3, #7
 800369a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4a15      	ldr	r2, [pc, #84]	; (80036f4 <prvHeapInit+0xb4>)
 80036a0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80036a2:	4b14      	ldr	r3, [pc, #80]	; (80036f4 <prvHeapInit+0xb4>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2200      	movs	r2, #0
 80036a8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80036aa:	4b12      	ldr	r3, [pc, #72]	; (80036f4 <prvHeapInit+0xb4>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	1ad2      	subs	r2, r2, r3
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80036c0:	4b0c      	ldr	r3, [pc, #48]	; (80036f4 <prvHeapInit+0xb4>)
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	4a0a      	ldr	r2, [pc, #40]	; (80036f8 <prvHeapInit+0xb8>)
 80036ce:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	4a09      	ldr	r2, [pc, #36]	; (80036fc <prvHeapInit+0xbc>)
 80036d6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80036d8:	4b09      	ldr	r3, [pc, #36]	; (8003700 <prvHeapInit+0xc0>)
 80036da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80036de:	601a      	str	r2, [r3, #0]
}
 80036e0:	bf00      	nop
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	2000013c 	.word	0x2000013c
 80036f0:	20012d3c 	.word	0x20012d3c
 80036f4:	20012d44 	.word	0x20012d44
 80036f8:	20012d4c 	.word	0x20012d4c
 80036fc:	20012d48 	.word	0x20012d48
 8003700:	20012d58 	.word	0x20012d58

08003704 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800370c:	4b28      	ldr	r3, [pc, #160]	; (80037b0 <prvInsertBlockIntoFreeList+0xac>)
 800370e:	60fb      	str	r3, [r7, #12]
 8003710:	e002      	b.n	8003718 <prvInsertBlockIntoFreeList+0x14>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	429a      	cmp	r2, r3
 8003720:	d8f7      	bhi.n	8003712 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	68ba      	ldr	r2, [r7, #8]
 800372c:	4413      	add	r3, r2
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	429a      	cmp	r2, r3
 8003732:	d108      	bne.n	8003746 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	685a      	ldr	r2, [r3, #4]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	441a      	add	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	68ba      	ldr	r2, [r7, #8]
 8003750:	441a      	add	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	429a      	cmp	r2, r3
 8003758:	d118      	bne.n	800378c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	4b15      	ldr	r3, [pc, #84]	; (80037b4 <prvInsertBlockIntoFreeList+0xb0>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d00d      	beq.n	8003782 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685a      	ldr	r2, [r3, #4]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	441a      	add	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	e008      	b.n	8003794 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003782:	4b0c      	ldr	r3, [pc, #48]	; (80037b4 <prvInsertBlockIntoFreeList+0xb0>)
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	e003      	b.n	8003794 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	429a      	cmp	r2, r3
 800379a:	d002      	beq.n	80037a2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80037a2:	bf00      	nop
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	20012d3c 	.word	0x20012d3c
 80037b4:	20012d44 	.word	0x20012d44

080037b8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af02      	add	r7, sp, #8
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
 80037c4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80037c6:	2205      	movs	r2, #5
 80037c8:	492b      	ldr	r1, [pc, #172]	; (8003878 <SYSVIEW_AddTask+0xc0>)
 80037ca:	68b8      	ldr	r0, [r7, #8]
 80037cc:	f001 f992 	bl	8004af4 <memcmp>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d04b      	beq.n	800386e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80037d6:	4b29      	ldr	r3, [pc, #164]	; (800387c <SYSVIEW_AddTask+0xc4>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2b07      	cmp	r3, #7
 80037dc:	d903      	bls.n	80037e6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80037de:	4828      	ldr	r0, [pc, #160]	; (8003880 <SYSVIEW_AddTask+0xc8>)
 80037e0:	f001 f908 	bl	80049f4 <SEGGER_SYSVIEW_Warn>
    return;
 80037e4:	e044      	b.n	8003870 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80037e6:	4b25      	ldr	r3, [pc, #148]	; (800387c <SYSVIEW_AddTask+0xc4>)
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	4926      	ldr	r1, [pc, #152]	; (8003884 <SYSVIEW_AddTask+0xcc>)
 80037ec:	4613      	mov	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	4413      	add	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80037fa:	4b20      	ldr	r3, [pc, #128]	; (800387c <SYSVIEW_AddTask+0xc4>)
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	4921      	ldr	r1, [pc, #132]	; (8003884 <SYSVIEW_AddTask+0xcc>)
 8003800:	4613      	mov	r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	4413      	add	r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	440b      	add	r3, r1
 800380a:	3304      	adds	r3, #4
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003810:	4b1a      	ldr	r3, [pc, #104]	; (800387c <SYSVIEW_AddTask+0xc4>)
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	491b      	ldr	r1, [pc, #108]	; (8003884 <SYSVIEW_AddTask+0xcc>)
 8003816:	4613      	mov	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	4413      	add	r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	440b      	add	r3, r1
 8003820:	3308      	adds	r3, #8
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003826:	4b15      	ldr	r3, [pc, #84]	; (800387c <SYSVIEW_AddTask+0xc4>)
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	4916      	ldr	r1, [pc, #88]	; (8003884 <SYSVIEW_AddTask+0xcc>)
 800382c:	4613      	mov	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	4413      	add	r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	440b      	add	r3, r1
 8003836:	330c      	adds	r3, #12
 8003838:	683a      	ldr	r2, [r7, #0]
 800383a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800383c:	4b0f      	ldr	r3, [pc, #60]	; (800387c <SYSVIEW_AddTask+0xc4>)
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	4910      	ldr	r1, [pc, #64]	; (8003884 <SYSVIEW_AddTask+0xcc>)
 8003842:	4613      	mov	r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	4413      	add	r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	440b      	add	r3, r1
 800384c:	3310      	adds	r3, #16
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003852:	4b0a      	ldr	r3, [pc, #40]	; (800387c <SYSVIEW_AddTask+0xc4>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	3301      	adds	r3, #1
 8003858:	4a08      	ldr	r2, [pc, #32]	; (800387c <SYSVIEW_AddTask+0xc4>)
 800385a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	68b9      	ldr	r1, [r7, #8]
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f000 f80e 	bl	8003888 <SYSVIEW_SendTaskInfo>
 800386c:	e000      	b.n	8003870 <SYSVIEW_AddTask+0xb8>
    return;
 800386e:	bf00      	nop

}
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	08004bd4 	.word	0x08004bd4
 800387c:	20012dfc 	.word	0x20012dfc
 8003880:	08004bdc 	.word	0x08004bdc
 8003884:	20012d5c 	.word	0x20012d5c

08003888 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003888:	b580      	push	{r7, lr}
 800388a:	b08a      	sub	sp, #40	; 0x28
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
 8003894:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003896:	f107 0314 	add.w	r3, r7, #20
 800389a:	2214      	movs	r2, #20
 800389c:	2100      	movs	r1, #0
 800389e:	4618      	mov	r0, r3
 80038a0:	f001 f944 	bl	8004b2c <memset>
  TaskInfo.TaskID     = TaskID;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80038b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80038b8:	f107 0314 	add.w	r3, r7, #20
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 fd37 	bl	8004330 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80038c2:	bf00      	nop
 80038c4:	3728      	adds	r7, #40	; 0x28
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
	...

080038cc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80038d2:	4b24      	ldr	r3, [pc, #144]	; (8003964 <_DoInit+0x98>)
 80038d4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2203      	movs	r2, #3
 80038da:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2203      	movs	r2, #3
 80038e0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a20      	ldr	r2, [pc, #128]	; (8003968 <_DoInit+0x9c>)
 80038e6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a20      	ldr	r2, [pc, #128]	; (800396c <_DoInit+0xa0>)
 80038ec:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038f4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a17      	ldr	r2, [pc, #92]	; (8003968 <_DoInit+0x9c>)
 800390c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a17      	ldr	r2, [pc, #92]	; (8003970 <_DoInit+0xa4>)
 8003912:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2210      	movs	r2, #16
 8003918:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3307      	adds	r3, #7
 8003930:	4a10      	ldr	r2, [pc, #64]	; (8003974 <_DoInit+0xa8>)
 8003932:	6810      	ldr	r0, [r2, #0]
 8003934:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003936:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a0e      	ldr	r2, [pc, #56]	; (8003978 <_DoInit+0xac>)
 800393e:	6810      	ldr	r0, [r2, #0]
 8003940:	6018      	str	r0, [r3, #0]
 8003942:	8891      	ldrh	r1, [r2, #4]
 8003944:	7992      	ldrb	r2, [r2, #6]
 8003946:	8099      	strh	r1, [r3, #4]
 8003948:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800394a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2220      	movs	r2, #32
 8003952:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003954:	f3bf 8f5f 	dmb	sy
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	200133b4 	.word	0x200133b4
 8003968:	08004c2c 	.word	0x08004c2c
 800396c:	20012e00 	.word	0x20012e00
 8003970:	20013200 	.word	0x20013200
 8003974:	08004c38 	.word	0x08004c38
 8003978:	08004c3c 	.word	0x08004c3c

0800397c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800397c:	b580      	push	{r7, lr}
 800397e:	b08c      	sub	sp, #48	; 0x30
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003988:	4b3e      	ldr	r3, [pc, #248]	; (8003a84 <SEGGER_RTT_ReadNoLock+0x108>)
 800398a:	623b      	str	r3, [r7, #32]
 800398c:	6a3b      	ldr	r3, [r7, #32]
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <SEGGER_RTT_ReadNoLock+0x1e>
 8003996:	f7ff ff99 	bl	80038cc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	4613      	mov	r3, r2
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	4413      	add	r3, r2
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	3360      	adds	r3, #96	; 0x60
 80039a6:	4a37      	ldr	r2, [pc, #220]	; (8003a84 <SEGGER_RTT_ReadNoLock+0x108>)
 80039a8:	4413      	add	r3, r2
 80039aa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80039bc:	2300      	movs	r3, #0
 80039be:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80039c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d92b      	bls.n	8003a20 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4293      	cmp	r3, r2
 80039d8:	bf28      	it	cs
 80039da:	4613      	movcs	r3, r2
 80039dc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e4:	4413      	add	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	6939      	ldr	r1, [r7, #16]
 80039ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80039ee:	f001 f88f 	bl	8004b10 <memcpy>
    NumBytesRead += NumBytesRem;
 80039f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	4413      	add	r3, r2
 80039f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80039fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	4413      	add	r3, r2
 8003a00:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003a0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	4413      	add	r3, r2
 8003a10:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d101      	bne.n	8003a20 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	bf28      	it	cs
 8003a30:	4613      	movcs	r3, r2
 8003a32:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d019      	beq.n	8003a6e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	685a      	ldr	r2, [r3, #4]
 8003a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a40:	4413      	add	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	6939      	ldr	r1, [r7, #16]
 8003a48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003a4a:	f001 f861 	bl	8004b10 <memcpy>
    NumBytesRead += NumBytesRem;
 8003a4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	4413      	add	r3, r2
 8003a54:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003a66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8003a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d002      	beq.n	8003a7a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a78:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3730      	adds	r7, #48	; 0x30
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	200133b4 	.word	0x200133b4

08003a88 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8003a88:	b480      	push	{r7}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00f      	beq.n	8003abe <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 8003a9e:	e002      	b.n	8003aa6 <_EncodeStr+0x1e>
      Len++;
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 8003aa6:	68ba      	ldr	r2, [r7, #8]
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	4413      	add	r3, r2
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f6      	bne.n	8003aa0 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d901      	bls.n	8003abe <_EncodeStr+0x36>
      Len = Limit;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	2bfe      	cmp	r3, #254	; 0xfe
 8003ac2:	d806      	bhi.n	8003ad2 <_EncodeStr+0x4a>
    *pPayload++ = Len; 
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	60fa      	str	r2, [r7, #12]
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	b2d2      	uxtb	r2, r2
 8003ace:	701a      	strb	r2, [r3, #0]
 8003ad0:	e011      	b.n	8003af6 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	1c5a      	adds	r2, r3, #1
 8003ad6:	60fa      	str	r2, [r7, #12]
 8003ad8:	22ff      	movs	r2, #255	; 0xff
 8003ada:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	1c5a      	adds	r2, r3, #1
 8003ae0:	60fa      	str	r2, [r7, #12]
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	b2d2      	uxtb	r2, r2
 8003ae6:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	0a19      	lsrs	r1, r3, #8
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	1c5a      	adds	r2, r3, #1
 8003af0:	60fa      	str	r2, [r7, #12]
 8003af2:	b2ca      	uxtb	r2, r1
 8003af4:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8003af6:	2300      	movs	r3, #0
 8003af8:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8003afa:	e00a      	b.n	8003b12 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	1c53      	adds	r3, r2, #1
 8003b00:	60bb      	str	r3, [r7, #8]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	1c59      	adds	r1, r3, #1
 8003b06:	60f9      	str	r1, [r7, #12]
 8003b08:	7812      	ldrb	r2, [r2, #0]
 8003b0a:	701a      	strb	r2, [r3, #0]
    n++;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d3f0      	bcc.n	8003afc <_EncodeStr+0x74>
  }
  return pPayload;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	371c      	adds	r7, #28
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3304      	adds	r3, #4
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003b46:	4b36      	ldr	r3, [pc, #216]	; (8003c20 <_HandleIncomingPacket+0xe0>)
 8003b48:	7e1b      	ldrb	r3, [r3, #24]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	1cfb      	adds	r3, r7, #3
 8003b4e:	2201      	movs	r2, #1
 8003b50:	4619      	mov	r1, r3
 8003b52:	f7ff ff13 	bl	800397c <SEGGER_RTT_ReadNoLock>
 8003b56:	4603      	mov	r3, r0
 8003b58:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	dd54      	ble.n	8003c0a <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8003b60:	78fb      	ldrb	r3, [r7, #3]
 8003b62:	2b80      	cmp	r3, #128	; 0x80
 8003b64:	d032      	beq.n	8003bcc <_HandleIncomingPacket+0x8c>
 8003b66:	2b80      	cmp	r3, #128	; 0x80
 8003b68:	dc42      	bgt.n	8003bf0 <_HandleIncomingPacket+0xb0>
 8003b6a:	2b07      	cmp	r3, #7
 8003b6c:	dc16      	bgt.n	8003b9c <_HandleIncomingPacket+0x5c>
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	dd3e      	ble.n	8003bf0 <_HandleIncomingPacket+0xb0>
 8003b72:	3b01      	subs	r3, #1
 8003b74:	2b06      	cmp	r3, #6
 8003b76:	d83b      	bhi.n	8003bf0 <_HandleIncomingPacket+0xb0>
 8003b78:	a201      	add	r2, pc, #4	; (adr r2, 8003b80 <_HandleIncomingPacket+0x40>)
 8003b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b7e:	bf00      	nop
 8003b80:	08003ba3 	.word	0x08003ba3
 8003b84:	08003ba9 	.word	0x08003ba9
 8003b88:	08003baf 	.word	0x08003baf
 8003b8c:	08003bb5 	.word	0x08003bb5
 8003b90:	08003bbb 	.word	0x08003bbb
 8003b94:	08003bc1 	.word	0x08003bc1
 8003b98:	08003bc7 	.word	0x08003bc7
 8003b9c:	2b7f      	cmp	r3, #127	; 0x7f
 8003b9e:	d036      	beq.n	8003c0e <_HandleIncomingPacket+0xce>
 8003ba0:	e026      	b.n	8003bf0 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8003ba2:	f000 fa4b 	bl	800403c <SEGGER_SYSVIEW_Start>
      break;
 8003ba6:	e037      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8003ba8:	f000 fb02 	bl	80041b0 <SEGGER_SYSVIEW_Stop>
      break;
 8003bac:	e034      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8003bae:	f000 fcb7 	bl	8004520 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8003bb2:	e031      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8003bb4:	f000 fca0 	bl	80044f8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8003bb8:	e02e      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8003bba:	f000 fb1f 	bl	80041fc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8003bbe:	e02b      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8003bc0:	f000 feda 	bl	8004978 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8003bc4:	e028      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8003bc6:	f000 feb9 	bl	800493c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8003bca:	e025      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003bcc:	4b14      	ldr	r3, [pc, #80]	; (8003c20 <_HandleIncomingPacket+0xe0>)
 8003bce:	7e1b      	ldrb	r3, [r3, #24]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	1cfb      	adds	r3, r7, #3
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	f7ff fed0 	bl	800397c <SEGGER_RTT_ReadNoLock>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	dd15      	ble.n	8003c12 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8003be6:	78fb      	ldrb	r3, [r7, #3]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 fe27 	bl	800483c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8003bee:	e010      	b.n	8003c12 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8003bf0:	78fb      	ldrb	r3, [r7, #3]
 8003bf2:	b25b      	sxtb	r3, r3
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	da0e      	bge.n	8003c16 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003bf8:	4b09      	ldr	r3, [pc, #36]	; (8003c20 <_HandleIncomingPacket+0xe0>)
 8003bfa:	7e1b      	ldrb	r3, [r3, #24]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	1cfb      	adds	r3, r7, #3
 8003c00:	2201      	movs	r2, #1
 8003c02:	4619      	mov	r1, r3
 8003c04:	f7ff feba 	bl	800397c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8003c08:	e005      	b.n	8003c16 <_HandleIncomingPacket+0xd6>
    }
  }
 8003c0a:	bf00      	nop
 8003c0c:	e004      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
      break;
 8003c0e:	bf00      	nop
 8003c10:	e002      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
      break;
 8003c12:	bf00      	nop
 8003c14:	e000      	b.n	8003c18 <_HandleIncomingPacket+0xd8>
      break;
 8003c16:	bf00      	nop
}
 8003c18:	bf00      	nop
 8003c1a:	3708      	adds	r7, #8
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	20013210 	.word	0x20013210

08003c24 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b08c      	sub	sp, #48	; 0x30
 8003c28:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8003c2e:	1d3b      	adds	r3, r7, #4
 8003c30:	3301      	adds	r3, #1
 8003c32:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c38:	4b31      	ldr	r3, [pc, #196]	; (8003d00 <_TrySendOverflowPacket+0xdc>)
 8003c3a:	695b      	ldr	r3, [r3, #20]
 8003c3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c3e:	e00b      	b.n	8003c58 <_TrySendOverflowPacket+0x34>
 8003c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c42:	b2da      	uxtb	r2, r3
 8003c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c46:	1c59      	adds	r1, r3, #1
 8003c48:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003c4a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003c4e:	b2d2      	uxtb	r2, r2
 8003c50:	701a      	strb	r2, [r3, #0]
 8003c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c54:	09db      	lsrs	r3, r3, #7
 8003c56:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5a:	2b7f      	cmp	r3, #127	; 0x7f
 8003c5c:	d8f0      	bhi.n	8003c40 <_TrySendOverflowPacket+0x1c>
 8003c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c66:	b2d2      	uxtb	r2, r2
 8003c68:	701a      	strb	r2, [r3, #0]
 8003c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c6c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003c6e:	4b25      	ldr	r3, [pc, #148]	; (8003d04 <_TrySendOverflowPacket+0xe0>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003c74:	4b22      	ldr	r3, [pc, #136]	; (8003d00 <_TrySendOverflowPacket+0xdc>)
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	627b      	str	r3, [r7, #36]	; 0x24
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	623b      	str	r3, [r7, #32]
 8003c86:	e00b      	b.n	8003ca0 <_TrySendOverflowPacket+0x7c>
 8003c88:	6a3b      	ldr	r3, [r7, #32]
 8003c8a:	b2da      	uxtb	r2, r3
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8e:	1c59      	adds	r1, r3, #1
 8003c90:	6279      	str	r1, [r7, #36]	; 0x24
 8003c92:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003c96:	b2d2      	uxtb	r2, r2
 8003c98:	701a      	strb	r2, [r3, #0]
 8003c9a:	6a3b      	ldr	r3, [r7, #32]
 8003c9c:	09db      	lsrs	r3, r3, #7
 8003c9e:	623b      	str	r3, [r7, #32]
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	2b7f      	cmp	r3, #127	; 0x7f
 8003ca4:	d8f0      	bhi.n	8003c88 <_TrySendOverflowPacket+0x64>
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	1c5a      	adds	r2, r3, #1
 8003caa:	627a      	str	r2, [r7, #36]	; 0x24
 8003cac:	6a3a      	ldr	r2, [r7, #32]
 8003cae:	b2d2      	uxtb	r2, r2
 8003cb0:	701a      	strb	r2, [r3, #0]
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb4:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8003cb6:	4b12      	ldr	r3, [pc, #72]	; (8003d00 <_TrySendOverflowPacket+0xdc>)
 8003cb8:	785b      	ldrb	r3, [r3, #1]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	1d3b      	adds	r3, r7, #4
 8003cbe:	69fa      	ldr	r2, [r7, #28]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	1d3b      	adds	r3, r7, #4
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	f7fc fa82 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d009      	beq.n	8003cea <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003cd6:	4a0a      	ldr	r2, [pc, #40]	; (8003d00 <_TrySendOverflowPacket+0xdc>)
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8003cdc:	4b08      	ldr	r3, [pc, #32]	; (8003d00 <_TrySendOverflowPacket+0xdc>)
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	b2da      	uxtb	r2, r3
 8003ce4:	4b06      	ldr	r3, [pc, #24]	; (8003d00 <_TrySendOverflowPacket+0xdc>)
 8003ce6:	701a      	strb	r2, [r3, #0]
 8003ce8:	e004      	b.n	8003cf4 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8003cea:	4b05      	ldr	r3, [pc, #20]	; (8003d00 <_TrySendOverflowPacket+0xdc>)
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	4a03      	ldr	r2, [pc, #12]	; (8003d00 <_TrySendOverflowPacket+0xdc>)
 8003cf2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8003cf4:	693b      	ldr	r3, [r7, #16]
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3730      	adds	r7, #48	; 0x30
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	20013210 	.word	0x20013210
 8003d04:	e0001004 	.word	0xe0001004

08003d08 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b08a      	sub	sp, #40	; 0x28
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8003d14:	4b6c      	ldr	r3, [pc, #432]	; (8003ec8 <_SendPacket+0x1c0>)
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d010      	beq.n	8003d3e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8003d1c:	4b6a      	ldr	r3, [pc, #424]	; (8003ec8 <_SendPacket+0x1c0>)
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f000 80a3 	beq.w	8003e6c <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8003d26:	4b68      	ldr	r3, [pc, #416]	; (8003ec8 <_SendPacket+0x1c0>)
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d109      	bne.n	8003d42 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8003d2e:	f7ff ff79 	bl	8003c24 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8003d32:	4b65      	ldr	r3, [pc, #404]	; (8003ec8 <_SendPacket+0x1c0>)
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	f040 809a 	bne.w	8003e70 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8003d3c:	e001      	b.n	8003d42 <_SendPacket+0x3a>
    goto Send;
 8003d3e:	bf00      	nop
 8003d40:	e000      	b.n	8003d44 <_SendPacket+0x3c>
Send:
 8003d42:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2b1f      	cmp	r3, #31
 8003d48:	d809      	bhi.n	8003d5e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8003d4a:	4b5f      	ldr	r3, [pc, #380]	; (8003ec8 <_SendPacket+0x1c0>)
 8003d4c:	69da      	ldr	r2, [r3, #28]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	fa22 f303 	lsr.w	r3, r2, r3
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f040 808b 	bne.w	8003e74 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b17      	cmp	r3, #23
 8003d62:	d807      	bhi.n	8003d74 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	3b01      	subs	r3, #1
 8003d68:	60fb      	str	r3, [r7, #12]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	701a      	strb	r2, [r3, #0]
 8003d72:	e03d      	b.n	8003df0 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8003d74:	68ba      	ldr	r2, [r7, #8]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	2b7f      	cmp	r3, #127	; 0x7f
 8003d80:	d912      	bls.n	8003da8 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	09da      	lsrs	r2, r3, #7
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	60fb      	str	r3, [r7, #12]
 8003d8c:	b2d2      	uxtb	r2, r2
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	3a01      	subs	r2, #1
 8003d9a:	60fa      	str	r2, [r7, #12]
 8003d9c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	701a      	strb	r2, [r3, #0]
 8003da6:	e006      	b.n	8003db6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	3b01      	subs	r3, #1
 8003dac:	60fb      	str	r3, [r7, #12]
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	b2da      	uxtb	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2b7f      	cmp	r3, #127	; 0x7f
 8003dba:	d912      	bls.n	8003de2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	09da      	lsrs	r2, r3, #7
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	b2d2      	uxtb	r2, r2
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	3a01      	subs	r2, #1
 8003dd4:	60fa      	str	r2, [r7, #12]
 8003dd6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	701a      	strb	r2, [r3, #0]
 8003de0:	e006      	b.n	8003df0 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	3b01      	subs	r3, #1
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	b2da      	uxtb	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003df0:	4b36      	ldr	r3, [pc, #216]	; (8003ecc <_SendPacket+0x1c4>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003df6:	4b34      	ldr	r3, [pc, #208]	; (8003ec8 <_SendPacket+0x1c0>)
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	69ba      	ldr	r2, [r7, #24]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	627b      	str	r3, [r7, #36]	; 0x24
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	623b      	str	r3, [r7, #32]
 8003e08:	e00b      	b.n	8003e22 <_SendPacket+0x11a>
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e10:	1c59      	adds	r1, r3, #1
 8003e12:	6279      	str	r1, [r7, #36]	; 0x24
 8003e14:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003e18:	b2d2      	uxtb	r2, r2
 8003e1a:	701a      	strb	r2, [r3, #0]
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	09db      	lsrs	r3, r3, #7
 8003e20:	623b      	str	r3, [r7, #32]
 8003e22:	6a3b      	ldr	r3, [r7, #32]
 8003e24:	2b7f      	cmp	r3, #127	; 0x7f
 8003e26:	d8f0      	bhi.n	8003e0a <_SendPacket+0x102>
 8003e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2a:	1c5a      	adds	r2, r3, #1
 8003e2c:	627a      	str	r2, [r7, #36]	; 0x24
 8003e2e:	6a3a      	ldr	r2, [r7, #32]
 8003e30:	b2d2      	uxtb	r2, r2
 8003e32:	701a      	strb	r2, [r3, #0]
 8003e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e36:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8003e38:	4b23      	ldr	r3, [pc, #140]	; (8003ec8 <_SendPacket+0x1c0>)
 8003e3a:	785b      	ldrb	r3, [r3, #1]
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	461a      	mov	r2, r3
 8003e46:	68f9      	ldr	r1, [r7, #12]
 8003e48:	f7fc f9c2 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003e56:	4a1c      	ldr	r2, [pc, #112]	; (8003ec8 <_SendPacket+0x1c0>)
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	60d3      	str	r3, [r2, #12]
 8003e5c:	e00b      	b.n	8003e76 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8003e5e:	4b1a      	ldr	r3, [pc, #104]	; (8003ec8 <_SendPacket+0x1c0>)
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	3301      	adds	r3, #1
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	4b18      	ldr	r3, [pc, #96]	; (8003ec8 <_SendPacket+0x1c0>)
 8003e68:	701a      	strb	r2, [r3, #0]
 8003e6a:	e004      	b.n	8003e76 <_SendPacket+0x16e>
    goto SendDone;
 8003e6c:	bf00      	nop
 8003e6e:	e002      	b.n	8003e76 <_SendPacket+0x16e>
      goto SendDone;
 8003e70:	bf00      	nop
 8003e72:	e000      	b.n	8003e76 <_SendPacket+0x16e>
      goto SendDone;
 8003e74:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8003e76:	4b14      	ldr	r3, [pc, #80]	; (8003ec8 <_SendPacket+0x1c0>)
 8003e78:	7e1b      	ldrb	r3, [r3, #24]
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	4a14      	ldr	r2, [pc, #80]	; (8003ed0 <_SendPacket+0x1c8>)
 8003e7e:	460b      	mov	r3, r1
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	440b      	add	r3, r1
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	4413      	add	r3, r2
 8003e88:	336c      	adds	r3, #108	; 0x6c
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	4b0e      	ldr	r3, [pc, #56]	; (8003ec8 <_SendPacket+0x1c0>)
 8003e8e:	7e1b      	ldrb	r3, [r3, #24]
 8003e90:	4618      	mov	r0, r3
 8003e92:	490f      	ldr	r1, [pc, #60]	; (8003ed0 <_SendPacket+0x1c8>)
 8003e94:	4603      	mov	r3, r0
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	4403      	add	r3, r0
 8003e9a:	00db      	lsls	r3, r3, #3
 8003e9c:	440b      	add	r3, r1
 8003e9e:	3370      	adds	r3, #112	; 0x70
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d00b      	beq.n	8003ebe <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8003ea6:	4b08      	ldr	r3, [pc, #32]	; (8003ec8 <_SendPacket+0x1c0>)
 8003ea8:	789b      	ldrb	r3, [r3, #2]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d107      	bne.n	8003ebe <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8003eae:	4b06      	ldr	r3, [pc, #24]	; (8003ec8 <_SendPacket+0x1c0>)
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8003eb4:	f7ff fe44 	bl	8003b40 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8003eb8:	4b03      	ldr	r3, [pc, #12]	; (8003ec8 <_SendPacket+0x1c0>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8003ebe:	bf00      	nop
 8003ec0:	3728      	adds	r7, #40	; 0x28
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20013210 	.word	0x20013210
 8003ecc:	e0001004 	.word	0xe0001004
 8003ed0:	200133b4 	.word	0x200133b4

08003ed4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003edc:	f3ef 8311 	mrs	r3, BASEPRI
 8003ee0:	f04f 0120 	mov.w	r1, #32
 8003ee4:	f381 8811 	msr	BASEPRI, r1
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	4808      	ldr	r0, [pc, #32]	; (8003f0c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8003eec:	f7ff fe1c 	bl	8003b28 <_PreparePacket>
 8003ef0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	68b9      	ldr	r1, [r7, #8]
 8003ef6:	68b8      	ldr	r0, [r7, #8]
 8003ef8:	f7ff ff06 	bl	8003d08 <_SendPacket>
  RECORD_END();
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f383 8811 	msr	BASEPRI, r3
}
 8003f02:	bf00      	nop
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20013240 	.word	0x20013240

08003f10 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b088      	sub	sp, #32
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003f1a:	f3ef 8311 	mrs	r3, BASEPRI
 8003f1e:	f04f 0120 	mov.w	r1, #32
 8003f22:	f381 8811 	msr	BASEPRI, r1
 8003f26:	617b      	str	r3, [r7, #20]
 8003f28:	4816      	ldr	r0, [pc, #88]	; (8003f84 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8003f2a:	f7ff fdfd 	bl	8003b28 <_PreparePacket>
 8003f2e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	61fb      	str	r3, [r7, #28]
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	61bb      	str	r3, [r7, #24]
 8003f3c:	e00b      	b.n	8003f56 <SEGGER_SYSVIEW_RecordU32+0x46>
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	1c59      	adds	r1, r3, #1
 8003f46:	61f9      	str	r1, [r7, #28]
 8003f48:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003f4c:	b2d2      	uxtb	r2, r2
 8003f4e:	701a      	strb	r2, [r3, #0]
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	09db      	lsrs	r3, r3, #7
 8003f54:	61bb      	str	r3, [r7, #24]
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	2b7f      	cmp	r3, #127	; 0x7f
 8003f5a:	d8f0      	bhi.n	8003f3e <SEGGER_SYSVIEW_RecordU32+0x2e>
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	1c5a      	adds	r2, r3, #1
 8003f60:	61fa      	str	r2, [r7, #28]
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	b2d2      	uxtb	r2, r2
 8003f66:	701a      	strb	r2, [r3, #0]
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	68f9      	ldr	r1, [r7, #12]
 8003f70:	6938      	ldr	r0, [r7, #16]
 8003f72:	f7ff fec9 	bl	8003d08 <_SendPacket>
  RECORD_END();
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	f383 8811 	msr	BASEPRI, r3
}
 8003f7c:	bf00      	nop
 8003f7e:	3720      	adds	r7, #32
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	20013240 	.word	0x20013240

08003f88 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08c      	sub	sp, #48	; 0x30
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8003f94:	f3ef 8311 	mrs	r3, BASEPRI
 8003f98:	f04f 0120 	mov.w	r1, #32
 8003f9c:	f381 8811 	msr	BASEPRI, r1
 8003fa0:	61fb      	str	r3, [r7, #28]
 8003fa2:	4825      	ldr	r0, [pc, #148]	; (8004038 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8003fa4:	f7ff fdc0 	bl	8003b28 <_PreparePacket>
 8003fa8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fb6:	e00b      	b.n	8003fd0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8003fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fba:	b2da      	uxtb	r2, r3
 8003fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fbe:	1c59      	adds	r1, r3, #1
 8003fc0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003fc2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003fc6:	b2d2      	uxtb	r2, r2
 8003fc8:	701a      	strb	r2, [r3, #0]
 8003fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fcc:	09db      	lsrs	r3, r3, #7
 8003fce:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd2:	2b7f      	cmp	r3, #127	; 0x7f
 8003fd4:	d8f0      	bhi.n	8003fb8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8003fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd8:	1c5a      	adds	r2, r3, #1
 8003fda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003fdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fde:	b2d2      	uxtb	r2, r2
 8003fe0:	701a      	strb	r2, [r3, #0]
 8003fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	627b      	str	r3, [r7, #36]	; 0x24
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	623b      	str	r3, [r7, #32]
 8003fee:	e00b      	b.n	8004008 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8003ff0:	6a3b      	ldr	r3, [r7, #32]
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff6:	1c59      	adds	r1, r3, #1
 8003ff8:	6279      	str	r1, [r7, #36]	; 0x24
 8003ffa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003ffe:	b2d2      	uxtb	r2, r2
 8004000:	701a      	strb	r2, [r3, #0]
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	09db      	lsrs	r3, r3, #7
 8004006:	623b      	str	r3, [r7, #32]
 8004008:	6a3b      	ldr	r3, [r7, #32]
 800400a:	2b7f      	cmp	r3, #127	; 0x7f
 800400c:	d8f0      	bhi.n	8003ff0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800400e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	627a      	str	r2, [r7, #36]	; 0x24
 8004014:	6a3a      	ldr	r2, [r7, #32]
 8004016:	b2d2      	uxtb	r2, r2
 8004018:	701a      	strb	r2, [r3, #0]
 800401a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	6979      	ldr	r1, [r7, #20]
 8004022:	69b8      	ldr	r0, [r7, #24]
 8004024:	f7ff fe70 	bl	8003d08 <_SendPacket>
  RECORD_END();
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f383 8811 	msr	BASEPRI, r3
}
 800402e:	bf00      	nop
 8004030:	3730      	adds	r7, #48	; 0x30
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	20013240 	.word	0x20013240

0800403c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800403c:	b580      	push	{r7, lr}
 800403e:	b08c      	sub	sp, #48	; 0x30
 8004040:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004042:	4b58      	ldr	r3, [pc, #352]	; (80041a4 <SEGGER_SYSVIEW_Start+0x168>)
 8004044:	2201      	movs	r2, #1
 8004046:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8004048:	f3ef 8311 	mrs	r3, BASEPRI
 800404c:	f04f 0120 	mov.w	r1, #32
 8004050:	f381 8811 	msr	BASEPRI, r1
 8004054:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8004056:	4b53      	ldr	r3, [pc, #332]	; (80041a4 <SEGGER_SYSVIEW_Start+0x168>)
 8004058:	785b      	ldrb	r3, [r3, #1]
 800405a:	220a      	movs	r2, #10
 800405c:	4952      	ldr	r1, [pc, #328]	; (80041a8 <SEGGER_SYSVIEW_Start+0x16c>)
 800405e:	4618      	mov	r0, r3
 8004060:	f7fc f8b6 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800406a:	200a      	movs	r0, #10
 800406c:	f7ff ff32 	bl	8003ed4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004070:	f3ef 8311 	mrs	r3, BASEPRI
 8004074:	f04f 0120 	mov.w	r1, #32
 8004078:	f381 8811 	msr	BASEPRI, r1
 800407c:	60bb      	str	r3, [r7, #8]
 800407e:	484b      	ldr	r0, [pc, #300]	; (80041ac <SEGGER_SYSVIEW_Start+0x170>)
 8004080:	f7ff fd52 	bl	8003b28 <_PreparePacket>
 8004084:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800408e:	4b45      	ldr	r3, [pc, #276]	; (80041a4 <SEGGER_SYSVIEW_Start+0x168>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	62bb      	str	r3, [r7, #40]	; 0x28
 8004094:	e00b      	b.n	80040ae <SEGGER_SYSVIEW_Start+0x72>
 8004096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004098:	b2da      	uxtb	r2, r3
 800409a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800409c:	1c59      	adds	r1, r3, #1
 800409e:	62f9      	str	r1, [r7, #44]	; 0x2c
 80040a0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80040a4:	b2d2      	uxtb	r2, r2
 80040a6:	701a      	strb	r2, [r3, #0]
 80040a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040aa:	09db      	lsrs	r3, r3, #7
 80040ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80040ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b0:	2b7f      	cmp	r3, #127	; 0x7f
 80040b2:	d8f0      	bhi.n	8004096 <SEGGER_SYSVIEW_Start+0x5a>
 80040b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040b6:	1c5a      	adds	r2, r3, #1
 80040b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80040ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040bc:	b2d2      	uxtb	r2, r2
 80040be:	701a      	strb	r2, [r3, #0]
 80040c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	627b      	str	r3, [r7, #36]	; 0x24
 80040c8:	4b36      	ldr	r3, [pc, #216]	; (80041a4 <SEGGER_SYSVIEW_Start+0x168>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	623b      	str	r3, [r7, #32]
 80040ce:	e00b      	b.n	80040e8 <SEGGER_SYSVIEW_Start+0xac>
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	b2da      	uxtb	r2, r3
 80040d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d6:	1c59      	adds	r1, r3, #1
 80040d8:	6279      	str	r1, [r7, #36]	; 0x24
 80040da:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80040de:	b2d2      	uxtb	r2, r2
 80040e0:	701a      	strb	r2, [r3, #0]
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	09db      	lsrs	r3, r3, #7
 80040e6:	623b      	str	r3, [r7, #32]
 80040e8:	6a3b      	ldr	r3, [r7, #32]
 80040ea:	2b7f      	cmp	r3, #127	; 0x7f
 80040ec:	d8f0      	bhi.n	80040d0 <SEGGER_SYSVIEW_Start+0x94>
 80040ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	627a      	str	r2, [r7, #36]	; 0x24
 80040f4:	6a3a      	ldr	r2, [r7, #32]
 80040f6:	b2d2      	uxtb	r2, r2
 80040f8:	701a      	strb	r2, [r3, #0]
 80040fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	61fb      	str	r3, [r7, #28]
 8004102:	4b28      	ldr	r3, [pc, #160]	; (80041a4 <SEGGER_SYSVIEW_Start+0x168>)
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	61bb      	str	r3, [r7, #24]
 8004108:	e00b      	b.n	8004122 <SEGGER_SYSVIEW_Start+0xe6>
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	b2da      	uxtb	r2, r3
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	1c59      	adds	r1, r3, #1
 8004112:	61f9      	str	r1, [r7, #28]
 8004114:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004118:	b2d2      	uxtb	r2, r2
 800411a:	701a      	strb	r2, [r3, #0]
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	09db      	lsrs	r3, r3, #7
 8004120:	61bb      	str	r3, [r7, #24]
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	2b7f      	cmp	r3, #127	; 0x7f
 8004126:	d8f0      	bhi.n	800410a <SEGGER_SYSVIEW_Start+0xce>
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	61fa      	str	r2, [r7, #28]
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	b2d2      	uxtb	r2, r2
 8004132:	701a      	strb	r2, [r3, #0]
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	617b      	str	r3, [r7, #20]
 800413c:	2300      	movs	r3, #0
 800413e:	613b      	str	r3, [r7, #16]
 8004140:	e00b      	b.n	800415a <SEGGER_SYSVIEW_Start+0x11e>
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	b2da      	uxtb	r2, r3
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	1c59      	adds	r1, r3, #1
 800414a:	6179      	str	r1, [r7, #20]
 800414c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004150:	b2d2      	uxtb	r2, r2
 8004152:	701a      	strb	r2, [r3, #0]
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	09db      	lsrs	r3, r3, #7
 8004158:	613b      	str	r3, [r7, #16]
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	2b7f      	cmp	r3, #127	; 0x7f
 800415e:	d8f0      	bhi.n	8004142 <SEGGER_SYSVIEW_Start+0x106>
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	1c5a      	adds	r2, r3, #1
 8004164:	617a      	str	r2, [r7, #20]
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	b2d2      	uxtb	r2, r2
 800416a:	701a      	strb	r2, [r3, #0]
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004170:	2218      	movs	r2, #24
 8004172:	6839      	ldr	r1, [r7, #0]
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7ff fdc7 	bl	8003d08 <_SendPacket>
      RECORD_END();
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004180:	4b08      	ldr	r3, [pc, #32]	; (80041a4 <SEGGER_SYSVIEW_Start+0x168>)
 8004182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004184:	2b00      	cmp	r3, #0
 8004186:	d002      	beq.n	800418e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004188:	4b06      	ldr	r3, [pc, #24]	; (80041a4 <SEGGER_SYSVIEW_Start+0x168>)
 800418a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800418e:	f000 f9c7 	bl	8004520 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004192:	f000 f9b1 	bl	80044f8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004196:	f000 fbef 	bl	8004978 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800419a:	bf00      	nop
 800419c:	3730      	adds	r7, #48	; 0x30
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	20013210 	.word	0x20013210
 80041a8:	08004c5c 	.word	0x08004c5c
 80041ac:	20013240 	.word	0x20013240

080041b0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80041b6:	f3ef 8311 	mrs	r3, BASEPRI
 80041ba:	f04f 0120 	mov.w	r1, #32
 80041be:	f381 8811 	msr	BASEPRI, r1
 80041c2:	607b      	str	r3, [r7, #4]
 80041c4:	480b      	ldr	r0, [pc, #44]	; (80041f4 <SEGGER_SYSVIEW_Stop+0x44>)
 80041c6:	f7ff fcaf 	bl	8003b28 <_PreparePacket>
 80041ca:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80041cc:	4b0a      	ldr	r3, [pc, #40]	; (80041f8 <SEGGER_SYSVIEW_Stop+0x48>)
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d007      	beq.n	80041e4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80041d4:	220b      	movs	r2, #11
 80041d6:	6839      	ldr	r1, [r7, #0]
 80041d8:	6838      	ldr	r0, [r7, #0]
 80041da:	f7ff fd95 	bl	8003d08 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80041de:	4b06      	ldr	r3, [pc, #24]	; (80041f8 <SEGGER_SYSVIEW_Stop+0x48>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f383 8811 	msr	BASEPRI, r3
}
 80041ea:	bf00      	nop
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	20013240 	.word	0x20013240
 80041f8:	20013210 	.word	0x20013210

080041fc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b08c      	sub	sp, #48	; 0x30
 8004200:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004202:	f3ef 8311 	mrs	r3, BASEPRI
 8004206:	f04f 0120 	mov.w	r1, #32
 800420a:	f381 8811 	msr	BASEPRI, r1
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	4845      	ldr	r0, [pc, #276]	; (8004328 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8004212:	f7ff fc89 	bl	8003b28 <_PreparePacket>
 8004216:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004220:	4b42      	ldr	r3, [pc, #264]	; (800432c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	62bb      	str	r3, [r7, #40]	; 0x28
 8004226:	e00b      	b.n	8004240 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8004228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800422a:	b2da      	uxtb	r2, r3
 800422c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800422e:	1c59      	adds	r1, r3, #1
 8004230:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004232:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004236:	b2d2      	uxtb	r2, r2
 8004238:	701a      	strb	r2, [r3, #0]
 800423a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423c:	09db      	lsrs	r3, r3, #7
 800423e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004242:	2b7f      	cmp	r3, #127	; 0x7f
 8004244:	d8f0      	bhi.n	8004228 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800424c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	701a      	strb	r2, [r3, #0]
 8004252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004254:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	627b      	str	r3, [r7, #36]	; 0x24
 800425a:	4b34      	ldr	r3, [pc, #208]	; (800432c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	623b      	str	r3, [r7, #32]
 8004260:	e00b      	b.n	800427a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004262:	6a3b      	ldr	r3, [r7, #32]
 8004264:	b2da      	uxtb	r2, r3
 8004266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004268:	1c59      	adds	r1, r3, #1
 800426a:	6279      	str	r1, [r7, #36]	; 0x24
 800426c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004270:	b2d2      	uxtb	r2, r2
 8004272:	701a      	strb	r2, [r3, #0]
 8004274:	6a3b      	ldr	r3, [r7, #32]
 8004276:	09db      	lsrs	r3, r3, #7
 8004278:	623b      	str	r3, [r7, #32]
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	2b7f      	cmp	r3, #127	; 0x7f
 800427e:	d8f0      	bhi.n	8004262 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004282:	1c5a      	adds	r2, r3, #1
 8004284:	627a      	str	r2, [r7, #36]	; 0x24
 8004286:	6a3a      	ldr	r2, [r7, #32]
 8004288:	b2d2      	uxtb	r2, r2
 800428a:	701a      	strb	r2, [r3, #0]
 800428c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	61fb      	str	r3, [r7, #28]
 8004294:	4b25      	ldr	r3, [pc, #148]	; (800432c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	61bb      	str	r3, [r7, #24]
 800429a:	e00b      	b.n	80042b4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	1c59      	adds	r1, r3, #1
 80042a4:	61f9      	str	r1, [r7, #28]
 80042a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80042aa:	b2d2      	uxtb	r2, r2
 80042ac:	701a      	strb	r2, [r3, #0]
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	09db      	lsrs	r3, r3, #7
 80042b2:	61bb      	str	r3, [r7, #24]
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	2b7f      	cmp	r3, #127	; 0x7f
 80042b8:	d8f0      	bhi.n	800429c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	1c5a      	adds	r2, r3, #1
 80042be:	61fa      	str	r2, [r7, #28]
 80042c0:	69ba      	ldr	r2, [r7, #24]
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	701a      	strb	r2, [r3, #0]
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	617b      	str	r3, [r7, #20]
 80042ce:	2300      	movs	r3, #0
 80042d0:	613b      	str	r3, [r7, #16]
 80042d2:	e00b      	b.n	80042ec <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	1c59      	adds	r1, r3, #1
 80042dc:	6179      	str	r1, [r7, #20]
 80042de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80042e2:	b2d2      	uxtb	r2, r2
 80042e4:	701a      	strb	r2, [r3, #0]
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	09db      	lsrs	r3, r3, #7
 80042ea:	613b      	str	r3, [r7, #16]
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	2b7f      	cmp	r3, #127	; 0x7f
 80042f0:	d8f0      	bhi.n	80042d4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	617a      	str	r2, [r7, #20]
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	b2d2      	uxtb	r2, r2
 80042fc:	701a      	strb	r2, [r3, #0]
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004302:	2218      	movs	r2, #24
 8004304:	6879      	ldr	r1, [r7, #4]
 8004306:	68b8      	ldr	r0, [r7, #8]
 8004308:	f7ff fcfe 	bl	8003d08 <_SendPacket>
  RECORD_END();
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004312:	4b06      	ldr	r3, [pc, #24]	; (800432c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004316:	2b00      	cmp	r3, #0
 8004318:	d002      	beq.n	8004320 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800431a:	4b04      	ldr	r3, [pc, #16]	; (800432c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800431c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431e:	4798      	blx	r3
  }
}
 8004320:	bf00      	nop
 8004322:	3730      	adds	r7, #48	; 0x30
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	20013240 	.word	0x20013240
 800432c:	20013210 	.word	0x20013210

08004330 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8004330:	b580      	push	{r7, lr}
 8004332:	b092      	sub	sp, #72	; 0x48
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8004338:	f3ef 8311 	mrs	r3, BASEPRI
 800433c:	f04f 0120 	mov.w	r1, #32
 8004340:	f381 8811 	msr	BASEPRI, r1
 8004344:	617b      	str	r3, [r7, #20]
 8004346:	486a      	ldr	r0, [pc, #424]	; (80044f0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8004348:	f7ff fbee 	bl	8003b28 <_PreparePacket>
 800434c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	647b      	str	r3, [r7, #68]	; 0x44
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	4b66      	ldr	r3, [pc, #408]	; (80044f4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	643b      	str	r3, [r7, #64]	; 0x40
 8004362:	e00b      	b.n	800437c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8004364:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004366:	b2da      	uxtb	r2, r3
 8004368:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800436a:	1c59      	adds	r1, r3, #1
 800436c:	6479      	str	r1, [r7, #68]	; 0x44
 800436e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004372:	b2d2      	uxtb	r2, r2
 8004374:	701a      	strb	r2, [r3, #0]
 8004376:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004378:	09db      	lsrs	r3, r3, #7
 800437a:	643b      	str	r3, [r7, #64]	; 0x40
 800437c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800437e:	2b7f      	cmp	r3, #127	; 0x7f
 8004380:	d8f0      	bhi.n	8004364 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8004382:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004384:	1c5a      	adds	r2, r3, #1
 8004386:	647a      	str	r2, [r7, #68]	; 0x44
 8004388:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	701a      	strb	r2, [r3, #0]
 800438e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004390:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	63bb      	str	r3, [r7, #56]	; 0x38
 800439c:	e00b      	b.n	80043b6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800439e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043a4:	1c59      	adds	r1, r3, #1
 80043a6:	63f9      	str	r1, [r7, #60]	; 0x3c
 80043a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80043ac:	b2d2      	uxtb	r2, r2
 80043ae:	701a      	strb	r2, [r3, #0]
 80043b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b2:	09db      	lsrs	r3, r3, #7
 80043b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80043b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b8:	2b7f      	cmp	r3, #127	; 0x7f
 80043ba:	d8f0      	bhi.n	800439e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80043bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80043c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043c4:	b2d2      	uxtb	r2, r2
 80043c6:	701a      	strb	r2, [r3, #0]
 80043c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043ca:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	4619      	mov	r1, r3
 80043d4:	68f8      	ldr	r0, [r7, #12]
 80043d6:	f7ff fb57 	bl	8003a88 <_EncodeStr>
 80043da:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80043dc:	2209      	movs	r2, #9
 80043de:	68f9      	ldr	r1, [r7, #12]
 80043e0:	6938      	ldr	r0, [r7, #16]
 80043e2:	f7ff fc91 	bl	8003d08 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	637b      	str	r3, [r7, #52]	; 0x34
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	4b40      	ldr	r3, [pc, #256]	; (80044f4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	633b      	str	r3, [r7, #48]	; 0x30
 80043fa:	e00b      	b.n	8004414 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80043fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004402:	1c59      	adds	r1, r3, #1
 8004404:	6379      	str	r1, [r7, #52]	; 0x34
 8004406:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800440a:	b2d2      	uxtb	r2, r2
 800440c:	701a      	strb	r2, [r3, #0]
 800440e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004410:	09db      	lsrs	r3, r3, #7
 8004412:	633b      	str	r3, [r7, #48]	; 0x30
 8004414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004416:	2b7f      	cmp	r3, #127	; 0x7f
 8004418:	d8f0      	bhi.n	80043fc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800441a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	637a      	str	r2, [r7, #52]	; 0x34
 8004420:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	701a      	strb	r2, [r3, #0]
 8004426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004428:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	62bb      	str	r3, [r7, #40]	; 0x28
 8004434:	e00b      	b.n	800444e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8004436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004438:	b2da      	uxtb	r2, r3
 800443a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443c:	1c59      	adds	r1, r3, #1
 800443e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004440:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	701a      	strb	r2, [r3, #0]
 8004448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444a:	09db      	lsrs	r3, r3, #7
 800444c:	62bb      	str	r3, [r7, #40]	; 0x28
 800444e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004450:	2b7f      	cmp	r3, #127	; 0x7f
 8004452:	d8f0      	bhi.n	8004436 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8004454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	62fa      	str	r2, [r7, #44]	; 0x2c
 800445a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800445c:	b2d2      	uxtb	r2, r2
 800445e:	701a      	strb	r2, [r3, #0]
 8004460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004462:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	627b      	str	r3, [r7, #36]	; 0x24
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	623b      	str	r3, [r7, #32]
 800446e:	e00b      	b.n	8004488 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8004470:	6a3b      	ldr	r3, [r7, #32]
 8004472:	b2da      	uxtb	r2, r3
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	1c59      	adds	r1, r3, #1
 8004478:	6279      	str	r1, [r7, #36]	; 0x24
 800447a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800447e:	b2d2      	uxtb	r2, r2
 8004480:	701a      	strb	r2, [r3, #0]
 8004482:	6a3b      	ldr	r3, [r7, #32]
 8004484:	09db      	lsrs	r3, r3, #7
 8004486:	623b      	str	r3, [r7, #32]
 8004488:	6a3b      	ldr	r3, [r7, #32]
 800448a:	2b7f      	cmp	r3, #127	; 0x7f
 800448c:	d8f0      	bhi.n	8004470 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	1c5a      	adds	r2, r3, #1
 8004492:	627a      	str	r2, [r7, #36]	; 0x24
 8004494:	6a3a      	ldr	r2, [r7, #32]
 8004496:	b2d2      	uxtb	r2, r2
 8004498:	701a      	strb	r2, [r3, #0]
 800449a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	61fb      	str	r3, [r7, #28]
 80044a2:	2300      	movs	r3, #0
 80044a4:	61bb      	str	r3, [r7, #24]
 80044a6:	e00b      	b.n	80044c0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	b2da      	uxtb	r2, r3
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	1c59      	adds	r1, r3, #1
 80044b0:	61f9      	str	r1, [r7, #28]
 80044b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80044b6:	b2d2      	uxtb	r2, r2
 80044b8:	701a      	strb	r2, [r3, #0]
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	09db      	lsrs	r3, r3, #7
 80044be:	61bb      	str	r3, [r7, #24]
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	2b7f      	cmp	r3, #127	; 0x7f
 80044c4:	d8f0      	bhi.n	80044a8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	61fa      	str	r2, [r7, #28]
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	701a      	strb	r2, [r3, #0]
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80044d6:	2215      	movs	r2, #21
 80044d8:	68f9      	ldr	r1, [r7, #12]
 80044da:	6938      	ldr	r0, [r7, #16]
 80044dc:	f7ff fc14 	bl	8003d08 <_SendPacket>
  RECORD_END();
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	f383 8811 	msr	BASEPRI, r3
}
 80044e6:	bf00      	nop
 80044e8:	3748      	adds	r7, #72	; 0x48
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	20013240 	.word	0x20013240
 80044f4:	20013210 	.word	0x20013210

080044f8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80044f8:	b580      	push	{r7, lr}
 80044fa:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80044fc:	4b07      	ldr	r3, [pc, #28]	; (800451c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d008      	beq.n	8004516 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8004504:	4b05      	ldr	r3, [pc, #20]	; (800451c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004506:	6a1b      	ldr	r3, [r3, #32]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d003      	beq.n	8004516 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800450e:	4b03      	ldr	r3, [pc, #12]	; (800451c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	4798      	blx	r3
  }
}
 8004516:	bf00      	nop
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	20013210 	.word	0x20013210

08004520 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8004520:	b590      	push	{r4, r7, lr}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8004526:	4b15      	ldr	r3, [pc, #84]	; (800457c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d01a      	beq.n	8004564 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800452e:	4b13      	ldr	r3, [pc, #76]	; (800457c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d015      	beq.n	8004564 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004538:	4b10      	ldr	r3, [pc, #64]	; (800457c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800453a:	6a1b      	ldr	r3, [r3, #32]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4798      	blx	r3
 8004540:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004544:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8004546:	e9d7 0100 	ldrd	r0, r1, [r7]
 800454a:	f04f 0200 	mov.w	r2, #0
 800454e:	f04f 0300 	mov.w	r3, #0
 8004552:	000a      	movs	r2, r1
 8004554:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004556:	4613      	mov	r3, r2
 8004558:	461a      	mov	r2, r3
 800455a:	4621      	mov	r1, r4
 800455c:	200d      	movs	r0, #13
 800455e:	f7ff fd13 	bl	8003f88 <SEGGER_SYSVIEW_RecordU32x2>
 8004562:	e006      	b.n	8004572 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004564:	4b06      	ldr	r3, [pc, #24]	; (8004580 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4619      	mov	r1, r3
 800456a:	200c      	movs	r0, #12
 800456c:	f7ff fcd0 	bl	8003f10 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8004570:	bf00      	nop
 8004572:	bf00      	nop
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	bd90      	pop	{r4, r7, pc}
 800457a:	bf00      	nop
 800457c:	20013210 	.word	0x20013210
 8004580:	e0001004 	.word	0xe0001004

08004584 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800458a:	f3ef 8311 	mrs	r3, BASEPRI
 800458e:	f04f 0120 	mov.w	r1, #32
 8004592:	f381 8811 	msr	BASEPRI, r1
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	4819      	ldr	r0, [pc, #100]	; (8004600 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800459a:	f7ff fac5 	bl	8003b28 <_PreparePacket>
 800459e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80045a4:	4b17      	ldr	r3, [pc, #92]	; (8004604 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ac:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	617b      	str	r3, [r7, #20]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	613b      	str	r3, [r7, #16]
 80045b6:	e00b      	b.n	80045d0 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	1c59      	adds	r1, r3, #1
 80045c0:	6179      	str	r1, [r7, #20]
 80045c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80045c6:	b2d2      	uxtb	r2, r2
 80045c8:	701a      	strb	r2, [r3, #0]
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	09db      	lsrs	r3, r3, #7
 80045ce:	613b      	str	r3, [r7, #16]
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	2b7f      	cmp	r3, #127	; 0x7f
 80045d4:	d8f0      	bhi.n	80045b8 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	617a      	str	r2, [r7, #20]
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	b2d2      	uxtb	r2, r2
 80045e0:	701a      	strb	r2, [r3, #0]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80045e6:	2202      	movs	r2, #2
 80045e8:	6879      	ldr	r1, [r7, #4]
 80045ea:	68b8      	ldr	r0, [r7, #8]
 80045ec:	f7ff fb8c 	bl	8003d08 <_SendPacket>
  RECORD_END();
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f383 8811 	msr	BASEPRI, r3
}
 80045f6:	bf00      	nop
 80045f8:	3718      	adds	r7, #24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	20013240 	.word	0x20013240
 8004604:	e000ed04 	.word	0xe000ed04

08004608 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800460e:	f3ef 8311 	mrs	r3, BASEPRI
 8004612:	f04f 0120 	mov.w	r1, #32
 8004616:	f381 8811 	msr	BASEPRI, r1
 800461a:	607b      	str	r3, [r7, #4]
 800461c:	4807      	ldr	r0, [pc, #28]	; (800463c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800461e:	f7ff fa83 	bl	8003b28 <_PreparePacket>
 8004622:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8004624:	2203      	movs	r2, #3
 8004626:	6839      	ldr	r1, [r7, #0]
 8004628:	6838      	ldr	r0, [r7, #0]
 800462a:	f7ff fb6d 	bl	8003d08 <_SendPacket>
  RECORD_END();
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f383 8811 	msr	BASEPRI, r3
}
 8004634:	bf00      	nop
 8004636:	3708      	adds	r7, #8
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	20013240 	.word	0x20013240

08004640 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004646:	f3ef 8311 	mrs	r3, BASEPRI
 800464a:	f04f 0120 	mov.w	r1, #32
 800464e:	f381 8811 	msr	BASEPRI, r1
 8004652:	607b      	str	r3, [r7, #4]
 8004654:	4807      	ldr	r0, [pc, #28]	; (8004674 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8004656:	f7ff fa67 	bl	8003b28 <_PreparePacket>
 800465a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800465c:	2212      	movs	r2, #18
 800465e:	6839      	ldr	r1, [r7, #0]
 8004660:	6838      	ldr	r0, [r7, #0]
 8004662:	f7ff fb51 	bl	8003d08 <_SendPacket>
  RECORD_END();
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f383 8811 	msr	BASEPRI, r3
}
 800466c:	bf00      	nop
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	20013240 	.word	0x20013240

08004678 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800467e:	f3ef 8311 	mrs	r3, BASEPRI
 8004682:	f04f 0120 	mov.w	r1, #32
 8004686:	f381 8811 	msr	BASEPRI, r1
 800468a:	607b      	str	r3, [r7, #4]
 800468c:	4807      	ldr	r0, [pc, #28]	; (80046ac <SEGGER_SYSVIEW_OnIdle+0x34>)
 800468e:	f7ff fa4b 	bl	8003b28 <_PreparePacket>
 8004692:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8004694:	2211      	movs	r2, #17
 8004696:	6839      	ldr	r1, [r7, #0]
 8004698:	6838      	ldr	r0, [r7, #0]
 800469a:	f7ff fb35 	bl	8003d08 <_SendPacket>
  RECORD_END();
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f383 8811 	msr	BASEPRI, r3
}
 80046a4:	bf00      	nop
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	20013240 	.word	0x20013240

080046b0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80046b8:	f3ef 8311 	mrs	r3, BASEPRI
 80046bc:	f04f 0120 	mov.w	r1, #32
 80046c0:	f381 8811 	msr	BASEPRI, r1
 80046c4:	617b      	str	r3, [r7, #20]
 80046c6:	4819      	ldr	r0, [pc, #100]	; (800472c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80046c8:	f7ff fa2e 	bl	8003b28 <_PreparePacket>
 80046cc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80046d2:	4b17      	ldr	r3, [pc, #92]	; (8004730 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	61fb      	str	r3, [r7, #28]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	61bb      	str	r3, [r7, #24]
 80046e4:	e00b      	b.n	80046fe <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	1c59      	adds	r1, r3, #1
 80046ee:	61f9      	str	r1, [r7, #28]
 80046f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	701a      	strb	r2, [r3, #0]
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	09db      	lsrs	r3, r3, #7
 80046fc:	61bb      	str	r3, [r7, #24]
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	2b7f      	cmp	r3, #127	; 0x7f
 8004702:	d8f0      	bhi.n	80046e6 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	61fa      	str	r2, [r7, #28]
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	b2d2      	uxtb	r2, r2
 800470e:	701a      	strb	r2, [r3, #0]
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8004714:	2208      	movs	r2, #8
 8004716:	68f9      	ldr	r1, [r7, #12]
 8004718:	6938      	ldr	r0, [r7, #16]
 800471a:	f7ff faf5 	bl	8003d08 <_SendPacket>
  RECORD_END();
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	f383 8811 	msr	BASEPRI, r3
}
 8004724:	bf00      	nop
 8004726:	3720      	adds	r7, #32
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	20013240 	.word	0x20013240
 8004730:	20013210 	.word	0x20013210

08004734 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8004734:	b580      	push	{r7, lr}
 8004736:	b088      	sub	sp, #32
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800473c:	f3ef 8311 	mrs	r3, BASEPRI
 8004740:	f04f 0120 	mov.w	r1, #32
 8004744:	f381 8811 	msr	BASEPRI, r1
 8004748:	617b      	str	r3, [r7, #20]
 800474a:	4819      	ldr	r0, [pc, #100]	; (80047b0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800474c:	f7ff f9ec 	bl	8003b28 <_PreparePacket>
 8004750:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004756:	4b17      	ldr	r3, [pc, #92]	; (80047b4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	61fb      	str	r3, [r7, #28]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	61bb      	str	r3, [r7, #24]
 8004768:	e00b      	b.n	8004782 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	b2da      	uxtb	r2, r3
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	1c59      	adds	r1, r3, #1
 8004772:	61f9      	str	r1, [r7, #28]
 8004774:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	701a      	strb	r2, [r3, #0]
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	09db      	lsrs	r3, r3, #7
 8004780:	61bb      	str	r3, [r7, #24]
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	2b7f      	cmp	r3, #127	; 0x7f
 8004786:	d8f0      	bhi.n	800476a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	1c5a      	adds	r2, r3, #1
 800478c:	61fa      	str	r2, [r7, #28]
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	b2d2      	uxtb	r2, r2
 8004792:	701a      	strb	r2, [r3, #0]
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8004798:	2204      	movs	r2, #4
 800479a:	68f9      	ldr	r1, [r7, #12]
 800479c:	6938      	ldr	r0, [r7, #16]
 800479e:	f7ff fab3 	bl	8003d08 <_SendPacket>
  RECORD_END();
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f383 8811 	msr	BASEPRI, r3
}
 80047a8:	bf00      	nop
 80047aa:	3720      	adds	r7, #32
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	20013240 	.word	0x20013240
 80047b4:	20013210 	.word	0x20013210

080047b8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b088      	sub	sp, #32
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80047c0:	f3ef 8311 	mrs	r3, BASEPRI
 80047c4:	f04f 0120 	mov.w	r1, #32
 80047c8:	f381 8811 	msr	BASEPRI, r1
 80047cc:	617b      	str	r3, [r7, #20]
 80047ce:	4819      	ldr	r0, [pc, #100]	; (8004834 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80047d0:	f7ff f9aa 	bl	8003b28 <_PreparePacket>
 80047d4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80047da:	4b17      	ldr	r3, [pc, #92]	; (8004838 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	61fb      	str	r3, [r7, #28]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	61bb      	str	r3, [r7, #24]
 80047ec:	e00b      	b.n	8004806 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	1c59      	adds	r1, r3, #1
 80047f6:	61f9      	str	r1, [r7, #28]
 80047f8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80047fc:	b2d2      	uxtb	r2, r2
 80047fe:	701a      	strb	r2, [r3, #0]
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	09db      	lsrs	r3, r3, #7
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	2b7f      	cmp	r3, #127	; 0x7f
 800480a:	d8f0      	bhi.n	80047ee <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	1c5a      	adds	r2, r3, #1
 8004810:	61fa      	str	r2, [r7, #28]
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	b2d2      	uxtb	r2, r2
 8004816:	701a      	strb	r2, [r3, #0]
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800481c:	2206      	movs	r2, #6
 800481e:	68f9      	ldr	r1, [r7, #12]
 8004820:	6938      	ldr	r0, [r7, #16]
 8004822:	f7ff fa71 	bl	8003d08 <_SendPacket>
  RECORD_END();
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f383 8811 	msr	BASEPRI, r3
}
 800482c:	bf00      	nop
 800482e:	3720      	adds	r7, #32
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	20013240 	.word	0x20013240
 8004838:	20013210 	.word	0x20013210

0800483c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800483c:	b580      	push	{r7, lr}
 800483e:	b08c      	sub	sp, #48	; 0x30
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8004846:	4b3b      	ldr	r3, [pc, #236]	; (8004934 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d06d      	beq.n	800492a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800484e:	4b39      	ldr	r3, [pc, #228]	; (8004934 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8004854:	2300      	movs	r3, #0
 8004856:	62bb      	str	r3, [r7, #40]	; 0x28
 8004858:	e008      	b.n	800486c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800485a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8004860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004862:	2b00      	cmp	r3, #0
 8004864:	d007      	beq.n	8004876 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8004866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004868:	3301      	adds	r3, #1
 800486a:	62bb      	str	r3, [r7, #40]	; 0x28
 800486c:	79fb      	ldrb	r3, [r7, #7]
 800486e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004870:	429a      	cmp	r2, r3
 8004872:	d3f2      	bcc.n	800485a <SEGGER_SYSVIEW_SendModule+0x1e>
 8004874:	e000      	b.n	8004878 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8004876:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8004878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487a:	2b00      	cmp	r3, #0
 800487c:	d055      	beq.n	800492a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800487e:	f3ef 8311 	mrs	r3, BASEPRI
 8004882:	f04f 0120 	mov.w	r1, #32
 8004886:	f381 8811 	msr	BASEPRI, r1
 800488a:	617b      	str	r3, [r7, #20]
 800488c:	482a      	ldr	r0, [pc, #168]	; (8004938 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800488e:	f7ff f94b 	bl	8003b28 <_PreparePacket>
 8004892:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	627b      	str	r3, [r7, #36]	; 0x24
 800489c:	79fb      	ldrb	r3, [r7, #7]
 800489e:	623b      	str	r3, [r7, #32]
 80048a0:	e00b      	b.n	80048ba <SEGGER_SYSVIEW_SendModule+0x7e>
 80048a2:	6a3b      	ldr	r3, [r7, #32]
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a8:	1c59      	adds	r1, r3, #1
 80048aa:	6279      	str	r1, [r7, #36]	; 0x24
 80048ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80048b0:	b2d2      	uxtb	r2, r2
 80048b2:	701a      	strb	r2, [r3, #0]
 80048b4:	6a3b      	ldr	r3, [r7, #32]
 80048b6:	09db      	lsrs	r3, r3, #7
 80048b8:	623b      	str	r3, [r7, #32]
 80048ba:	6a3b      	ldr	r3, [r7, #32]
 80048bc:	2b7f      	cmp	r3, #127	; 0x7f
 80048be:	d8f0      	bhi.n	80048a2 <SEGGER_SYSVIEW_SendModule+0x66>
 80048c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c2:	1c5a      	adds	r2, r3, #1
 80048c4:	627a      	str	r2, [r7, #36]	; 0x24
 80048c6:	6a3a      	ldr	r2, [r7, #32]
 80048c8:	b2d2      	uxtb	r2, r2
 80048ca:	701a      	strb	r2, [r3, #0]
 80048cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ce:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	61fb      	str	r3, [r7, #28]
 80048d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	61bb      	str	r3, [r7, #24]
 80048da:	e00b      	b.n	80048f4 <SEGGER_SYSVIEW_SendModule+0xb8>
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	b2da      	uxtb	r2, r3
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	1c59      	adds	r1, r3, #1
 80048e4:	61f9      	str	r1, [r7, #28]
 80048e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80048ea:	b2d2      	uxtb	r2, r2
 80048ec:	701a      	strb	r2, [r3, #0]
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	09db      	lsrs	r3, r3, #7
 80048f2:	61bb      	str	r3, [r7, #24]
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	2b7f      	cmp	r3, #127	; 0x7f
 80048f8:	d8f0      	bhi.n	80048dc <SEGGER_SYSVIEW_SendModule+0xa0>
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	1c5a      	adds	r2, r3, #1
 80048fe:	61fa      	str	r2, [r7, #28]
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	b2d2      	uxtb	r2, r2
 8004904:	701a      	strb	r2, [r3, #0]
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800490a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2280      	movs	r2, #128	; 0x80
 8004910:	4619      	mov	r1, r3
 8004912:	68f8      	ldr	r0, [r7, #12]
 8004914:	f7ff f8b8 	bl	8003a88 <_EncodeStr>
 8004918:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800491a:	2216      	movs	r2, #22
 800491c:	68f9      	ldr	r1, [r7, #12]
 800491e:	6938      	ldr	r0, [r7, #16]
 8004920:	f7ff f9f2 	bl	8003d08 <_SendPacket>
      RECORD_END();
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800492a:	bf00      	nop
 800492c:	3730      	adds	r7, #48	; 0x30
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	20013238 	.word	0x20013238
 8004938:	20013240 	.word	0x20013240

0800493c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8004942:	4b0c      	ldr	r3, [pc, #48]	; (8004974 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00f      	beq.n	800496a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800494a:	4b0a      	ldr	r3, [pc, #40]	; (8004974 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d002      	beq.n	800495e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1f2      	bne.n	8004950 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800496a:	bf00      	nop
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	20013238 	.word	0x20013238

08004978 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8004978:	b580      	push	{r7, lr}
 800497a:	b086      	sub	sp, #24
 800497c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800497e:	f3ef 8311 	mrs	r3, BASEPRI
 8004982:	f04f 0120 	mov.w	r1, #32
 8004986:	f381 8811 	msr	BASEPRI, r1
 800498a:	60fb      	str	r3, [r7, #12]
 800498c:	4817      	ldr	r0, [pc, #92]	; (80049ec <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800498e:	f7ff f8cb 	bl	8003b28 <_PreparePacket>
 8004992:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	617b      	str	r3, [r7, #20]
 800499c:	4b14      	ldr	r3, [pc, #80]	; (80049f0 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	e00b      	b.n	80049bc <SEGGER_SYSVIEW_SendNumModules+0x44>
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	b2da      	uxtb	r2, r3
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	1c59      	adds	r1, r3, #1
 80049ac:	6179      	str	r1, [r7, #20]
 80049ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	701a      	strb	r2, [r3, #0]
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	09db      	lsrs	r3, r3, #7
 80049ba:	613b      	str	r3, [r7, #16]
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	2b7f      	cmp	r3, #127	; 0x7f
 80049c0:	d8f0      	bhi.n	80049a4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	1c5a      	adds	r2, r3, #1
 80049c6:	617a      	str	r2, [r7, #20]
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	b2d2      	uxtb	r2, r2
 80049cc:	701a      	strb	r2, [r3, #0]
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80049d2:	221b      	movs	r2, #27
 80049d4:	6879      	ldr	r1, [r7, #4]
 80049d6:	68b8      	ldr	r0, [r7, #8]
 80049d8:	f7ff f996 	bl	8003d08 <_SendPacket>
  RECORD_END();
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f383 8811 	msr	BASEPRI, r3
}
 80049e2:	bf00      	nop
 80049e4:	3718      	adds	r7, #24
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	20013240 	.word	0x20013240
 80049f0:	2001323c 	.word	0x2001323c

080049f4 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b08a      	sub	sp, #40	; 0x28
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80049fc:	f3ef 8311 	mrs	r3, BASEPRI
 8004a00:	f04f 0120 	mov.w	r1, #32
 8004a04:	f381 8811 	msr	BASEPRI, r1
 8004a08:	617b      	str	r3, [r7, #20]
 8004a0a:	4827      	ldr	r0, [pc, #156]	; (8004aa8 <SEGGER_SYSVIEW_Warn+0xb4>)
 8004a0c:	f7ff f88c 	bl	8003b28 <_PreparePacket>
 8004a10:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004a12:	2280      	movs	r2, #128	; 0x80
 8004a14:	6879      	ldr	r1, [r7, #4]
 8004a16:	6938      	ldr	r0, [r7, #16]
 8004a18:	f7ff f836 	bl	8003a88 <_EncodeStr>
 8004a1c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	627b      	str	r3, [r7, #36]	; 0x24
 8004a22:	2301      	movs	r3, #1
 8004a24:	623b      	str	r3, [r7, #32]
 8004a26:	e00b      	b.n	8004a40 <SEGGER_SYSVIEW_Warn+0x4c>
 8004a28:	6a3b      	ldr	r3, [r7, #32]
 8004a2a:	b2da      	uxtb	r2, r3
 8004a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2e:	1c59      	adds	r1, r3, #1
 8004a30:	6279      	str	r1, [r7, #36]	; 0x24
 8004a32:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a36:	b2d2      	uxtb	r2, r2
 8004a38:	701a      	strb	r2, [r3, #0]
 8004a3a:	6a3b      	ldr	r3, [r7, #32]
 8004a3c:	09db      	lsrs	r3, r3, #7
 8004a3e:	623b      	str	r3, [r7, #32]
 8004a40:	6a3b      	ldr	r3, [r7, #32]
 8004a42:	2b7f      	cmp	r3, #127	; 0x7f
 8004a44:	d8f0      	bhi.n	8004a28 <SEGGER_SYSVIEW_Warn+0x34>
 8004a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a48:	1c5a      	adds	r2, r3, #1
 8004a4a:	627a      	str	r2, [r7, #36]	; 0x24
 8004a4c:	6a3a      	ldr	r2, [r7, #32]
 8004a4e:	b2d2      	uxtb	r2, r2
 8004a50:	701a      	strb	r2, [r3, #0]
 8004a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a54:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	61fb      	str	r3, [r7, #28]
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61bb      	str	r3, [r7, #24]
 8004a5e:	e00b      	b.n	8004a78 <SEGGER_SYSVIEW_Warn+0x84>
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	b2da      	uxtb	r2, r3
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	1c59      	adds	r1, r3, #1
 8004a68:	61f9      	str	r1, [r7, #28]
 8004a6a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	701a      	strb	r2, [r3, #0]
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	09db      	lsrs	r3, r3, #7
 8004a76:	61bb      	str	r3, [r7, #24]
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	2b7f      	cmp	r3, #127	; 0x7f
 8004a7c:	d8f0      	bhi.n	8004a60 <SEGGER_SYSVIEW_Warn+0x6c>
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	1c5a      	adds	r2, r3, #1
 8004a82:	61fa      	str	r2, [r7, #28]
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	b2d2      	uxtb	r2, r2
 8004a88:	701a      	strb	r2, [r3, #0]
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004a8e:	221a      	movs	r2, #26
 8004a90:	68f9      	ldr	r1, [r7, #12]
 8004a92:	6938      	ldr	r0, [r7, #16]
 8004a94:	f7ff f938 	bl	8003d08 <_SendPacket>
  RECORD_END();
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f383 8811 	msr	BASEPRI, r3
}
 8004a9e:	bf00      	nop
 8004aa0:	3728      	adds	r7, #40	; 0x28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	20013240 	.word	0x20013240

08004aac <__libc_init_array>:
 8004aac:	b570      	push	{r4, r5, r6, lr}
 8004aae:	4d0d      	ldr	r5, [pc, #52]	; (8004ae4 <__libc_init_array+0x38>)
 8004ab0:	4c0d      	ldr	r4, [pc, #52]	; (8004ae8 <__libc_init_array+0x3c>)
 8004ab2:	1b64      	subs	r4, r4, r5
 8004ab4:	10a4      	asrs	r4, r4, #2
 8004ab6:	2600      	movs	r6, #0
 8004ab8:	42a6      	cmp	r6, r4
 8004aba:	d109      	bne.n	8004ad0 <__libc_init_array+0x24>
 8004abc:	4d0b      	ldr	r5, [pc, #44]	; (8004aec <__libc_init_array+0x40>)
 8004abe:	4c0c      	ldr	r4, [pc, #48]	; (8004af0 <__libc_init_array+0x44>)
 8004ac0:	f000 f83c 	bl	8004b3c <_init>
 8004ac4:	1b64      	subs	r4, r4, r5
 8004ac6:	10a4      	asrs	r4, r4, #2
 8004ac8:	2600      	movs	r6, #0
 8004aca:	42a6      	cmp	r6, r4
 8004acc:	d105      	bne.n	8004ada <__libc_init_array+0x2e>
 8004ace:	bd70      	pop	{r4, r5, r6, pc}
 8004ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ad4:	4798      	blx	r3
 8004ad6:	3601      	adds	r6, #1
 8004ad8:	e7ee      	b.n	8004ab8 <__libc_init_array+0xc>
 8004ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ade:	4798      	blx	r3
 8004ae0:	3601      	adds	r6, #1
 8004ae2:	e7f2      	b.n	8004aca <__libc_init_array+0x1e>
 8004ae4:	08004c70 	.word	0x08004c70
 8004ae8:	08004c70 	.word	0x08004c70
 8004aec:	08004c70 	.word	0x08004c70
 8004af0:	08004c74 	.word	0x08004c74

08004af4 <memcmp>:
 8004af4:	b530      	push	{r4, r5, lr}
 8004af6:	3901      	subs	r1, #1
 8004af8:	2400      	movs	r4, #0
 8004afa:	42a2      	cmp	r2, r4
 8004afc:	d101      	bne.n	8004b02 <memcmp+0xe>
 8004afe:	2000      	movs	r0, #0
 8004b00:	e005      	b.n	8004b0e <memcmp+0x1a>
 8004b02:	5d03      	ldrb	r3, [r0, r4]
 8004b04:	3401      	adds	r4, #1
 8004b06:	5d0d      	ldrb	r5, [r1, r4]
 8004b08:	42ab      	cmp	r3, r5
 8004b0a:	d0f6      	beq.n	8004afa <memcmp+0x6>
 8004b0c:	1b58      	subs	r0, r3, r5
 8004b0e:	bd30      	pop	{r4, r5, pc}

08004b10 <memcpy>:
 8004b10:	440a      	add	r2, r1
 8004b12:	4291      	cmp	r1, r2
 8004b14:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b18:	d100      	bne.n	8004b1c <memcpy+0xc>
 8004b1a:	4770      	bx	lr
 8004b1c:	b510      	push	{r4, lr}
 8004b1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b26:	4291      	cmp	r1, r2
 8004b28:	d1f9      	bne.n	8004b1e <memcpy+0xe>
 8004b2a:	bd10      	pop	{r4, pc}

08004b2c <memset>:
 8004b2c:	4402      	add	r2, r0
 8004b2e:	4603      	mov	r3, r0
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d100      	bne.n	8004b36 <memset+0xa>
 8004b34:	4770      	bx	lr
 8004b36:	f803 1b01 	strb.w	r1, [r3], #1
 8004b3a:	e7f9      	b.n	8004b30 <memset+0x4>

08004b3c <_init>:
 8004b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3e:	bf00      	nop
 8004b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b42:	bc08      	pop	{r3}
 8004b44:	469e      	mov	lr, r3
 8004b46:	4770      	bx	lr

08004b48 <_fini>:
 8004b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b4a:	bf00      	nop
 8004b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b4e:	bc08      	pop	{r3}
 8004b50:	469e      	mov	lr, r3
 8004b52:	4770      	bx	lr
