<module name="DSS_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_DSS_PWRSTCTRL" acronym="PM_DSS_PWRSTCTRL" offset="0x0" width="32" description="This register controls the DSS power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_MEM_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="DSS_MEM state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="DSS_MEM_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_MEM_RETSTATE" width="1" begin="8" end="8" resetval="0" description="DSS_MEM state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="0" id="mem_off" token="DSS_MEM_RETSTATE_0_r" description="Memory bank is off when the domain is in the RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="DIS" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
      <bitenum value="1" id="EN" token="LOWPOWERSTATECHANGE_1" description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="0" description="Logic state when power domain is RETENTION" range="" rwaccess="R">
      <bitenum value="0" id="logic_off" token="LOGICRETSTATE_0_r" description="Whole logic is off when the domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x0" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="POWERSTATE_0" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" id="INACT" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="ON" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_DSS_PWRSTST" acronym="PM_DSS_PWRSTST" offset="0x4" width="32" description="This register provides a status on the current DSS power domain state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only. Read 0x0: Reserved Read 0x1: Power domain was previously in RETENTION Read 0x2: Power domain was previously ON-INACTIVE Read 0x3: Power domain was previously ON-ACTIVE" range="" rwaccess="RW W1toSet"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="No" token="INTRANSITION_0_r" description="No on-going transition on power domain"/>
      <bitenum value="1" id="Ongoing" token="INTRANSITION_1_r" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="19" end="6" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_MEM_STATEST" width="2" begin="5" end="4" resetval="0x3" description="DSS_MEM state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="DSS_MEM_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Reserved1" token="DSS_MEM_STATEST_1_r" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="DSS_MEM_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="DSS_MEM_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LOGICSTATEST_0_r" description="Logic in domain is OFF"/>
      <bitenum value="1" id="ON" token="LOGICSTATEST_1_r" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="POWERSTATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATEST_1_r" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="POWERSTATEST_2_r" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="POWERSTATEST_3_r" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="PM_DSS_DSS_WKDEP" acronym="PM_DSS_DSS_WKDEP" offset="0x20" width="32" description="This register controls wakeup dependency based on DSS service requests.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_HDMIDMA_SDMA" width="1" begin="19" end="19" resetval="1" description="Wakeup dependency from HDMI module (SWakeup_HDMI_dma signal) towards DMA_SYSTEM + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_HDMIDMA_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_HDMIDMA_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DSI1_C_SDMA" width="1" begin="18" end="18" resetval="0x0" description="Wakeup dependency from DSI1_C module (SWakeup_DSI1_C signal) towards DMA_SYSTEM + L3_MAIN2 domains 0x0: Dependency is disabled 0x1: Dependency is enabled" range="" rwaccess="RW"/>
    <bitfield id="WKUPDEP_DSI1_C_DSP" width="1" begin="17" end="17" resetval="0x0" description="Wakeup dependency from DSI1_C module (SWakeup_DSI1_C signal) towards DSP + L3_MAIN1 + L3_MAIN2 domains 0x0: Dependency is disabled 0x1: Dependency is enabled" range="" rwaccess="RW"/>
    <bitfield id="WKUPDEP_DSI1_C_IPU" width="1" begin="16" end="16" resetval="0x0" description="Wakeup dependency from DSI1_C module (SWakeup_DSI1_C signal) towards IPU + L3_MAIN2 domains 0x0: Dependency is disabled 0x1: Dependency is enabled" range="" rwaccess="RW"/>
    <bitfield id="WKUPDEP_DSI1_C_MPU" width="1" begin="15" end="15" resetval="0x0" description="Wakeup dependency from DSI1_C module (SWakeup_DSI1_C signal) towards MPU + L3_MAIN1 + L3_MAIN2 domains 0x0: Dependency is disabled 0x1: Dependency is enabled" range="" rwaccess="RW"/>
    <bitfield id="WKUPDEP_HDMIIRQ_DSP" width="1" begin="14" end="14" resetval="0" description="Wakeup dependency from HDMI module (SWakeup_HDMI_irq signal) towards DSP + L3_MAIN1 + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_HDMIIRQ_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_HDMIIRQ_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_HDMIIRQ_IPU" width="1" begin="13" end="13" resetval="0" description="Wakeup dependency from HDMI module (SWakeup_HDMI_irq signal) towards IPU + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_HDMIIRQ_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_HDMIIRQ_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_HDMIIRQ_MPU" width="1" begin="12" end="12" resetval="0" description="Wakeup dependency from HDMI module (SWakeup_HDMI_irq signal) towards MPU + L3_MAIN1 + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_HDMIIRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_HDMIIRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_DSI1_A_SDMA" width="1" begin="7" end="7" resetval="0" description="Wakeup dependency from DSI1_A module (SWakeup_DSI1_A signal) towards DMA_SYSTEM + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_DSI1_A_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_DSI1_A_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DSI1_A_DSP" width="1" begin="6" end="6" resetval="0" description="Wakeup dependency from DSI1_A module (SWakeup_DSI1_A signal) towards DSP + L3_MAIN1 + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_DSI1_A_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_DSI1_A_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DSI1_A_IPU" width="1" begin="5" end="5" resetval="0" description="Wakeup dependency from DSI1_A module (SWakeup_DSI1_A signal) towards IPU + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_DSI1_A_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_DSI1_A_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DSI1_A_MPU" width="1" begin="4" end="4" resetval="0" description="Wakeup dependency from DSI1_A module (SWakeup_DSI1_A signal) towards MPU + L3_MAIN1 + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_DSI1_A_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_DSI1_A_MPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DISPC_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from DISPC module (SWakeup_DISPC signal) towards DMA_SYSTEM + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_DISPC_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_DISPC_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DISPC_DSP" width="1" begin="2" end="2" resetval="0" description="Wakeup dependency from DISPC module (SWakeup_DISPC signal) towards DSP + L3_MAIN1 + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_DISPC_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_DISPC_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DISPC_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from DISPC module (SWakeup_DISPC signal) towards IPU + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_DISPC_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_DISPC_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DISPC_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from DISPC module (SWakeup_DISPC signal) towards MPU + L3_MAIN1 + L3_MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_DISPC_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_DISPC_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_DSS_DSS_CONTEXT" acronym="RM_DSS_DSS_CONTEXT" offset="0x24" width="32" description="This register contains dedicated DSS context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_DSS_MEM" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in DSS_MEM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_DSS_MEM_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_DSS_MEM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of DSS_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of DSS_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_DSS_BB2D_CONTEXT" acronym="RM_DSS_BB2D_CONTEXT" offset="0x34" width="32" description="This register contains dedicated BB2B context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_DSS_MEM" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in DSS_MEM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_DSS_MEM_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_DSS_MEM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of DSS_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
</module>
