<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tfgg484-2" LaunchTime="1534754302">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BITSTR-NKY" Name="colorLine.nky"/>
  <File Type="BG-BIT" Name="colorLine.bit"/>
  <File Type="ROUTE-TIMING-PB" Name="colorLine_timing_summary_routed.pb"/>
  <File Type="BG-DRC" Name="colorLine.drc"/>
  <File Type="BITSTR-RBT" Name="colorLine.rbt"/>
  <File Type="RDI-RDI" Name="colorLine.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="colorLine_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="colorLine_postroute_physopt.dcp"/>
  <File Type="BITSTR-SYSDEF" Name="colorLine.sysdef"/>
  <File Type="BITSTR-MMI" Name="colorLine.mmi"/>
  <File Type="BITSTR-LTX" Name="colorLine.ltx"/>
  <File Type="PWROPT-DCP" Name="colorLine_pwropt.dcp"/>
  <File Type="OPT-HWDEF" Name="colorLine.hwdef"/>
  <File Type="REPORTS-TCL" Name="colorLine_reports.tcl"/>
  <File Type="PLACE-DCP" Name="colorLine_placed.dcp"/>
  <File Type="BITSTR-BMM" Name="colorLine_bd.bmm"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="colorLine_incremental_reuse_pre_placed.rpt"/>
  <File Type="OPT-DCP" Name="colorLine_opt.dcp"/>
  <File Type="PA-TCL" Name="colorLine.tcl"/>
  <File Type="BITSTR-MSK" Name="colorLine.msk"/>
  <File Type="BG-BGN" Name="colorLine.bgn"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="colorLine_routed_bb.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="colorLine_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="colorLine.bin"/>
  <File Type="PHYSOPT-DCP" Name="colorLine_physopt.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="colorLine_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="colorLine_routed.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/hdmi.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/vga.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/colorLine.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/xy2addr.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="colorLine"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/pin.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/pin.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="tg" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design" PreStepTclHook="D:/fpga/usefulTCL/ImplementationStart.tcl" PostStepTclHook="D:/fpga/usefulTCL/ImplementationFinish.tcl"/>
    <Step Id="opt_design" PreStepTclHook="D:/fpga/usefulTCL/OptStart.tcl" PostStepTclHook="D:/fpga/usefulTCL/OptFinish.tcl"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design" PreStepTclHook="D:/fpga/usefulTCL/PlaceStart.tcl" PostStepTclHook="D:/fpga/usefulTCL/PlaceFinish.tcl"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design" PreStepTclHook="D:/fpga/usefulTCL/RouteStart.tcl" PostStepTclHook="D:/fpga/usefulTCL/RouteFinish.tcl"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream" PreStepTclHook="D:/fpga/usefulTCL/BitStreamStart.tcl" PostStepTclHook="D:/fpga/usefulTCL/BitStreamFinish.tcl"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="HDMI_FPGA_ML_A7_0"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
