

================================================================
== Vivado HLS Report for 'multibyteOg'
================================================================
* Date:           Sun Aug 19 17:47:18 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        multibyteOg
* Solution:       multibyteOg
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  1000042|  206000105|  1000042|  206000105|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |                     |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- memset_sensorData  |          2|          2|         1|          -|          -|          3|    no    |
        |- Loop 2             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 3             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 4             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 5             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 6             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 7             |  175000000|  175000000|         1|          -|          -|  175000000|    no    |
        |- Loop 8             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 9             |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 10            |         27|         27|         9|          -|          -|          3|    no    |
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    687|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     662|    875|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    689|
|Register         |        -|      -|     602|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    1264|   2251|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |multibyteOg_CTRL_m_axi_U  |multibyteOg_CTRL_m_axi  |        2|      0|  512|  580|
    |multibyteOg_CTRL_s_axi_U  |multibyteOg_CTRL_s_axi  |        0|      0|  150|  232|
    |multibyteOg_mux_4bkb_U1   |multibyteOg_mux_4bkb    |        0|      0|    0|   21|
    |multibyteOg_mux_4bkb_U2   |multibyteOg_mux_4bkb    |        0|      0|    0|   21|
    |multibyteOg_mux_4bkb_U3   |multibyteOg_mux_4bkb    |        0|      0|    0|   21|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |        2|      0|  662|  875|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |ctr_V_1_fu_1118_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_2_fu_1138_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_3_fu_1158_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_4_fu_1178_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_5_fu_1198_p2                   |     +    |      0|  0|  35|          28|           1|
    |ctr_V_6_fu_1218_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_7_fu_1244_p2                   |     +    |      0|  0|  27|          20|           1|
    |ctr_V_fu_1098_p2                     |     +    |      0|  0|  30|          23|           1|
    |index_1_fu_1264_p2                   |     +    |      0|  0|  10|           2|           1|
    |indvarinc_fu_1019_p2                 |     +    |      0|  0|  10|           2|           1|
    |ap_block_state14_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state23_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state32_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state41_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state51_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state66_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state77_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op127_writereq_state2   |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_1258_p2                  |   icmp   |      0|  0|   8|           2|           2|
    |sel_tmp2_fu_1283_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_fu_1270_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_1067_p2                     |   icmp   |      0|  0|   9|           2|           3|
    |tmp_2_fu_1192_p2                     |   icmp   |      0|  0|  18|          28|          28|
    |tmp_3_fu_1092_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_4_fu_1212_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_5_fu_1112_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_6_fu_1238_p2                     |   icmp   |      0|  0|  18|          20|          17|
    |tmp_7_fu_1132_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_9_fu_1152_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_s_fu_1172_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |ap_block_state15_io                  |    or    |      0|  0|   8|           1|           1|
    |ap_predicate_op413_writereq_state66  |    or    |      0|  0|   8|           1|           1|
    |sensorData_2_13_fu_1276_p3           |  select  |      0|  0|  32|           1|          32|
    |sensorData_2_1_14_fu_1289_p3         |  select  |      0|  0|  32|           1|          32|
    |sensorData_2_2_15_fu_1297_p3         |  select  |      0|  0|  32|           1|          32|
    |sensorData_2_3_fu_1304_p3            |  select  |      0|  0|  32|           1|          32|
    |sensorData_2_5_fu_1312_p3            |  select  |      0|  0|  32|           1|          32|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 687|         400|         371|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |CTRL_AWADDR                  |   38|          7|   32|        224|
    |CTRL_WDATA                   |   85|         17|   32|        544|
    |CTRL_blk_n_AR                |    9|          2|    1|          2|
    |CTRL_blk_n_AW                |    9|          2|    1|          2|
    |CTRL_blk_n_B                 |    9|          2|    1|          2|
    |CTRL_blk_n_R                 |    9|          2|    1|          2|
    |CTRL_blk_n_W                 |    9|          2|    1|          2|
    |ap_NS_fsm                    |  377|         86|    1|         86|
    |ap_sig_ioackin_CTRL_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_CTRL_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_CTRL_WREADY   |    9|          2|    1|          2|
    |index_reg_846                |    9|          2|    2|          4|
    |invdar_reg_714               |    9|          2|    2|          4|
    |p_014_0_i1_reg_725           |    9|          2|   23|         46|
    |p_014_0_i2_reg_736           |    9|          2|   23|         46|
    |p_014_0_i3_reg_747           |    9|          2|   23|         46|
    |p_014_0_i4_reg_769           |    9|          2|   23|         46|
    |p_014_0_i5_reg_780           |    9|          2|   28|         56|
    |p_014_0_i6_reg_802           |    9|          2|   20|         40|
    |p_014_0_i9_reg_758           |    9|          2|   23|         46|
    |p_014_0_i_reg_791            |    9|          2|   23|         46|
    |sensorData_1_2_reg_824       |    9|          2|   32|         64|
    |sensorData_2_2_reg_813       |    9|          2|   32|         64|
    |sensorData_2_4_reg_835       |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  689|        152|  359|       1442|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  85|   0|   85|          0|
    |ap_reg_ioackin_CTRL_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_CTRL_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_CTRL_WREADY   |   1|   0|    1|          0|
    |firstSample                  |   1|   0|    1|          0|
    |firstSample_load_reg_1408    |   1|   0|    1|          0|
    |index_1_reg_1499             |   2|   0|    2|          0|
    |index_reg_846                |   2|   0|    2|          0|
    |invdar_reg_714               |   2|   0|    2|          0|
    |p_014_0_i1_reg_725           |  23|   0|   23|          0|
    |p_014_0_i2_reg_736           |  23|   0|   23|          0|
    |p_014_0_i3_reg_747           |  23|   0|   23|          0|
    |p_014_0_i4_reg_769           |  23|   0|   23|          0|
    |p_014_0_i5_reg_780           |  28|   0|   28|          0|
    |p_014_0_i6_reg_802           |  20|   0|   20|          0|
    |p_014_0_i9_reg_758           |  23|   0|   23|          0|
    |p_014_0_i_reg_791            |  23|   0|   23|          0|
    |sensorData_0_1_reg_1390      |  32|   0|   32|          0|
    |sensorData_0_reg_1504        |  32|   0|   32|          0|
    |sensorData_1_1_reg_1395      |  32|   0|   32|          0|
    |sensorData_1_2_reg_824       |  32|   0|   32|          0|
    |sensorData_1_fu_146          |  32|   0|   32|          0|
    |sensorData_2_1_reg_1400      |  32|   0|   32|          0|
    |sensorData_2_2_reg_813       |  32|   0|   32|          0|
    |sensorData_2_4_reg_835       |  32|   0|   32|          0|
    |sensorData_2_fu_150          |  32|   0|   32|          0|
    |sensorData_fu_142            |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 602|   0|  602|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWADDR    |  in |    6|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WVALID    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WREADY    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WDATA     |  in |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WSTRB     |  in |    4|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARADDR    |  in |    6|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RVALID    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RREADY    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RDATA     | out |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RRESP     | out |    2|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BVALID    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BREADY    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BRESP     | out |    2|    s_axi   |     CTRL     |    pointer   |
|ap_clk               |  in |    1| ap_ctrl_hs |  multibyteOg | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |  multibyteOg | return value |
|interrupt            | out |    1| ap_ctrl_hs |  multibyteOg | return value |
|m_axi_CTRL_AWVALID   | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWREADY   |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWADDR    | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWID      | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWLEN     | out |    8|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWSIZE    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWBURST   | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWLOCK    | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWCACHE   | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWPROT    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWQOS     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWREGION  | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWUSER    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WVALID    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WREADY    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WDATA     | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WSTRB     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WLAST     | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WID       | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WUSER     | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARVALID   | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARREADY   |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARADDR    | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARID      | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARLEN     | out |    8|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARSIZE    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARBURST   | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARLOCK    | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARCACHE   | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARPROT    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARQOS     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARREGION  | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARUSER    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RVALID    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RREADY    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RDATA     |  in |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RLAST     |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RID       |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RUSER     |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RRESP     |  in |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BVALID    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BREADY    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BRESP     |  in |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BID       |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BUSER     |  in |    1|    m_axi   |     CTRL     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

