/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module fabric_accumulator(\$auto$rs_design_edit.cc:568:execute$696 , \$auto$rs_design_edit.cc:568:execute$695 , \$auto$rs_design_edit.cc:568:execute$694 , \$auto$rs_design_edit.cc:568:execute$697 , \$auto$clkbufmap.cc:298:execute$680 , \$auto$rs_design_edit.cc:568:execute$693 , \$iopadmap$A , \$iopadmap$subtract_i , \$iopadmap$reset , \$iopadmap$P );
  input \$auto$clkbufmap.cc:298:execute$680 ;
  input [1:0] \$iopadmap$A ;
  output [1:0] \$iopadmap$P ;
  output \$auto$rs_design_edit.cc:568:execute$697 ;
  input \$iopadmap$reset ;
  input \$iopadmap$subtract_i ;
  output \$auto$rs_design_edit.cc:568:execute$693 ;
  output \$auto$rs_design_edit.cc:568:execute$694 ;
  output \$auto$rs_design_edit.cc:568:execute$695 ;
  output \$auto$rs_design_edit.cc:568:execute$696 ;
  wire \$abc$306$li1_li1 ;
  wire \$abc$306$li2_li2 ;
  wire \$abc$306$li3_li3 ;
  wire \$auto$clkbufmap.cc:298:execute$680 ;
  wire [1:0] \$iopadmap$A ;
  wire [1:0] \$iopadmap$P ;
  wire \$auto$rs_design_edit.cc:568:execute$697 ;
  wire \$iopadmap$reset ;
  wire \$iopadmap$subtract_i ;
  wire \$auto$rs_design_edit.cc:568:execute$693 ;
  wire \$abc$306$li0_li0 ;
  wire \$auto$rs_design_edit.cc:568:execute$694 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:6.19-6.21" *)
  wire [1:0] i1;
  wire \$auto$rs_design_edit.cc:568:execute$695 ;
  wire \$auto$rs_design_edit.cc:568:execute$696 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$306$auto$blifparse.cc:362:parse_blif$307  (
    .C(\$auto$clkbufmap.cc:298:execute$680 ),
    .D(\$abc$306$li0_li0 ),
    .E(1'h1),
    .Q(\$iopadmap$P [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$306$auto$blifparse.cc:362:parse_blif$308  (
    .C(\$auto$clkbufmap.cc:298:execute$680 ),
    .D(\$abc$306$li1_li1 ),
    .E(1'h1),
    .Q(\$iopadmap$P [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$306$auto$blifparse.cc:362:parse_blif$309  (
    .C(\$auto$clkbufmap.cc:298:execute$680 ),
    .D(\$abc$306$li2_li2 ),
    .E(1'h1),
    .Q(i1[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$306$auto$blifparse.cc:362:parse_blif$310  (
    .C(\$auto$clkbufmap.cc:298:execute$680 ),
    .D(\$abc$306$li3_li3 ),
    .E(1'h1),
    .Q(i1[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h002800d700d70028)
  ) \$abc$673$auto$blifparse.cc:515:parse_blif$674  (
    .A({ \$iopadmap$P [1], i1[1], \$iopadmap$reset , \$iopadmap$subtract_i , \$iopadmap$P [0], i1[0] }),
    .Y(\$abc$306$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$673$auto$blifparse.cc:515:parse_blif$675  (
    .A({ \$iopadmap$P [0], i1[0], \$iopadmap$reset  }),
    .Y(\$abc$306$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$673$auto$blifparse.cc:515:parse_blif$676  (
    .A({ \$iopadmap$A [1], \$iopadmap$reset  }),
    .Y(\$abc$306$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$673$auto$blifparse.cc:515:parse_blif$677  (
    .A({ \$iopadmap$A [0], \$iopadmap$reset  }),
    .Y(\$abc$306$li2_li2 )
  );
  assign \$auto$rs_design_edit.cc:568:execute$693  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$694  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$695  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$696  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$697  = 1'h1;
endmodule
