
<html><head><title>Product and Licensing Information for Mixed-Signal Designs</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668833" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Product and Licensing Information for Mixed-Signal Designs" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Installation/Licensing,Installation/Licensing," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668833" />
<meta name="NextFile" content="Platform_Support.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="ams_dms_simugTOC.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Product and Licensing Information for Mixed-Signal Designs" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="ams_dms_simugTOC.html" title="TOC">TOC</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Platform_Support.html" title="Platform_Support">Platform_Support</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">1</div>
<h1 style="margin: 4px 0 4px;"><span>Product and Licensing Information for Mixed-Signal Designs</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span style=""><span class="inline-comment-marker" data-ref="bd1c11b8-8254-4a79-baa0-279a54c56428">Mixed-signal</span> licenses have been updated to support the new Xcelium Limited license in addition to the Xcelium Single Core or Xcelium Multi Core license for digital-centric mixed-signal features. Xcelium Limited&#160;includes basic digital features such as SystemVerilog Design and SystemVerilog Assertion support. For the list of&#160;features that you can avail using the Xcelium Limited license, see&#160;</span><a href="#ProductandLicensingInformationforMixedSignalDesigns-FeatureComparision">Table, Feature Comparison of Xcelium Limited and Xcelium Single Core/Multi Core Licenses</a>.</p>

<p><span class="confluence-anchor-link" id="ProductandLicensingInformationforMixedSignalDesigns-license_overview"></span><span style="">And, Spectre AMS Designer has been updated to include the combined features of spectre AMS Connector and Xcelium Limited.</span></p>

<p>Spectre AMS Designer and Spectre AMS Connector enables you to run AMS features in Xcelium. In addition, a MMSIM token, Spectre MMSIM token with AMS, 90005, is available that enables you to access Spectre AMS Connector and Spectre AMS Designer product licenses. Spectre AMS Connector works with Xcelium only and does not include any analog or digital simulation features. It enables mixed-signal simulation by connecting the Spectre and Xcelium simulators.</p>

<p>Spectre AMS Designer and the Spectre AMS Connector can be used to run mixed-signal simulation features, such as Verilog 1364, VHDL 1076, Verilog-AMS based modeling (including Verilog-AMS Wreal and Verilog like packed wire), and VHDL-AMS.</p>

<p>AMS features, such as Verilog-AMS/VHDL-AMS, can be run in Xcelium using the Spectre AMS Designer license (or 2 MMSIM tokens).</p>

<p>To access digital mixed-signal functionalities, such as SystemVerilog Real Number Modeling (SV-RNM) in Xcelium, you need an Xcelium Mixed-Signal App license in addition to the Spectre AMS Designer License (or 2 MMSIM tokens).</p>

<p>Any other digital-centric mixed-signal features, such as SystemVerilog and mixed-signal, low power and mixed-signal (LP+MS), and so on, require an Xcelium Single Core or Xcelium Multi Core license and an Xcelium Mixed-Signal App license.</p>

<p>Also, when SV-Real is used in covergroup (SV-Real + Coverage), it would require Xcelium Single Core or Xcelium Multi Core license and an Xcelium Mixed-Signal App license.</p>

<p>If an analog solver is also used, then, the Spectre AMS Connector license (or 1 MMSIM token) is also required.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Analog solvers require their own licenses.</p>
</div>
</div>
<span class="content-title" id="Table-1.1"><strong>Table 1.1:</strong> Feature Comparison of Xcelium Limited and Xcelium Single Core/Multi Core Licenses<span class="confluence-anchor-link" id="ProductandLicensingInformationforMixedSignalDesigns-FeatureComparision"></span></span><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Features</th><th class="confluenceTh">Xcelium Limited</th><th class="confluenceTh">Xcelium Single Core/Multi Core</th></tr>
<tr><td class="confluenceTd">Verilog Simulation</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">VHDL Simulation</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">Code Coverage</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">HAL</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">PSL/IAL</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">SimVision</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">Integrated Metric Center</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">Works with DMS, AMS</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">Multi-core Code Generation</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">SVA, SystemVerilog for Design</td>
<td class="confluenceTd">✓</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">SystemVerilog Testbench</td>
<td class="confluenceTd">&#160;
<p>✗</p>
</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">e/Specman Testbench</td>
<td class="confluenceTd">
<p>✗</p>
</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">SystemC</td>
<td class="confluenceTd">
<p>✗</p>
</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">Low Power Verification</td>
<td class="confluenceTd">
<p>✗</p>
</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">UVM including ML and Accel</td>
<td class="confluenceTd">
<p>✗</p>
</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">Multi-core Waveform Dump</td>
<td class="confluenceTd">
<p>✗</p>
</td>
<td class="confluenceTd">✓</td>
</tr>
<tr><td class="confluenceTd">Incremental Elaboration</td>
<td class="confluenceTd">
<p>✗</p>
</td>
<td class="confluenceTd">✓</td>
</tr>
</tbody></table></div>
<h5 id="ProductandLicensingInformationforMixedSignalDesigns-RelatedTopics">Related Topics</h5><ul><li><a href="License_Checkout_Order_for_Mixed-Signal_Designs.html">License Checkout Order for Mixed-Signal Designs</a></li><li><a href="License_Requirement_Report.html">License Requirement Report</a></li><li><a href="Feature-Specific_License_Checkout_Order.html">Feature-Specific License Checkout Order</a></li><li><a href="Platform_Support.html">Platform Support</a></li></ul>
<p><br /></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="ams_dms_simugTOC.html" id="prev" title="TOC">TOC</a></em></b><b><em><a href="Platform_Support.html" id="nex" title="Platform_Support">Platform_Support</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>