// Seed: 987061905
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    input  uwire id_5,
    input  tri0  id_6
);
  supply1 id_8;
  assign id_8 = id_3;
  initial if (1'b0 == id_3) id_1 = 1'b0;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    output wor  id_2,
    input  tri1 id_3,
    input  tri1 id_4,
    output wire id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_4, id_0, id_3, id_0, id_4
  );
endmodule
