INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/CS202_Project/CS202-Project/CS202-project.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/CS202_Project/CS202-Project/CS202-project.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/CS202_Project/CS202-Project/CS202-Project.sim/ifetc32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetc32_tb
