Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 936b1373480f47d384d8a1d2709cebbe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_behav xil_defaultlib.TB_sc_computer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer
Compiling module xil_defaultlib.TB_sc_computer
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_behav
