$date
	Sat Oct 22 23:15:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#424876
b10111 !
1"
#424878
b10111 &
b10111 %
1$
#424879
0"
#424882
b1000110 &
b1000110 %
#424886
b100011 &
b100011 %
#424890
b1101010 &
b1101010 %
#424894
b110101 &
b110101 %
#424898
b10100000 &
b10100000 %
#424902
b1010000 &
b1010000 %
#424906
b101000 &
b101000 %
#424910
b10100 &
b10100 %
#424914
b1010 &
b1010 %
#424918
b101 &
b101 %
#424922
b10000 &
b10000 %
#424926
b1000 &
b1000 %
#424930
b100 &
b100 %
#424934
b10 &
b10 %
#424938
b1 &
b1 %
1#
#424942
b0 &
0#
b0 %
0$
#1400190
b10000 &
b10000 %
1$
b10000 !
1"
#1400191
0"
#1400194
b1000 &
b1000 %
#1400198
b100 &
b100 %
#1400202
b10 &
b10 %
#1400206
b1 &
1#
b1 %
#1400210
b0 &
b0 %
0#
0$
#2384427
b1101 !
1"
#2384430
b1101 &
b1101 %
1$
#2384431
0"
#2384434
b101000 &
b101000 %
#2384438
b10100 &
b10100 %
#2384442
b1010 &
b1010 %
#2384446
b101 &
b101 %
#2384450
b10000 &
b10000 %
#2384454
b1000 &
b1000 %
#2384458
b100 &
b100 %
#2384462
b10 &
b10 %
#2384466
b1 &
b1 %
1#
#2384470
b0 &
0#
b0 %
0$
#4500012
