--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 433407 paths analyzed, 38297 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.907ns.
--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk00000475 (SLICE_X78Y32.SR), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1 (FF)
  Destination:          inst_mulfp/blk00000475 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1 to inst_mulfp/blk00000475
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y133.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1
                                                       tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1
    SLICE_X45Y111.G3     net (fanout=1)        1.228   tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1
    SLICE_X45Y111.Y      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond13_SW1
    SLICE_X45Y111.F2     net (fanout=1)        0.505   tfm_inst/mulfpond13_SW1/O
    SLICE_X45Y111.X      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond34_SW0_SW0
    SLICE_X50Y110.G4     net (fanout=1)        0.578   N4570
    SLICE_X50Y110.Y      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34_SW0
    SLICE_X50Y110.F1     net (fanout=1)        0.766   tfm_inst/mulfpond34_SW0/O
    SLICE_X50Y110.X      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34
    SLICE_X62Y59.F4      net (fanout=2)        1.443   tfm_inst/mulfpce34
    SLICE_X62Y59.X       Tilo                  0.195   mulfpce
                                                       tfm_inst/mulfpce107
    SLICE_X69Y47.G3      net (fanout=481)      1.208   mulfpce
    SLICE_X69Y47.Y       Tilo                  0.194   inst_mulfp/sig000006b8
                                                       inst_mulfp/blk000009d3
    SLICE_X78Y32.SR      net (fanout=14)       1.495   inst_mulfp/sig000006b8
    SLICE_X78Y32.CLK     Tsrck                 1.157   inst_mulfp/sig000007ce
                                                       inst_mulfp/blk00000475
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (2.684ns logic, 7.223ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal (FF)
  Destination:          inst_mulfp/blk00000475 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.837ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal to inst_mulfp/blk00000475
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y124.YQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal
    SLICE_X45Y111.G1     net (fanout=2)        1.178   tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal
    SLICE_X45Y111.Y      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond13_SW1
    SLICE_X45Y111.F2     net (fanout=1)        0.505   tfm_inst/mulfpond13_SW1/O
    SLICE_X45Y111.X      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond34_SW0_SW0
    SLICE_X50Y110.G4     net (fanout=1)        0.578   N4570
    SLICE_X50Y110.Y      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34_SW0
    SLICE_X50Y110.F1     net (fanout=1)        0.766   tfm_inst/mulfpond34_SW0/O
    SLICE_X50Y110.X      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34
    SLICE_X62Y59.F4      net (fanout=2)        1.443   tfm_inst/mulfpce34
    SLICE_X62Y59.X       Tilo                  0.195   mulfpce
                                                       tfm_inst/mulfpce107
    SLICE_X69Y47.G3      net (fanout=481)      1.208   mulfpce
    SLICE_X69Y47.Y       Tilo                  0.194   inst_mulfp/sig000006b8
                                                       inst_mulfp/blk000009d3
    SLICE_X78Y32.SR      net (fanout=14)       1.495   inst_mulfp/sig000006b8
    SLICE_X78Y32.CLK     Tsrck                 1.157   inst_mulfp/sig000007ce
                                                       inst_mulfp/blk00000475
    -------------------------------------------------  ---------------------------
    Total                                      9.837ns (2.664ns logic, 7.173ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1 (FF)
  Destination:          inst_mulfp/blk00000475 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.814ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1 to inst_mulfp/blk00000475
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
                                                       tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
    SLICE_X45Y111.G4     net (fanout=1)        1.155   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
    SLICE_X45Y111.Y      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond13_SW1
    SLICE_X45Y111.F2     net (fanout=1)        0.505   tfm_inst/mulfpond13_SW1/O
    SLICE_X45Y111.X      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond34_SW0_SW0
    SLICE_X50Y110.G4     net (fanout=1)        0.578   N4570
    SLICE_X50Y110.Y      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34_SW0
    SLICE_X50Y110.F1     net (fanout=1)        0.766   tfm_inst/mulfpond34_SW0/O
    SLICE_X50Y110.X      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34
    SLICE_X62Y59.F4      net (fanout=2)        1.443   tfm_inst/mulfpce34
    SLICE_X62Y59.X       Tilo                  0.195   mulfpce
                                                       tfm_inst/mulfpce107
    SLICE_X69Y47.G3      net (fanout=481)      1.208   mulfpce
    SLICE_X69Y47.Y       Tilo                  0.194   inst_mulfp/sig000006b8
                                                       inst_mulfp/blk000009d3
    SLICE_X78Y32.SR      net (fanout=14)       1.495   inst_mulfp/sig000006b8
    SLICE_X78Y32.CLK     Tsrck                 1.157   inst_mulfp/sig000007ce
                                                       inst_mulfp/blk00000475
    -------------------------------------------------  ---------------------------
    Total                                      9.814ns (2.664ns logic, 7.150ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk00000476 (SLICE_X78Y32.SR), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1 (FF)
  Destination:          inst_mulfp/blk00000476 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1 to inst_mulfp/blk00000476
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y133.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1
                                                       tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1
    SLICE_X45Y111.G3     net (fanout=1)        1.228   tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1
    SLICE_X45Y111.Y      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond13_SW1
    SLICE_X45Y111.F2     net (fanout=1)        0.505   tfm_inst/mulfpond13_SW1/O
    SLICE_X45Y111.X      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond34_SW0_SW0
    SLICE_X50Y110.G4     net (fanout=1)        0.578   N4570
    SLICE_X50Y110.Y      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34_SW0
    SLICE_X50Y110.F1     net (fanout=1)        0.766   tfm_inst/mulfpond34_SW0/O
    SLICE_X50Y110.X      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34
    SLICE_X62Y59.F4      net (fanout=2)        1.443   tfm_inst/mulfpce34
    SLICE_X62Y59.X       Tilo                  0.195   mulfpce
                                                       tfm_inst/mulfpce107
    SLICE_X69Y47.G3      net (fanout=481)      1.208   mulfpce
    SLICE_X69Y47.Y       Tilo                  0.194   inst_mulfp/sig000006b8
                                                       inst_mulfp/blk000009d3
    SLICE_X78Y32.SR      net (fanout=14)       1.495   inst_mulfp/sig000006b8
    SLICE_X78Y32.CLK     Tsrck                 1.157   inst_mulfp/sig000007ce
                                                       inst_mulfp/blk00000476
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (2.684ns logic, 7.223ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal (FF)
  Destination:          inst_mulfp/blk00000476 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.837ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal to inst_mulfp/blk00000476
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y124.YQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal
    SLICE_X45Y111.G1     net (fanout=2)        1.178   tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal
    SLICE_X45Y111.Y      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond13_SW1
    SLICE_X45Y111.F2     net (fanout=1)        0.505   tfm_inst/mulfpond13_SW1/O
    SLICE_X45Y111.X      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond34_SW0_SW0
    SLICE_X50Y110.G4     net (fanout=1)        0.578   N4570
    SLICE_X50Y110.Y      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34_SW0
    SLICE_X50Y110.F1     net (fanout=1)        0.766   tfm_inst/mulfpond34_SW0/O
    SLICE_X50Y110.X      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34
    SLICE_X62Y59.F4      net (fanout=2)        1.443   tfm_inst/mulfpce34
    SLICE_X62Y59.X       Tilo                  0.195   mulfpce
                                                       tfm_inst/mulfpce107
    SLICE_X69Y47.G3      net (fanout=481)      1.208   mulfpce
    SLICE_X69Y47.Y       Tilo                  0.194   inst_mulfp/sig000006b8
                                                       inst_mulfp/blk000009d3
    SLICE_X78Y32.SR      net (fanout=14)       1.495   inst_mulfp/sig000006b8
    SLICE_X78Y32.CLK     Tsrck                 1.157   inst_mulfp/sig000007ce
                                                       inst_mulfp/blk00000476
    -------------------------------------------------  ---------------------------
    Total                                      9.837ns (2.664ns logic, 7.173ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1 (FF)
  Destination:          inst_mulfp/blk00000476 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.814ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1 to inst_mulfp/blk00000476
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
                                                       tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
    SLICE_X45Y111.G4     net (fanout=1)        1.155   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
    SLICE_X45Y111.Y      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond13_SW1
    SLICE_X45Y111.F2     net (fanout=1)        0.505   tfm_inst/mulfpond13_SW1/O
    SLICE_X45Y111.X      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond34_SW0_SW0
    SLICE_X50Y110.G4     net (fanout=1)        0.578   N4570
    SLICE_X50Y110.Y      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34_SW0
    SLICE_X50Y110.F1     net (fanout=1)        0.766   tfm_inst/mulfpond34_SW0/O
    SLICE_X50Y110.X      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34
    SLICE_X62Y59.F4      net (fanout=2)        1.443   tfm_inst/mulfpce34
    SLICE_X62Y59.X       Tilo                  0.195   mulfpce
                                                       tfm_inst/mulfpce107
    SLICE_X69Y47.G3      net (fanout=481)      1.208   mulfpce
    SLICE_X69Y47.Y       Tilo                  0.194   inst_mulfp/sig000006b8
                                                       inst_mulfp/blk000009d3
    SLICE_X78Y32.SR      net (fanout=14)       1.495   inst_mulfp/sig000006b8
    SLICE_X78Y32.CLK     Tsrck                 1.157   inst_mulfp/sig000007ce
                                                       inst_mulfp/blk00000476
    -------------------------------------------------  ---------------------------
    Total                                      9.814ns (2.664ns logic, 7.150ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk00000477 (SLICE_X78Y33.SR), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1 (FF)
  Destination:          inst_mulfp/blk00000477 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1 to inst_mulfp/blk00000477
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y133.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1
                                                       tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1
    SLICE_X45Y111.G3     net (fanout=1)        1.228   tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux_1
    SLICE_X45Y111.Y      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond13_SW1
    SLICE_X45Y111.F2     net (fanout=1)        0.505   tfm_inst/mulfpond13_SW1/O
    SLICE_X45Y111.X      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond34_SW0_SW0
    SLICE_X50Y110.G4     net (fanout=1)        0.578   N4570
    SLICE_X50Y110.Y      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34_SW0
    SLICE_X50Y110.F1     net (fanout=1)        0.766   tfm_inst/mulfpond34_SW0/O
    SLICE_X50Y110.X      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34
    SLICE_X62Y59.F4      net (fanout=2)        1.443   tfm_inst/mulfpce34
    SLICE_X62Y59.X       Tilo                  0.195   mulfpce
                                                       tfm_inst/mulfpce107
    SLICE_X69Y47.G3      net (fanout=481)      1.208   mulfpce
    SLICE_X69Y47.Y       Tilo                  0.194   inst_mulfp/sig000006b8
                                                       inst_mulfp/blk000009d3
    SLICE_X78Y33.SR      net (fanout=14)       1.495   inst_mulfp/sig000006b8
    SLICE_X78Y33.CLK     Tsrck                 1.157   inst_mulfp/sig000007d2
                                                       inst_mulfp/blk00000477
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (2.684ns logic, 7.223ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal (FF)
  Destination:          inst_mulfp/blk00000477 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.837ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal to inst_mulfp/blk00000477
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y124.YQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal
    SLICE_X45Y111.G1     net (fanout=2)        1.178   tfm_inst/inst_CalculatePixOS/inst_ExtractOffsetParameters/mulfpce_internal
    SLICE_X45Y111.Y      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond13_SW1
    SLICE_X45Y111.F2     net (fanout=1)        0.505   tfm_inst/mulfpond13_SW1/O
    SLICE_X45Y111.X      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond34_SW0_SW0
    SLICE_X50Y110.G4     net (fanout=1)        0.578   N4570
    SLICE_X50Y110.Y      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34_SW0
    SLICE_X50Y110.F1     net (fanout=1)        0.766   tfm_inst/mulfpond34_SW0/O
    SLICE_X50Y110.X      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34
    SLICE_X62Y59.F4      net (fanout=2)        1.443   tfm_inst/mulfpce34
    SLICE_X62Y59.X       Tilo                  0.195   mulfpce
                                                       tfm_inst/mulfpce107
    SLICE_X69Y47.G3      net (fanout=481)      1.208   mulfpce
    SLICE_X69Y47.Y       Tilo                  0.194   inst_mulfp/sig000006b8
                                                       inst_mulfp/blk000009d3
    SLICE_X78Y33.SR      net (fanout=14)       1.495   inst_mulfp/sig000006b8
    SLICE_X78Y33.CLK     Tsrck                 1.157   inst_mulfp/sig000007d2
                                                       inst_mulfp/blk00000477
    -------------------------------------------------  ---------------------------
    Total                                      9.837ns (2.664ns logic, 7.173ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1 (FF)
  Destination:          inst_mulfp/blk00000477 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.814ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1 to inst_mulfp/blk00000477
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
                                                       tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
    SLICE_X45Y111.G4     net (fanout=1)        1.155   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
    SLICE_X45Y111.Y      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond13_SW1
    SLICE_X45Y111.F2     net (fanout=1)        0.505   tfm_inst/mulfpond13_SW1/O
    SLICE_X45Y111.X      Tilo                  0.194   N4570
                                                       tfm_inst/mulfpond34_SW0_SW0
    SLICE_X50Y110.G4     net (fanout=1)        0.578   N4570
    SLICE_X50Y110.Y      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34_SW0
    SLICE_X50Y110.F1     net (fanout=1)        0.766   tfm_inst/mulfpond34_SW0/O
    SLICE_X50Y110.X      Tilo                  0.195   tfm_inst/mulfpce34
                                                       tfm_inst/mulfpond34
    SLICE_X62Y59.F4      net (fanout=2)        1.443   tfm_inst/mulfpce34
    SLICE_X62Y59.X       Tilo                  0.195   mulfpce
                                                       tfm_inst/mulfpce107
    SLICE_X69Y47.G3      net (fanout=481)      1.208   mulfpce
    SLICE_X69Y47.Y       Tilo                  0.194   inst_mulfp/sig000006b8
                                                       inst_mulfp/blk000009d3
    SLICE_X78Y33.SR      net (fanout=14)       1.495   inst_mulfp/sig000006b8
    SLICE_X78Y33.CLK     Tsrck                 1.157   inst_mulfp/sig000007d2
                                                       inst_mulfp/blk00000477
    -------------------------------------------------  ---------------------------
    Total                                      9.814ns (2.664ns logic, 7.150ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y18.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_6 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (0.924 - 0.968)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_6 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y149.YQ     Tcko                  0.313   dualmem_addra<4>
                                                       dualmem_addra_6
    RAMB16_X7Y18.ADDRA10 net (fanout=2)        0.346   dualmem_addra<6>
    RAMB16_X7Y18.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y18.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_2 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.924 - 0.972)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_2 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y147.YQ     Tcko                  0.313   dualmem_addra<2>
                                                       dualmem_addra_2
    RAMB16_X7Y18.ADDRA6  net (fanout=2)        0.346   dualmem_addra<2>
    RAMB16_X7Y18.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc (RAMB16_X5Y9.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_ExtractTGCParameters/address_N_6 (FF)
  Destination:          tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns (0.800 - 0.868)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_ExtractTGCParameters/address_N_6 to tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.YQ      Tcko                  0.331   tfm_inst/inst_ExtractTGCParameters/address_N<4>
                                                       tfm_inst/inst_ExtractTGCParameters/address_N_6
    RAMB16_X5Y9.ADDRA11  net (fanout=1)        0.308   tfm_inst/inst_ExtractTGCParameters/address_N<6>
    RAMB16_X5Y9.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
                                                       tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.009ns logic, 0.308ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y18.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X5Y5.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.907|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 433407 paths, 0 nets, and 65495 connections

Design statistics:
   Minimum period:   9.907ns{1}   (Maximum frequency: 100.939MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct  7 16:57:31 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 720 MB



