INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Improperly formatted COE file C:\Users\Student\Desktop\LAB
ERROR:sim -    13\Flash\tennis.coe. Parameter assignments should be separated by
   a ";"
ERROR:sim -    character.
ERROR:sim -     Found an illegal assignment on line 1027.
ERROR:sim - Improperly formatted COE file C:\Users\Student\Desktop\LAB
ERROR:sim -    13\Flash\tennis.coe. Parameter assignments should be separated by
   a ";"
ERROR:sim -    character.
ERROR:sim -     Found an illegal assignment on line 221.
ERROR:sim - Improperly formatted COE file C:\Users\Student\Desktop\LAB
ERROR:sim -    13\Flash\tennis.coe. Parameter assignments should be separated by
   a ";"
ERROR:sim -    character.
ERROR:sim -     Found an illegal assignment on line 221.
WARNING:sim - A core named 'memory' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'memory'...
WARNING:sim - A core named 'memory' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'memory'...
Delivering associated files for 'memory'...
Delivering EJava files for 'memory'...
Generating implementation netlist for 'memory'...
INFO:sim - Pre-processing HDL files for 'memory'...
Running synthesis for 'memory'
Running ngcbuild...
Writing VHO instantiation template for 'memory'...
Writing VHDL behavioral simulation model for 'memory'...
WARNING:sim - Overwriting existing file C:/Users/Student/Desktop/LAB
   13/Flash/ipcore_dir/tmp/_cg/memory/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory C:/Users/Student/Desktop/LAB
13/Flash/ipcore_dir/tmp/_cg/memory
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'memory'...
Generating metadata file...
Regenerating ISE project file for 'memory'...
Generating ISE project...
XCO file found: memory.xco
XMDF file found: memory_xmdf.tcl
Adding C:/Users/Student/Desktop/LAB 13/Flash/ipcore_dir/tmp/_cg/memory.asy -view
all -origin_type imported
Adding C:/Users/Student/Desktop/LAB 13/Flash/ipcore_dir/tmp/_cg/memory.ngc -view
all -origin_type created
Checking file "C:/Users/Student/Desktop/LAB
13/Flash/ipcore_dir/tmp/_cg/memory.ngc" for project device match ...
File "C:/Users/Student/Desktop/LAB 13/Flash/ipcore_dir/tmp/_cg/memory.ngc"
device information matches project device.
Adding C:/Users/Student/Desktop/LAB 13/Flash/ipcore_dir/tmp/_cg/memory.sym -view
all -origin_type imported
Adding C:/Users/Student/Desktop/LAB 13/Flash/ipcore_dir/tmp/_cg/memory.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Users/Student/Desktop/LAB
   13/Flash/ipcore_dir/tmp/_cg/memory.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Student/Desktop/LAB 13/Flash/ipcore_dir/tmp/_cg/memory.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/memory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'memory'.
