{
  "instance_name": "ChipTop",
  "module_name": "ChipTop",
  "instances": [
    {
      "instance_name": "system",
      "module_name": "DigitalTop",
      "instances": [
        {
          "instance_name": "subsystem_sbus",
          "module_name": "SystemBus",
          "instances": [
            {
              "instance_name": "fixedClockNode",
              "module_name": "FixedClockBroadcast",
              "instances": []
            },
            {
              "instance_name": "system_bus_xbar",
              "module_name": "TLXbar",
              "instances": []
            },
            {
              "instance_name": "fixer",
              "module_name": "TLFIFOFixer",
              "instances": []
            }
          ]
        },
        {
          "instance_name": "subsystem_fbus",
          "module_name": "FrontBus",
          "instances": [
            {
              "instance_name": "subsystem_fbus_xbar",
              "module_name": "TLXbar_3",
              "instances": []
            },
            {
              "instance_name": "buffer",
              "module_name": "TLBuffer_3",
              "instances": [
                {
                  "instance_name": "nodeOut_a_q",
                  "module_name": "Queue_52",
                  "instances": [
                    {
                      "instance_name": "ram_ext",
                      "module_name": "ram_2x119",
                      "instances": []
                    }
                  ]
                },
                {
                  "instance_name": "nodeIn_d_q",
                  "module_name": "Queue_53",
                  "instances": [
                    {
                      "instance_name": "ram_ext",
                      "module_name": "ram_2x81",
                      "instances": []
                    }
                  ]
                }
              ]
            },
            {
              "instance_name": "tsi2tl",
              "module_name": "TSIToTileLink",
              "instances": []
            },
            {
              "instance_name": "serdesser",
              "module_name": "TLSerdesser",
              "instances": [
                {
                  "instance_name": "outArb",
                  "module_name": "HellaPeekingArbiter",
                  "instances": []
                },
                {
                  "instance_name": "outSer",
                  "module_name": "GenericSerializer",
                  "instances": []
                },
                {
                  "instance_name": "inDes",
                  "module_name": "GenericDeserializer",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "buffer_1",
              "module_name": "TLBuffer_4",
              "instances": [
                {
                  "instance_name": "nodeOut_a_q",
                  "module_name": "Queue_54",
                  "instances": [
                    {
                      "instance_name": "ram_ext",
                      "module_name": "ram_2x117",
                      "instances": []
                    }
                  ]
                },
                {
                  "instance_name": "nodeIn_d_q",
                  "module_name": "Queue_1",
                  "instances": [
                    {
                      "instance_name": "ram_ext",
                      "module_name": "ram_2x79",
                      "instances": []
                    }
                  ]
                }
              ]
            },
            {
              "instance_name": "coupler_from_port_named_serial_tl_ctrl",
              "module_name": "TLInterconnectCoupler_5",
              "instances": [
                {
                  "instance_name": "buffer",
                  "module_name": "TLBuffer_5",
                  "instances": [
                    {
                      "instance_name": "nodeOut_a_q",
                      "module_name": "Queue",
                      "instances": [
                        {
                          "instance_name": "ram_ext",
                          "module_name": "ram_2x118",
                          "instances": []
                        }
                      ]
                    },
                    {
                      "instance_name": "nodeIn_d_q",
                      "module_name": "Queue_57",
                      "instances": [
                        {
                          "instance_name": "ram_ext",
                          "module_name": "ram_2x80",
                          "instances": []
                        }
                      ]
                    }
                  ]
                }
              ]
            },
            {
              "instance_name": "uart_to_serial",
              "module_name": "UARTToSerial",
              "instances": [
                {
                  "instance_name": "rxm",
                  "module_name": "UARTRx",
                  "instances": []
                },
                {
                  "instance_name": "rxq",
                  "module_name": "Queue_58",
                  "instances": [
                    {
                      "instance_name": "ram_ext",
                      "module_name": "ram_8x8",
                      "instances": []
                    }
                  ]
                },
                {
                  "instance_name": "txm",
                  "module_name": "UARTTx",
                  "instances": [
                    {
                      "instance_name": "plusarg_reader",
                      "module_name": "plusarg_reader",
                      "instances": []
                    },
                    {
                      "instance_name": "plusarg_reader_1",
                      "module_name": "plusarg_reader",
                      "instances": []
                    }
                  ]
                },
                {
                  "instance_name": "txq",
                  "module_name": "Queue_58",
                  "instances": [
                    {
                      "instance_name": "ram_ext",
                      "module_name": "ram_8x8",
                      "instances": []
                    }
                  ]
                }
              ]
            },
            {
              "instance_name": "width_adapter",
              "module_name": "SerialWidthAdapter",
              "instances": [
                {
                  "instance_name": "aggregator",
                  "module_name": "SerialWidthAggregator",
                  "instances": []
                },
                {
                  "instance_name": "slicer",
                  "module_name": "SerialWidthSlicer",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "outer_reset_catcher",
              "module_name": "ResetCatchAndSync_d3",
              "instances": [
                {
                  "instance_name": "io_sync_reset_chain",
                  "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0",
                  "instances": [
                    {
                      "instance_name": "output_chain",
                      "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                      "instances": []
                    }
                  ]
                }
              ]
            },
            {
              "instance_name": "out_async",
              "module_name": "AsyncQueue",
              "instances": [
                {
                  "instance_name": "source",
                  "module_name": "AsyncQueueSource_5",
                  "instances": [
                    {
                      "instance_name": "ridx_ridx_gray",
                      "module_name": "AsyncResetSynchronizerShiftReg_w4_d3_i0",
                      "instances": [
                        {
                          "instance_name": "output_chain",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_1",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_2",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_3",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        }
                      ]
                    },
                    {
                      "instance_name": "source_valid_0",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "source_valid_1",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "sink_extend",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "sink_valid",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    }
                  ]
                },
                {
                  "instance_name": "sink",
                  "module_name": "AsyncQueueSink_5",
                  "instances": [
                    {
                      "instance_name": "widx_widx_gray",
                      "module_name": "AsyncResetSynchronizerShiftReg_w4_d3_i0",
                      "instances": [
                        {
                          "instance_name": "output_chain",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_1",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_2",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_3",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        }
                      ]
                    },
                    {
                      "instance_name": "io_deq_bits_deq_bits_reg",
                      "module_name": "ClockCrossingReg_w4",
                      "instances": []
                    },
                    {
                      "instance_name": "sink_valid_0",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "sink_valid_1",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "source_extend",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "source_valid",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            },
            {
              "instance_name": "in_async",
              "module_name": "AsyncQueue",
              "instances": [
                {
                  "instance_name": "source",
                  "module_name": "AsyncQueueSource_5",
                  "instances": [
                    {
                      "instance_name": "ridx_ridx_gray",
                      "module_name": "AsyncResetSynchronizerShiftReg_w4_d3_i0",
                      "instances": [
                        {
                          "instance_name": "output_chain",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_1",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_2",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_3",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        }
                      ]
                    },
                    {
                      "instance_name": "source_valid_0",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "source_valid_1",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "sink_extend",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "sink_valid",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    }
                  ]
                },
                {
                  "instance_name": "sink",
                  "module_name": "AsyncQueueSink_5",
                  "instances": [
                    {
                      "instance_name": "widx_widx_gray",
                      "module_name": "AsyncResetSynchronizerShiftReg_w4_d3_i0",
                      "instances": [
                        {
                          "instance_name": "output_chain",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_1",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_2",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        },
                        {
                          "instance_name": "output_chain_3",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        }
                      ]
                    },
                    {
                      "instance_name": "io_deq_bits_deq_bits_reg",
                      "module_name": "ClockCrossingReg_w4",
                      "instances": []
                    },
                    {
                      "instance_name": "sink_valid_0",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "sink_valid_1",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "source_extend",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    },
                    {
                      "instance_name": "source_valid",
                      "module_name": "AsyncValidSync",
                      "instances": [
                        {
                          "instance_name": "io_out_sink_valid_0",
                          "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
                          "instances": [
                            {
                              "instance_name": "output_chain",
                              "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                              "instances": []
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        },
        {
          "instance_name": "subsystem_mbus",
          "module_name": "MemoryBus",
          "instances": [
            {
              "instance_name": "fixer",
              "module_name": "TLFIFOFixer_3",
              "instances": []
            },
            {
              "instance_name": "picker",
              "module_name": "ProbePicker",
              "instances": []
            },
            {
              "instance_name": "coupler_to_memory_controller_port_named_tl_mem",
              "module_name": "TLInterconnectCoupler_7",
              "instances": [
                {
                  "instance_name": "buffer",
                  "module_name": "TLBuffer",
                  "instances": [
                    {
                      "instance_name": "nodeOut_a_q",
                      "module_name": "Queue",
                      "instances": [
                        {
                          "instance_name": "ram_ext",
                          "module_name": "ram_2x118",
                          "instances": []
                        }
                      ]
                    },
                    {
                      "instance_name": "nodeIn_d_q",
                      "module_name": "Queue_1",
                      "instances": [
                        {
                          "instance_name": "ram_ext",
                          "module_name": "ram_2x79",
                          "instances": []
                        }
                      ]
                    }
                  ]
                },
                {
                  "instance_name": "shrinker",
                  "module_name": "TLSourceShrinker",
                  "instances": [
                    {
                      "instance_name": "sourceIdMap_ext",
                      "module_name": "sourceIdMap_16x7",
                      "instances": []
                    }
                  ]
                }
              ]
            }
          ]
        },
        {
          "instance_name": "subsystem_l2_wrapper",
          "module_name": "CoherenceManagerWrapper",
          "instances": [
            {
              "instance_name": "broadcast_1",
              "module_name": "TLBroadcast",
              "instances": [
                {
                  "instance_name": "TLBroadcastTracker",
                  "module_name": "TLBroadcastTracker",
                  "instances": [
                    {
                      "instance_name": "o_data_q",
                      "module_name": "Queue_62",
                      "instances": [
                        {
                          "instance_name": "ram_ext",
                          "module_name": "ram_8x72",
                          "instances": []
                        }
                      ]
                    }
                  ]
                },
                {
                  "instance_name": "TLBroadcastTracker_1",
                  "module_name": "TLBroadcastTracker_1",
                  "instances": [
                    {
                      "instance_name": "o_data_q",
                      "module_name": "Queue_62",
                      "instances": [
                        {
                          "instance_name": "ram_ext",
                          "module_name": "ram_8x72",
                          "instances": []
                        }
                      ]
                    }
                  ]
                },
                {
                  "instance_name": "TLBroadcastTracker_2",
                  "module_name": "TLBroadcastTracker_2",
                  "instances": [
                    {
                      "instance_name": "o_data_q",
                      "module_name": "Queue_62",
                      "instances": [
                        {
                          "instance_name": "ram_ext",
                          "module_name": "ram_8x72",
                          "instances": []
                        }
                      ]
                    }
                  ]
                },
                {
                  "instance_name": "TLBroadcastTracker_3",
                  "module_name": "TLBroadcastTracker_3",
                  "instances": [
                    {
                      "instance_name": "o_data_q",
                      "module_name": "Queue_62",
                      "instances": [
                        {
                          "instance_name": "ram_ext",
                          "module_name": "ram_8x72",
                          "instances": []
                        }
                      ]
                    }
                  ]
                }
              ]
            },
            {
              "instance_name": "binder",
              "module_name": "ProbePicker",
              "instances": []
            }
          ]
        },
        {
          "instance_name": "subsystem_obus",
          "module_name": "SystemBus_1",
          "instances": [
            {
              "instance_name": "fixer",
              "module_name": "TLFIFOFixer_4",
              "instances": []
            },
            {
              "instance_name": "coupler_to_port_named_serial_tl_mem",
              "module_name": "TLInterconnectCoupler_9",
              "instances": [
                {
                  "instance_name": "shrinker",
                  "module_name": "TLSourceShrinker_1",
                  "instances": [
                    {
                      "instance_name": "sourceIdMap_ext",
                      "module_name": "sourceIdMap_16x5",
                      "instances": []
                    }
                  ]
                }
              ]
            }
          ]
        },
        {
          "instance_name": "prci_ctrl_domain",
          "module_name": "ClockSinkDomain",
          "instances": [
            {
              "instance_name": "resetSynchronizer",
              "module_name": "ClockGroupResetSynchronizer",
              "instances": [
                {
                  "instance_name": "nodeOut_member_allClocks_uncore_reset_catcher",
                  "module_name": "ResetCatchAndSync_d3",
                  "instances": [
                    {
                      "instance_name": "io_sync_reset_chain",
                      "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0",
                      "instances": [
                        {
                          "instance_name": "output_chain",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        }
                      ]
                    }
                  ]
                },
                {
                  "instance_name": "nodeOut_member_allClocks_serial_tl_clock_0_reset_catcher",
                  "module_name": "ResetCatchAndSync_d3",
                  "instances": [
                    {
                      "instance_name": "io_sync_reset_chain",
                      "module_name": "AsyncResetSynchronizerShiftReg_w1_d3_i0",
                      "instances": [
                        {
                          "instance_name": "output_chain",
                          "module_name": "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
                          "instances": []
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        },
        {
          "instance_name": "aggregator",
          "module_name": "ClockGroupAggregator_7",
          "instances": []
        },
        {
          "instance_name": "clockNamePrefixer",
          "module_name": "ClockGroupParameterModifier",
          "instances": []
        },
        {
          "instance_name": "frequencySpecifier",
          "module_name": "ClockGroupParameterModifier_1",
          "instances": []
        },
        {
          "instance_name": "resetShifter",
          "module_name": "ClockGroupResetShifter",
          "instances": [
            {
              "instance_name": "nodeOut_member_allClocks_subsystem_sbus_0_reset_chain",
              "module_name": "AsyncResetShiftReg_w1_d4_i1",
              "instances": [
                {
                  "instance_name": "pipe_0",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_1",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_2",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_3",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "nodeOut_member_allClocks_subsystem_sbus_1_reset_chain",
              "module_name": "AsyncResetShiftReg_w1_d4_i1",
              "instances": [
                {
                  "instance_name": "pipe_0",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_1",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_2",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_3",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "nodeOut_member_allClocks_subsystem_sbus_2_reset_chain",
              "module_name": "AsyncResetShiftReg_w1_d4_i1",
              "instances": [
                {
                  "instance_name": "pipe_0",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_1",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_2",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_3",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "nodeOut_member_allClocks_subsystem_pbus_0_reset_chain",
              "module_name": "AsyncResetShiftReg_w1_d4_i1",
              "instances": [
                {
                  "instance_name": "pipe_0",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_1",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_2",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_3",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "nodeOut_member_allClocks_subsystem_fbus_0_reset_chain",
              "module_name": "AsyncResetShiftReg_w1_d4_i1",
              "instances": [
                {
                  "instance_name": "pipe_0",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_1",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_2",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_3",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "nodeOut_member_allClocks_subsystem_mbus_0_reset_chain",
              "module_name": "AsyncResetShiftReg_w1_d4_i1",
              "instances": [
                {
                  "instance_name": "pipe_0",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_1",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_2",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_3",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "nodeOut_member_allClocks_subsystem_cbus_0_reset_chain",
              "module_name": "AsyncResetShiftReg_w1_d4_i1",
              "instances": [
                {
                  "instance_name": "pipe_0",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_1",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_2",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_3",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "nodeOut_member_allClocks_serial_tl_clock_0_reset_chain",
              "module_name": "AsyncResetShiftReg_w1_d4_i1",
              "instances": [
                {
                  "instance_name": "pipe_0",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_1",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_2",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_3",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                }
              ]
            },
            {
              "instance_name": "nodeOut_member_allClocks_implicit_clock_reset_chain",
              "module_name": "AsyncResetShiftReg_w1_d4_i1",
              "instances": [
                {
                  "instance_name": "pipe_0",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_1",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_2",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                },
                {
                  "instance_name": "pipe_3",
                  "module_name": "AsyncResetRegVec_w1_i1",
                  "instances": []
                }
              ]
            }
          ]
        },
        {
          "instance_name": "clockGroupCombiner",
          "module_name": "ClockGroupCombiner",
          "instances": []
        }
      ]
    }
  ]
}
