[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DS90LV001TMx/NOPB production of TEXAS INSTRUMENTS from the text:DS90LV001\nwww.ti.com SNLS067E –JANUARY 2001–REVISED APRIL2013\nDS90LV001 800MbpsLVDSBuffer\nCheckforSamples: DS90LV001\n1FEATURES DESCRIPTION\nTheDS90LV001 LVDS-LVDS BuffertakesanLVDS\n2•Single+3.3VSupply\ninputsignalandprovides anLVDSoutputsignal.In•LVDSReceiver InputsAcceptLVPECL Signalsmanylargesystems, signalsaredistributed across\n•TRI-STATE Outputs backplanes, andoneofthelimitingfactorsforsystem\nspeedisthe"stublength"orthedistance between •Receiver InputThreshold <±100mV\nthetransmission lineandtheunterminated receivers•FastPropagation Delayof1.4ns(Typ)onindividual cards.Although itisgenerally\n•LowJitter800MbpsFullyDifferential Data recognized thatthisdistance shouldbeasshortas\nPath possibletomaximize systemperformance, real-world\npackaging concerns oftenmakeitdifficulttomakethe •100ps(Typ)ofpk-pkJitterwithPRBS=223−1\nstubsasshortasthedesignerwouldlike.DataPatternat800Mbps\nTheDS90LV001, available intheWSONpackage, •Compatible withANSI/TIA/EIA-644-A LVDS\nwillallowthereceivertobeplacedveryclosetothe Standard\nmaintransmission line,thusimproving system•8pinSOICandSpaceSaving(70%)WSONperformance.Package\nAwideinputdynamic rangewillallowthe•Industrial Temperature RangeDS90LV001 toreceive differential signalsfrom\nLVPECLaswellasLVDSsources.Thiswillallowthe\ndevicetoalsofilltheroleofanLVPECL-LVDS\ntranslator.\nAnoutputenablepinisprovided, whichallowsthe\nusertoplacetheLVDSoutputinTRI-STATE.\nTheDS90LV001 isofferedintwopackage options,\nan8pinWSONandSOIC.\nConnection Diagram\nFigure1.TopView\nSeePackage NumberD(R-PDSO-G8), NGK0008A\nBlockDiagram\n1\nPleasebeawarethatanimportant noticeconcerning availability, standard warranty, anduseincriticalapplications of\nTexasInstruments semiconductor productsanddisclaimers theretoappearsattheendofthisdatasheet.\n2Alltrademarks arethepropertyoftheirrespective owners.\nPRODUCTION DATAinformation iscurrentasofpublication date. Copyright ©2001–2013,TexasInstruments IncorporatedProducts conform tospecifications perthetermsoftheTexas\nInstruments standard warranty. Production processing doesnot\nnecessarily includetestingofallparameters.\nDS90LV001\nSNLS067E –JANUARY 2001–REVISED APRIL2013 www.ti.com\nAbsolute Maximum Ratings(1)\nSupplyVoltage(VCC) −0.3Vto+4V\nLVCMOS/LVTTL InputVoltage(EN) −0.3Vto(VCC+0.3V)\nLVDSReceiver InputVoltage(IN+,IN−) −0.3Vto+4V\nLVDSDriverOutputVoltage(OUT+,OUT−) −0.3Vto+4V\nLVDSOutputShortCircuitCurrent Continuous\nJunctionTemperature +150°C\nStorageTemperature Range −65°Cto+150°C\nLeadTemperature RangeSoldering (4sec.) +260°C\nDPackage 726mW\nDerateDPackage 5.8mW/°Cabove+25°C Maximum Package PowerDissipation at\n25°C NGKPackage 2.44W\nDerateNGKPackage 19.49mW/°Cabove+25°C\n(HBM,1.5kΩ,100pF) ≥2.5kV\nESDRatings\n(EIAJ,0Ω,200pF) ≥250V\n(1)“Absolute Maximum Ratings”arethosevaluesbeyondwhichthesafetyofthedevicecannotbeensured. Theyarenotmeanttoimply\nthatthedeviceshouldbeoperated attheselimits.Thetableof“Electrical Characteristics ”specifies conditions ofdeviceoperation.\nRecommended Operating Conditions\nMin Typ Max Units\nSupplyVoltage(VCC) 3.0 3.3 3.6 V\nReceiver InputVoltage 0 VCC V\nOperating FreeAirTemperature −40 +25 +85 °C\n2SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90LV001\nDS90LV001\nwww.ti.com SNLS067E –JANUARY 2001–REVISED APRIL2013\nElectrical Characteristics\nOverrecommended operating supplyandtemperature rangesunlessotherwise specified(1)(2)\nSymbol Parameter Conditions MinTypMaxUnits\nLVCMOS/LVTTL DCSPECIFICATIONS (EN)\nVIHHighLevelInputVoltage 2.0 VCCV\nVILLowLevelInputVoltage GND 0.8 V\nIIH HighLevelInputCurrent VIN=3.6Vor2.0V,VCC=3.6V +7+20 μA\nIIL LowLevelInputCurrent VIN=GNDor0.8V,VCC=3.6V ±1±10μA\nVCLInputClampVoltage ICL=−18mA −0.6−1.5V\nLVDSOUTPUT DCSPECIFICATIONS (OUT)\nVODDifferential OutputVoltage RL=100Ω 250325450mV\nFigure2andFigure3ΔVODChangeinMagnitude ofVODforComplimentary20mVOutputStates\nVOSOffsetVoltage RL=100Ω 1.0801.191.375 V\nFigure2ΔVOSChangeinMagnitude ofVOSforComplimentary20mVOutputStates\nIOZ OutputTRI-STATE Current EN=0V,VOUT=VCCorGND ±1±10μA\nIOFF Power-Off LeakageCurrent VCC=0V,VOUT=3.6VorGND ±1±10μA\nIOS OutputShortCircuitCurrent(3)EN=VCC,VOUT+andVOUT−=0V −16−24mA\nIOSD Differential OutputShortCircuitCurrent(3)EN=VCC,VOD=0V −7−12mA\nLVDSRECEIVER DCSPECIFICATIONS (IN)\nVTHDifferential InputHighThreshold VCM=+0.05V,+1.2Vor+3.25V 0+100 mV\nVTLDifferential InputLowThreshold −1000 mV\nVCMRCommon ModeVoltageRange VID=100mV,VCC=3.3V 0.05 3.25 V\nIIN InputCurrent VIN=+3.0V VCC=3.6Vor0V ±1±10μA\nVIN=0V ±1±10μA\nΔIINChangeinMagnitude ofIIN VIN=+3.0V VCC=3.6Vor0V 16μA\nVIN=0V 16μA\nSUPPLY CURRENT\nICCD TotalSupplyCurrent EN=VCC,RL=100Ω,CL=5pF 4770mA\nICCZ TRI-STATE SupplyCurrent EN=0V 2235mA\n(1)Currentintodevicepinsisdefinedaspositive.Currentoutofdevicepinsisdefinedasnegative. Allvoltagesarereferenced toground\nexceptVODandΔVOD.\n(2)AlltypicalaregivenforVCC=+3.3VandTA=+25°C,unlessotherwise stated.\n(3)Outputshortcircuitcurrent(IOS)isspecified asmagnitude only,minussignindicates directiononly.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 3\nProductFolderLinks:DS90LV001\nDS90LV001\nSNLS067E –JANUARY 2001–REVISED APRIL2013 www.ti.com\nACElectrical Characteristics\nOverrecommended operating supplyandtemperature rangesunlessotherwise specified(1)\nSymbol Parameter Conditions MinTypMaxUnits\ntPHLDDifferential Propagation DelayHightoLow RL=100Ω,CL=5pF 1.01.42.0ns\nFigure4andFigure5tPLHDDifferential Propagation DelayLowtoHigh 1.01.42.0ns\ntSKD1PulseSkew|tPLHD−tPHLD|(2)(3)20200ps\ntSKD3ParttoPartSkew(2)(4)060ps\ntSKD4ParttoPartSkew(2)(5)400ps\ntLHTRiseTime(2)RL=100Ω,CL=5pF 200320450ps\nFigure4andFigure6tHLTFallTime(2)200310450ps\ntPHZDisableTime(ActiveHightoZ) RL=100Ω,CL=5pF 325ns\nFigure7andFigure8tPLZDisableTime(ActiveLowtoZ) 325ns\ntPZHEnableTime(ZtoActiveHigh) 2545ns\ntPZLEnableTime(ZtoActiveLow) 2545ns\ntDJLVDSDataJitter,Deterministic (Peak-to-Peak)(6)VID=300mV;PRBS=223−1data;VCM100135ps=1.2Vat800Mbps (NRZ)\ntRJLVDSClockJitter,Random(6)VID=300mV;VCM=1.2Vat400MHz2.23.5psclock\n(1)AlltypicalaregivenforVCC=+3.3VandTA=+25°C,unlessotherwise stated.\n(2)Theparameters areensuredbydesign.Thelimitsarebasedonstatistical analysisofthedeviceperformance overthePVT(process,\nvoltageandtemperature) range.\n(3)tSKD1,|tPLHD−tPHLD|,isthemagnitude difference indifferential propagation delaytimebetweenthepositivegoingedgeandthenegative\ngoingedgeofthesamechannel.\n(4)tSKD3,ParttoPartSkew,isdefinedasthedifference betweentheminimum andmaximum specified differential propagation delays.This\nspecification appliestodevicesatthesameVCCandwithin5°Cofeachotherwithintheoperating temperature range.\n(5)tSKD4,ParttoPartSkew,isthedifferential channel-to- channelskewofanyeventbetweendevices.Thisspecification appliestodevices\noverrecommended operating temperature andvoltageranges,andacrossprocessdistribution. tSKD4isdefinedas|Max−Min|\ndifferential propagation delay.\n(6)Theparameters areensuredbydesign.Thelimitsarebasedonstatistical analysisofthedeviceperformance overthePVTrangewith\nthefollowing testequipment setup:HP8133A (patternpulsegenerator), 5feetofRG142BcablewithDUTtestboardandHP83480A\n(digitalscopemainframe) withHP83484A (50GHzscopemodule). TheHP8133A withRG142BcableexhibitatDJ=21psandtRJ=\n1.8ps.\n4SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90LV001\nDS90LV001\nwww.ti.com SNLS067E –JANUARY 2001–REVISED APRIL2013\nDCTestCircuits\nFigure2.Differential DriverDCTestCircuit\nFigure3.Differential DriverFullLoadDCTestCircuit\nACTestCircuitsandTimingDiagrams\nFigure4.LVDSOutputLoad\nFigure5.Propagation DelayLow-to-High andHigh-to-Low\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 5\nProductFolderLinks:DS90LV001\nDS90LV001\nSNLS067E –JANUARY 2001–REVISED APRIL2013 www.ti.com\nFigure6.LVDSOutputTransition Time\nFigure7.TRI-STATE DelayTestCircuit\nFigure8.OutputactivetoTRI-STATE andTRI-STATE toactiveoutputtime\n6SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90LV001\nDS90LV001\nwww.ti.com SNLS067E –JANUARY 2001–REVISED APRIL2013\nDS90LV001 PinDescriptions (SOICandWSON)\nPinName Pin#Input/Output Description\nGND 1 P Ground\nIN− 2 I InvertingreceiverLVDSinputpin\nIN+ 3 I Non-inverting receiverLVDSinputpin\nNC 4 NoConnect\nVCC 5 P PowerSupply,3.3V±0.3V.\nOUT+ 6 O Non-inverting driverLVDSoutputpin\nOUT- 7 O InvertingdriverLVDSoutputpin\nEN 8 I Enablepin.WhenENisLOW,thedriverisdisabledandtheLVDSoutputsareinTRI-\nSTATE.WhenENisHIGH,thedriverisenabled.LVCMOS/LVTTL levels.\nDAP NA NA DieAttachPadorDAP(WSONPackage only).TheDAPisNOTconnected tothe\ndeviceGNDnoranyotherpin.Itisstillrecommended toconnecttheDAPtoaGND\nplaneofaPCBforenhenced heatdissipation.\nTYPICAL APPLICATIONS\nBackplane Stub-Hider Application\nCableRepeater Application\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 7\nProductFolderLinks:DS90LV001\nDS90LV001\nSNLS067E –JANUARY 2001–REVISED APRIL2013 www.ti.com\nAPPLICATION INFORMATION\nMODEOFOPERATION\nTheDS90LV001 canbeusedasa"stub-hider." Inmanysystems, signalsaredistributed acrossbackplanes, and\noneofthelimitingfactorsforsystemspeedisthe"stublength"orthedistancebetweenthetransmission lineand\ntheunterminated receivers ontheindividual cards.Although itisgenerally recognized thatthisdistanceshould\nbeasshortaspossibletomaximize systemperformance, real-world packaging concerns andPCBdesignsoften\nmakeitdifficulttomakethestubsasshortasthedesigner wouldlike.TheDS90LV001, available intheWSON\npackage, canimprovesystemperformance byallowing thereceivertobeplacedveryclosetothemain\ntransmission lineeitheronthebackplane itselforveryclosetotheconnector onthecard.Longertracestothe\nLVDSreceivermaybeplacedaftertheDS90LV001. ThisverysmallWSONpackage isa75%spacesavings\novertheSOICpackage.\nINPUTFAILSAFE\nThereceiverinputsoftheDS90LV001 donothaveinternalfailsafebiasing.Forpoint-to-point andmultidrop\napplications withasinglesource,failsafebiasingmaynotberequired. Whenthedriverisoff,thelinkisin-active.\nIffailsafebiasingisrequired, thiscanbeaccomplished withexternalhighvalueresistors. Usingtheequations in\ntheLVDSOwner"sManualChapter4,theIN+shouldbepulltoVCC(3.3V)with20kΩandtheIN−shouldbepull\ntoGNDwith12kΩ.Thisprovidesaslightpositivedifferential bias,andsetsaknownHIGHstateonthelinkwitha\nminimum amountofdistortion.\nPCBLAYOUT ANDPOWERSYSTEM BYPASS\nCircuitboardlayoutandstack-up fortheDS90LV001 shouldbedesigned toprovidenoise-free powertothe\ndevice.Goodlayoutpracticealsowillseparate highfrequency orhighlevelinputsandoutputstominimize\nunwanted straynoisepickup,feedback andinterference. Powersystemperformance maybegreatlyimproved by\nusingthindielectrics (4to10mils)forpower/ground sandwiches. Thisincreases theintrinsiccapacitance ofthe\nPCBpowersystemwhichimproves powersupplyfiltering,especially athighfrequencies, andmakesthevalue\nandplacement ofexternalbypasscapacitors lesscritical.Externalbypasscapacitors shouldincludebothRF\nceramicandtantalumelectrolytic types.RFcapacitors mayusevaluesintherange0.01µFto0.1µF.Tantalum\ncapacitors maybeintherange2.2µFto10µF.Voltageratingfortantalumcapacitors shouldbeatleast5Xthe\npowersupplyvoltagebeingused.Itisrecommended practicetousetwoviasateachpowerpinofthe\nDS90LV001 aswellasallRFbypasscapacitor terminals. Dualviasreducetheinterconnect inductance byupto\nhalf,therebyreducing interconnect inductance andextending theeffective frequency rangeofthebypass\ncomponents.\n8SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90LV001\nDS90LV001\nwww.ti.com SNLS067E –JANUARY 2001–REVISED APRIL2013\nTheouterlayersofthePCBmaybefloodedwithadditional groundplane.Theseplaneswillimproveshielding\nandisolationaswellasincrease theintrinsiccapacitance ofthepowersupplyplanesystem.Naturally, tobe\neffective, theseplanesmustbetiedtothegroundsupplyplaneatfrequentintervals withvias.Frequent via\nplacement alsoimproves signalintegrityonsignaltransmission linesbyproviding shortpathsforimagecurrents\nwhichreducessignaldistortion. Theplanesshouldbepulledbackfromalltransmission linesandcomponent\nmounting padsadistanceequaltothewidthofthewidesttransmission lineorthethickness ofthedielectric\nseparating thetransmission linefromtheinternalpowerorgroundplane(s)whichever isgreater.Doingso\nminimizes effectsontransmission lineimpedances andreducesunwanted parasiticcapacitances atcomponent\nmounting pads.\nTherearemorecommon practices whichshouldbefollowedwhendesigning PCBsforLVDSsignaling. Please\nseeapplication noteAN-1108 forguidelines. Inaddition, application noteAN-1187 hasadditional information\nspecifically relatedtoWSONrecommendations.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 9\nProductFolderLinks:DS90LV001\nDS90LV001\nSNLS067E –JANUARY 2001–REVISED APRIL2013 www.ti.com\nTypicalPerformance Curves\nOutputHighVoltagevs OutputLowVoltagevs\nPowerSupplyVoltage PowerSupplyVoltage\nFigure9. Figure10.\nOutputShortCircuitCurrentvs Differential OutputShortCircuitCurrentvs\nPowerSupplyVoltage PowerSupplyVoltage\nFigure11. Figure12.\nOutputTRI-STATE Currentvs OffsetVoltagevs\nPowerSupplyVoltage PowerSupplyVoltage\nFigure13. Figure14.\n10SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90LV001\nDS90LV001\nwww.ti.com SNLS067E –JANUARY 2001–REVISED APRIL2013\nTypicalPerformance Curves(continued)\nDifferential OutputVoltage Differential OutputVoltage\nvsPowerSupplyVoltage vsLoadResistor\nFigure15. Figure16.\nPowerSupplyCurrent PowerSupplyCurrentvs\nvsFrequency PowerSupplyVoltage\nFigure17. Figure18.\nTRI-STATE PowerSupplyCurrentvs Differential Transition Voltagevs\nPowerSupplyVoltage PowerSupplyVoltage\nFigure19. Figure20.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 11\nProductFolderLinks:DS90LV001\nDS90LV001\nSNLS067E –JANUARY 2001–REVISED APRIL2013 www.ti.com\nTypicalPerformance Curves(continued)\nDifferential Propagation Delayvs Differential Propagation Delayvs\nPowerSupplyVoltage Ambient Temperature\nFigure21. Figure22.\nDifferential Skewvs Differential Skewvs\nPowerSupplyVoltage Ambient Temperature\nFigure23. Figure24.\nTransition Timevs Transition Timevs\nPowerSupplyVoltage Ambient Temperature\nFigure25. Figure26.\n12SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90LV001\nDS90LV001\nwww.ti.com SNLS067E –JANUARY 2001–REVISED APRIL2013\nTypicalPerformance Curves(continued)\nDifferential Propagation Delayvs Differential Propagation Delayvs\nDifferential InputVoltage Common-Mode Voltage\nFigure27. Figure28.\nPeak-to-Peak OutputJitteratVCM=0.4Vvs Peak-to-Peak OutputJitteratVCM=2.9Vvs\nDifferential InputVoltage Differential InputVoltage\nFigure29. Figure30.\nPeak-to-Peak OutputJitteratVCM=1.2Vvs Peak-to-Peak OutputJitteratVCM=1.2Vvs\nDifferential InputVoltage Ambient Temperature\nFigure31. Figure32.\nCopyright ©2001–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 13\nProductFolderLinks:DS90LV001\nDS90LV001\nSNLS067E –JANUARY 2001–REVISED APRIL2013 www.ti.com\nREVISION HISTORY\nChanges fromRevision D(April2013)toRevision E Page\n•Changed layoutofNationalDataSheettoTIformat.......................................................................................................... 13\n14SubmitDocumentation Feedback Copyright ©2001–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90LV001\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDS90LV001TLD NRND WSON NGK 81000 Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 001\nDS90LV001TLD/NOPB ACTIVE WSON NGK 81000RoHS & Green SN Level-3-260C-168 HR -40 to 85 001\nDS90LV001TLDX/NOPB ACTIVE WSON NGK 84500RoHS & Green SN Level-3-260C-168 HR -40 to 85 001\nDS90LV001TM NRND SOIC D895Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 LV001\nTM\nDS90LV001TM/NOPB ACTIVE SOIC D895RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LV001\nTM\nDS90LV001TMX NRND SOIC D82500 Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 LV001\nTM\nDS90LV001TMX/NOPB ACTIVE SOIC D82500RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LV001\nTM\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 2 \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDS90LV001TLD WSON NGK 81000 178.0 12.4 3.33.31.08.012.0 Q1\nDS90LV001TLD/NOPB WSON NGK 81000 178.0 12.4 3.33.31.08.012.0 Q1\nDS90LV001TLDX/NOPB WSON NGK 84500 330.0 12.4 3.33.31.08.012.0 Q1\nDS90LV001TMX SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nDS90LV001TMX/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDS90LV001TLD WSON NGK 81000 210.0 185.0 35.0\nDS90LV001TLD/NOPB WSON NGK 81000 367.0 367.0 35.0\nDS90LV001TLDX/NOPB WSON NGK 84500 356.0 356.0 35.0\nDS90LV001TMX SOIC D 82500 367.0 367.0 35.0\nDS90LV001TMX/NOPB SOIC D 82500 367.0 367.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nDS90LV001TM D SOIC 8 95 495 8 4064 3.05\nDS90LV001TM D SOIC 8 95 495 8 4064 3.05\nDS90LV001TM/NOPB D SOIC 8 95 495 8 4064 3.05\nPack Materials-Page 3\nMECHANICAL  DATA\nNGK0008A\nwww .ti.comLDA08A (Rev C)\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DS90LV001TMx/NOPB

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.0V to 3.6V (typical 3.3V)
  - Absolute Maximum Supply Voltage: -0.3V to +4V

- **Current Ratings:**
  - Total Supply Current (ICCD): 477 mA (typical)
  - TRI-STATE Supply Current (ICCZ): 223 mA (typical)
  - Output Short-Circuit Current (IOS): -16 mA to -24 mA

- **Power Consumption:**
  - Maximum Power Dissipation: 
    - SOIC Package: 726 mW (derating at 5.8 mW/°C above 25°C)
    - WSON Package: 2.44 W (derating at 19.49 mW/°C above 25°C)

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - Available in 8-pin SOIC and WSON packages

- **Special Features or Notes:**
  - Fast propagation delay of 1.4 ns (typical)
  - Low jitter of 100 ps (typical) with PRBS = 2^23 - 1 at 800 Mbps
  - TRI-STATE outputs for flexible signal management
  - Compatible with ANSI/TIA/EIA-644-A LVDS standard
  - Input threshold for receiver < ±100 mV

- **Moisture Sensitive Level (MSL):**
  - SOIC: Level 1 (260°C, unlimited time)
  - WSON: Level 3 (260°C, 168 hours)

### Description of the Component:

The **DS90LV001** is an **800 Mbps LVDS Buffer** designed to take a low-voltage differential signaling (LVDS) input and provide an LVDS output signal. It is particularly useful in high-speed data transmission applications where signal integrity is critical. The device can also function as an LVPECL-LVDS translator, allowing it to interface with various signal types.

### Typical Applications:

The DS90LV001 is commonly used in applications that require high-speed data transmission over long distances, such as:

- **Backplane Stub-Hider Applications:** It helps in reducing the impact of stub lengths in backplane designs, improving overall system performance.
- **Cable Repeater Applications:** It can be used to regenerate signals in cable systems, ensuring that data integrity is maintained over longer distances.
- **High-Speed Data Communication Systems:** Ideal for systems that require reliable and fast data transfer, such as telecommunications and networking equipment.

This component is essential for engineers looking to enhance the performance of their electronic designs, particularly in environments where signal degradation can occur due to distance or interference.