// Seed: 1227939062
module module_0 #(
    parameter id_1 = 32'd15
) ();
  static integer _id_1;
  parameter id_2 = 1;
  logic id_3;
  ;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_1 = id_1;
  always @(posedge -1 + id_1);
  assign module_1.id_4 = 0;
  assign id_3 = id_2[id_1];
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input uwire id_2,
    output logic id_3,
    input supply1 id_4
);
  always_ff id_3 <= id_4;
  not primCall (id_3, id_4);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_15 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  assign module_0.id_1 = 0;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output tri0 id_7;
  inout wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_15 = 1;
  wire id_16;
  ;
  always @(posedge id_7++) $signed(id_15);
  ;
endmodule
