Project Information             e:\vhdldesigns\research\nandbp01\dneuron01.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 01/27/2002 11:11:42

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

dneuron01
      EPM7128SLC84-6       15       6        0      80      51          62 %

User Pins:                 15       6        0  



Project Information             e:\vhdldesigns\research\nandbp01\dneuron01.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clk' chosen for auto global Clock


Project Information             e:\vhdldesigns\research\nandbp01\dneuron01.rpt

** FILE HIERARCHY **



|syn_mux:21|
|syn_mux:19|
|syn_mux:20|
|syn_mux:17|
|syn_mux:1|
|nand5:33|


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

***** Logic for device 'dneuron01' compiled without errors.




Device: EPM7128SLC84-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

                                                        R  R  R     R  R  R  
                                                        E  E  E     E  E  E  
                                      V                 S  S  S     S  S  S  
              r                    r  C                 E  E  E  V  E  E  E  
              a                    a  C                 R  R  R  C  R  R  R  
              n  e        G        n  I  G  G  G  c  G  V  V  V  C  V  V  V  
              d  r  x  x  N  x  x  d  N  N  N  N  l  N  E  E  E  I  E  E  E  
              6  r  5  3  D  2  1  4  T  D  D  D  k  D  D  D  D  O  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
   rand5 | 12                                                              74 | RESERVED 
   VCCIO | 13                                                              73 | RESERVED 
    #TDI | 14                                                              72 | GND 
   rand7 | 15                                                              71 | #TDO 
   rand0 | 16                                                              70 | RESERVED 
   rand3 | 17                                                              69 | e2 
      x4 | 18                                                              68 | RESERVED 
     GND | 19                                                              67 | RESERVED 
   rand1 | 20                                                              66 | VCCIO 
   rand2 | 21                                                              65 | RESERVED 
RESERVED | 22                        EPM7128SLC84-6                        64 | e4 
    #TMS | 23                                                              63 | RESERVED 
RESERVED | 24                                                              62 | #TCK 
RESERVED | 25                                                              61 | RESERVED 
   VCCIO | 26                                                              60 | RESERVED 
RESERVED | 27                                                              59 | GND 
RESERVED | 28                                                              58 | RESERVED 
RESERVED | 29                                                              57 | RESERVED 
RESERVED | 30                                                              56 | RESERVED 
RESERVED | 31                                                              55 | e5 
     GND | 32                                                              54 | e3 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              R  R  R  R  R  V  y  R  R  G  V  R  e  R  G  R  R  R  R  R  V  
              E  E  E  E  E  C     E  E  N  C  E  1  E  N  E  E  E  E  E  C  
              S  S  S  S  S  C     S  S  D  C  S     S  D  S  S  S  S  S  C  
              E  E  E  E  E  I     E  E     I  E     E     E  E  E  E  E  I  
              R  R  R  R  R  O     R  R     N  R     R     R  R  R  R  R  O  
              V  V  V  V  V        V  V     T  V     V     V  V  V  V  V     
              E  E  E  E  E        E  E        E     E     E  E  E  E  E     
              D  D  D  D  D        D  D        D     D     D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     3/16( 18%)   8/ 8(100%)   2/16( 12%)  15/36( 41%) 
B:    LC17 - LC32     3/16( 18%)   7/ 8( 87%)  14/16( 87%)  20/36( 55%) 
C:    LC33 - LC48     6/16( 37%)   1/ 8( 12%)  13/16( 81%)  18/36( 50%) 
D:    LC49 - LC64     9/16( 56%)   1/ 8( 12%)  16/16(100%)  21/36( 58%) 
E:    LC65 - LC80    16/16(100%)   1/ 8( 12%)  16/16(100%)  31/36( 86%) 
F:    LC81 - LC96    13/16( 81%)   3/ 8( 37%)   2/16( 12%)  32/36( 88%) 
G:   LC97 - LC112    14/16( 87%)   3/ 8( 37%)   9/16( 56%)  32/36( 88%) 
H:  LC113 - LC128    16/16(100%)   0/ 8(  0%)   9/16( 56%)  24/36( 66%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            24/64     ( 37%)
Total logic cells used:                         80/128    ( 62%)
Total shareable expanders used:                 51/128    ( 39%)
Total Turbo logic cells used:                   80/128    ( 62%)
Total shareable expanders not available (n/a):  30/128    ( 23%)
Average fan-in:                                  10.11
Total fan-in:                                   809

Total input pins required:                      15
Total fast input logic cells required:           0
Total output pins required:                      6
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     80
Total flipflops required:                       15
Total product terms required:                  313
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          50

Synthesized logic cells:                        64/ 128   ( 50%)



Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  83      -   -       INPUT  G            0      0   0    0    0    0    0  clk
  10    (6)  (A)      INPUT               0      0   0    0    0    0   37  err
  16   (27)  (B)      INPUT               0      0   0    0    0    2    6  rand0
  20   (21)  (B)      INPUT               0      0   0    0    0    4   11  rand1
  21   (19)  (B)      INPUT               0      0   0    0    0    4    9  rand2
  17   (25)  (B)      INPUT               0      0   0    0    0    4    8  rand3
   4   (16)  (A)      INPUT               0      0   0    0    0    5   12  rand4
  12    (3)  (A)      INPUT               0      0   0    0    0    5   13  rand5
  11    (5)  (A)      INPUT               0      0   0    0    0    4   11  rand6
  15   (29)  (B)      INPUT               0      0   0    0    0    2    5  rand7
   5   (14)  (A)      INPUT               0      0   0    0    0    2   40  x1
   6   (13)  (A)      INPUT               0      0   0    0    0    2   37  x2
   8   (11)  (A)      INPUT               0      0   0    0    0    2   36  x3
  18   (24)  (B)      INPUT               0      0   0    0    0    2   36  x4
   9    (8)  (A)      INPUT               0      0   0    0    0    2   36  x5


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  45     67    E         FF   +  t        0      0   0    7    4    0    0  e1 (|SYN_MUX:1|:16)
  69    107    G         FF   +  t        0      0   0    7    4    0    0  e2 (|SYN_MUX:17|:16)
  54     83    F         FF   +  t        0      0   0    7    4    0    0  e3 (|SYN_MUX:20|:16)
  64     99    G         FF   +  t        0      0   0    7    4    0    0  e4 (|SYN_MUX:19|:16)
  55     85    F         FF   +  t        0      0   0    7    4    0    0  e5 (|SYN_MUX:21|:16)
  39     53    D     OUTPUT      t        5      1   0    5   10    0    0  y


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     70    E       DFFE   +  t        1      1   0    4    3    2   42  |SYN_MUX:1|setup1 (|SYN_MUX:1|:13)
 (49)    73    E       DFFE   +  t        1      1   0    4    3    1   22  |SYN_MUX:1|setup0 (|SYN_MUX:1|:14)
   -     79    E       SOFT    s t        0      0   0    2    2    0    1  |SYN_MUX:1|~534~1
   -     50    D       SOFT    s t        2      1   1    6   10    1    2  |SYN_MUX:1|~564~1
   -     95    F       SOFT    s t        0      0   0    0    2    0    2  |SYN_MUX:1|~570~1
 (63)    97    G       SOFT    s t        1      0   1    6   10    0   20  |SYN_MUX:1|~570~2
   -     33    C       SOFT    s t        1      0   1    6    5    0   20  |SYN_MUX:1|~570~3
 (79)   125    H       SOFT    s t        0      0   0    0    2    1    0  |SYN_MUX:1|~571~1
   -     34    C       SOFT    s t        0      0   0    0    2    0    1  |SYN_MUX:1|~573~1
   -     68    E       SOFT    s t        1      0   1    8   10    0    1  |SYN_MUX:1|~573~2
 (52)    80    E       SOFT    s t        1      0   1    7    5    0    1  |SYN_MUX:1|~573~3
 (80)   126    H       SOFT    s t        0      0   0    0    6    0    1  |SYN_MUX:1|~574~1
   -    127    H       SOFT    s t        4      0   0    5    6    0    1  |SYN_MUX:1|~582~1
 (67)   104    G       SOFT    s t        1      0   1    6   10    0    1  |SYN_MUX:1|~582~2
   -     78    E       SOFT    s t        1      0   1    6    9    0    1  |SYN_MUX:1|~582~3
   -     41    C       SOFT    s t        1      0   1    6    6    0    1  |SYN_MUX:1|~582~4
   -    116    H       SOFT    s t        1      0   1    2    6    0    1  |SYN_MUX:1|~583~1
 (65)   101    G       DFFE   +  t        1      1   0    4    3    2   38  |SYN_MUX:17|setup1 (|SYN_MUX:17|:13)
   -     10    A       DFFE   +  t        1      1   0    4    3    2   27  |SYN_MUX:17|setup0 (|SYN_MUX:17|:14)
   -    113    H       SOFT    s t        0      0   0    2    2    0    1  |SYN_MUX:17|~543~1
 (41)    49    D       SOFT    s t        2      1   1    6   10    1    2  |SYN_MUX:17|~564~1
   -    114    H       SOFT    s t        0      0   0    0    2    0    2  |SYN_MUX:17|~570~1
 (73)   115    H       SOFT    s t        0      0   0    0    2    1    0  |SYN_MUX:17|~571~1
 (30)    37    C       SOFT    s t        5      0   0    7    6    0    1  |SYN_MUX:17|~573~1
   -    100    G       SOFT    s t        1      0   1    8   10    0    1  |SYN_MUX:17|~573~2
 (75)   118    H       SOFT    s t        0      0   0    2    6    0    1  |SYN_MUX:17|~574~1
   -    122    H       SOFT    s t        4      0   0    5    6    0    1  |SYN_MUX:17|~582~1
 (68)   105    G       SOFT    s t        1      0   1    6   10    0    1  |SYN_MUX:17|~582~2
 (50)    75    E       SOFT    s t        1      0   1    6    9    0    1  |SYN_MUX:17|~582~3
   -     74    E       SOFT    s t        1      0   1    6    6    0    1  |SYN_MUX:17|~582~4
   -    121    H       SOFT    s t        0      0   0    0    6    0    1  |SYN_MUX:17|~583~1
   -      1    A       DFFE   +  t        1      1   0    4    3    2   37  |SYN_MUX:19|setup1 (|SYN_MUX:19|:13)
   -     12    A       DFFE   +  t        1      1   0    4    3    2   26  |SYN_MUX:19|setup0 (|SYN_MUX:19|:14)
   -    108    G       SOFT    s t        0      0   0    2    2    0    1  |SYN_MUX:19|~543~1
 (37)    56    D       SOFT    s t        2      1   1    6   10    1    2  |SYN_MUX:19|~564~1
   -     39    C       SOFT    s t        1      0   1    5    6    1    5  |SYN_MUX:19|~564~2
 (81)   128    H       SOFT    s t        0      0   0    0    2    0    2  |SYN_MUX:19|~570~1
 (76)   120    H       SOFT    s t        0      0   0    0    2    1    0  |SYN_MUX:19|~571~1
   -     36    C       SOFT    s t        5      0   0    7    6    0    1  |SYN_MUX:19|~573~1
 (70)   109    G       SOFT    s t        1      0   1    8   10    0    1  |SYN_MUX:19|~573~2
   -    103    G       SOFT    s t        0      0   0    2    6    0    1  |SYN_MUX:19|~574~1
   -     55    D       SOFT    s t        4      0   0    5    6    0    1  |SYN_MUX:19|~582~1
   -    102    G       SOFT    s t        1      0   1    6   10    0    1  |SYN_MUX:19|~582~2
 (46)    69    E       SOFT    s t        1      0   1    6    9    0    1  |SYN_MUX:19|~582~3
   -     52    D       SOFT    s t        1      0   1    6    6    0    1  |SYN_MUX:19|~582~4
 (71)   112    G       SOFT    s t        0      0   0    0    6    0    1  |SYN_MUX:19|~583~1
   -     84    F       DFFE   +  t        1      1   0    4    3    2   37  |SYN_MUX:20|setup1 (|SYN_MUX:20|:13)
 (61)    94    F       DFFE   +  t        1      1   0    4    3    2   27  |SYN_MUX:20|setup0 (|SYN_MUX:20|:14)
 (56)    86    F       SOFT    s t        0      0   0    2    2    0    1  |SYN_MUX:20|~543~1
   -     63    D       SOFT    s t        2      1   1    6   10    1    2  |SYN_MUX:20|~564~1
   -    124    H       SOFT    s t        0      0   0    0    2    0    2  |SYN_MUX:20|~570~1
 (74)   117    H       SOFT    s t        0      0   0    0    2    1    0  |SYN_MUX:20|~571~1
 (22)    17    B       SOFT    s t        5      0   0    7    6    0    1  |SYN_MUX:20|~573~1
 (44)    65    E       SOFT    s t        1      0   1    8   10    0    1  |SYN_MUX:20|~573~2
 (58)    91    F       SOFT    s t        0      0   0    2    6    0    1  |SYN_MUX:20|~574~1
   -     76    E       SOFT    s t        4      0   0    5    6    0    1  |SYN_MUX:20|~582~1
   -     98    G       SOFT    s t        1      0   1    6   10    0    1  |SYN_MUX:20|~582~2
   -     66    E       SOFT    s t        1      0   1    6    9    0    1  |SYN_MUX:20|~582~3
 (40)    51    D       SOFT    s t        1      0   1    6    6    0    1  |SYN_MUX:20|~582~4
   -     81    F       SOFT    s t        0      0   0    0    6    0    1  |SYN_MUX:20|~583~1
   -     89    F       DFFE   +  t        1      1   0    4    3    2   37  |SYN_MUX:21|setup1 (|SYN_MUX:21|:13)
   -     90    F       DFFE   +  t        1      1   0    4    3    2   23  |SYN_MUX:21|setup0 (|SYN_MUX:21|:14)
   -     82    F       SOFT    s t        0      0   0    2    2    0    1  |SYN_MUX:21|~543~1
   -     54    D       SOFT    s t        2      1   1    6   10    1    2  |SYN_MUX:21|~564~1
   -    119    H       SOFT    s t        0      0   0    0    2    0    2  |SYN_MUX:21|~570~1
 (77)   123    H       SOFT    s t        0      0   0    0    2    1    0  |SYN_MUX:21|~571~1
 (16)    27    B       SOFT    s t        5      0   0    7    6    0    1  |SYN_MUX:21|~573~1
   -    106    G       SOFT    s t        1      0   1    8   10    0    1  |SYN_MUX:21|~573~2
 (60)    93    F       SOFT    s t        0      0   0    2    6    0    1  |SYN_MUX:21|~574~1
 (17)    25    B       SOFT    s t        4      0   0    5    6    0    1  |SYN_MUX:21|~582~1
 (51)    77    E       SOFT    s t        1      0   1    6   10    0    1  |SYN_MUX:21|~582~2
 (48)    72    E       SOFT    s t        1      0   1    6    9    0    1  |SYN_MUX:21|~582~3
   -     71    E       SOFT    s t        1      0   1    6    6    0    1  |SYN_MUX:21|~582~4
   -     92    F       SOFT    s t        0      0   0    0    6    0    1  |SYN_MUX:21|~583~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

               Logic cells placed in LAB 'A'
        +----- LC10 |SYN_MUX:17|setup0
        | +--- LC1 |SYN_MUX:19|setup1
        | | +- LC12 |SYN_MUX:19|setup0
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'A'
LC      | | | | A B C D E F G H |     Logic cells that feed LAB 'A':
LC10 -> * - - | * - - * * - * * | <-- |SYN_MUX:17|setup0
LC1  -> - * - | * * * * * - * - | <-- |SYN_MUX:19|setup1
LC12 -> - - * | * - - * * - * - | <-- |SYN_MUX:19|setup0

Pin
83   -> - - - | - - - - - - - - | <-- clk
20   -> - * * | * - - - * * * * | <-- rand1
21   -> - * * | * - * - - * * * | <-- rand2
17   -> * * * | * - - - - * * - | <-- rand3
4    -> * * * | * * - - * * * - | <-- rand4
12   -> * - - | * * - * * * * - | <-- rand5
11   -> * - - | * - * * * * * - | <-- rand6
LC122-> * - - | * - - - - - - - | <-- |SYN_MUX:17|~582~1
LC121-> * - - | * - - - - - - - | <-- |SYN_MUX:17|~583~1
LC36 -> - * - | * - - - - - - - | <-- |SYN_MUX:19|~573~1
LC103-> - * - | * - - - - - - - | <-- |SYN_MUX:19|~574~1
LC55 -> - - * | * - - - - - - - | <-- |SYN_MUX:19|~582~1
LC112-> - - * | * - - - - - - - | <-- |SYN_MUX:19|~583~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

               Logic cells placed in LAB 'B'
        +----- LC17 |SYN_MUX:20|~573~1
        | +--- LC27 |SYN_MUX:21|~573~1
        | | +- LC25 |SYN_MUX:21|~582~1
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'B'
LC      | | | | A B C D E F G H |     Logic cells that feed LAB 'B':

Pin
83   -> - - - | - - - - - - - - | <-- clk
10   -> * * * | - * * * * - * * | <-- err
4    -> - - * | * * - - * * * - | <-- rand4
12   -> - * * | * * - * * * * - | <-- rand5
15   -> * - - | - * - - * * - - | <-- rand7
5    -> * * * | - * * * * - * * | <-- x1
6    -> * * - | - * * * * - * * | <-- x2
8    -> * * - | - * * * * * * - | <-- x3
18   -> * * - | - * * * * - * - | <-- x4
9    -> * * * | - * * * * * * - | <-- x5
LC70 -> * * * | - * * * * - * * | <-- |SYN_MUX:1|setup1
LC101-> * * - | - * * * * - * * | <-- |SYN_MUX:17|setup1
LC1  -> * * - | * * * * * - * - | <-- |SYN_MUX:19|setup1
LC84 -> * * - | - * * * * * * - | <-- |SYN_MUX:20|setup1
LC65 -> * - - | - * - - - - - - | <-- |SYN_MUX:20|~573~2
LC89 -> * * * | - * * * * * * - | <-- |SYN_MUX:21|setup1
LC90 -> - - * | - * - * * * * - | <-- |SYN_MUX:21|setup0
LC106-> - * - | - * - - - - - - | <-- |SYN_MUX:21|~573~2
LC77 -> - - * | - * - - - - - - | <-- |SYN_MUX:21|~582~2
LC72 -> - - * | - * - - - - - - | <-- |SYN_MUX:21|~582~3
LC71 -> - - * | - * - - - - - - | <-- |SYN_MUX:21|~582~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                     Logic cells placed in LAB 'C'
        +----------- LC33 |SYN_MUX:1|~570~3
        | +--------- LC34 |SYN_MUX:1|~573~1
        | | +------- LC41 |SYN_MUX:1|~582~4
        | | | +----- LC37 |SYN_MUX:17|~573~1
        | | | | +--- LC39 |SYN_MUX:19|~564~2
        | | | | | +- LC36 |SYN_MUX:19|~573~1
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'C'
LC      | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':

Pin
83   -> - - - - - - | - - - - - - - - | <-- clk
10   -> * - * * - * | - * * * * - * * | <-- err
21   -> - - - * - - | * - * - - * * * | <-- rand2
11   -> - - - - - * | * - * * * * * - | <-- rand6
5    -> * - * * * * | - * * * * - * * | <-- x1
6    -> * - * * * * | - * * * * - * * | <-- x2
8    -> * - * * * * | - * * * * * * - | <-- x3
18   -> * - * * * * | - * * * * - * - | <-- x4
9    -> * - * * * * | - * * * * * * - | <-- x5
LC70 -> * - * * * * | - * * * * - * * | <-- |SYN_MUX:1|setup1
LC73 -> - - * - * - | - - * - * - * * | <-- |SYN_MUX:1|setup0
LC68 -> - * - - - - | - - * - - - - - | <-- |SYN_MUX:1|~573~2
LC80 -> - * - - - - | - - * - - - - - | <-- |SYN_MUX:1|~573~3
LC101-> * - * * * * | - * * * * - * * | <-- |SYN_MUX:17|setup1
LC100-> - - - * - - | - - * - - - - - | <-- |SYN_MUX:17|~573~2
LC1  -> * - * * * * | * * * * * - * - | <-- |SYN_MUX:19|setup1
LC109-> - - - - - * | - - * - - - - - | <-- |SYN_MUX:19|~573~2
LC84 -> * - * * * * | - * * * * * * - | <-- |SYN_MUX:20|setup1
LC89 -> * - * * * * | - * * * * * * - | <-- |SYN_MUX:21|setup1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                           Logic cells placed in LAB 'D'
        +----------------- LC50 |SYN_MUX:1|~564~1
        | +--------------- LC49 |SYN_MUX:17|~564~1
        | | +------------- LC56 |SYN_MUX:19|~564~1
        | | | +----------- LC55 |SYN_MUX:19|~582~1
        | | | | +--------- LC52 |SYN_MUX:19|~582~4
        | | | | | +------- LC63 |SYN_MUX:20|~564~1
        | | | | | | +----- LC51 |SYN_MUX:20|~582~4
        | | | | | | | +--- LC54 |SYN_MUX:21|~564~1
        | | | | | | | | +- LC53 y
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC52 -> - - - * - - - - - | - - - * - - - - | <-- |SYN_MUX:19|~582~4

Pin
83   -> - - - - - - - - - | - - - - - - - - | <-- clk
10   -> * * * * * * * * - | - * * * * - * * | <-- err
12   -> - - - * - - - - - | * * - * * * * - | <-- rand5
11   -> - - - * - - - - - | * - * * * * * - | <-- rand6
5    -> * * * * * * * * * | - * * * * - * * | <-- x1
6    -> * * * - * * * * * | - * * * * - * * | <-- x2
8    -> * * * - * * * * * | - * * * * * * - | <-- x3
18   -> * * * * * * * * * | - * * * * - * - | <-- x4
9    -> * * * - * * * * * | - * * * * * * - | <-- x5
LC70 -> * * * * * * * * * | - * * * * - * * | <-- |SYN_MUX:1|setup1
LC101-> * * * - * * * * * | - * * * * - * * | <-- |SYN_MUX:17|setup1
LC10 -> * * * - - * - * * | * - - * * - * * | <-- |SYN_MUX:17|setup0
LC1  -> * * * * * * * * * | * * * * * - * - | <-- |SYN_MUX:19|setup1
LC12 -> * * * * * * - * * | * - - * * - * - | <-- |SYN_MUX:19|setup0
LC39 -> * * * - - * - * * | - - - * - - - - | <-- |SYN_MUX:19|~564~2
LC102-> - - - * - - - - - | - - - * - - - - | <-- |SYN_MUX:19|~582~2
LC69 -> - - - * - - - - - | - - - * - - - - | <-- |SYN_MUX:19|~582~3
LC84 -> * * * - * * * * * | - * * * * * * - | <-- |SYN_MUX:20|setup1
LC94 -> * * * - - * * * * | - - - * * * * - | <-- |SYN_MUX:20|setup0
LC89 -> * * * - * * * * * | - * * * * * * - | <-- |SYN_MUX:21|setup1
LC90 -> * * * - - * - * * | - * - * * * * - | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC67 e1
        | +----------------------------- LC70 |SYN_MUX:1|setup1
        | | +--------------------------- LC73 |SYN_MUX:1|setup0
        | | | +------------------------- LC79 |SYN_MUX:1|~534~1
        | | | | +----------------------- LC68 |SYN_MUX:1|~573~2
        | | | | | +--------------------- LC80 |SYN_MUX:1|~573~3
        | | | | | | +------------------- LC78 |SYN_MUX:1|~582~3
        | | | | | | | +----------------- LC75 |SYN_MUX:17|~582~3
        | | | | | | | | +--------------- LC74 |SYN_MUX:17|~582~4
        | | | | | | | | | +------------- LC69 |SYN_MUX:19|~582~3
        | | | | | | | | | | +----------- LC65 |SYN_MUX:20|~573~2
        | | | | | | | | | | | +--------- LC76 |SYN_MUX:20|~582~1
        | | | | | | | | | | | | +------- LC66 |SYN_MUX:20|~582~3
        | | | | | | | | | | | | | +----- LC77 |SYN_MUX:21|~582~2
        | | | | | | | | | | | | | | +--- LC72 |SYN_MUX:21|~582~3
        | | | | | | | | | | | | | | | +- LC71 |SYN_MUX:21|~582~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':
LC70 -> * * - * * * * * * * * * * * * * | - * * * * - * * | <-- |SYN_MUX:1|setup1
LC73 -> * - * * * - * * - * * - * * * - | - - * - * - * * | <-- |SYN_MUX:1|setup0
LC66 -> - - - - - - - - - - - * - - - - | - - - - * - - - | <-- |SYN_MUX:20|~582~3

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
10   -> - - - - * * * * * * * * * * * * | - * * * * - * * | <-- err
16   -> * - - * * - - - - - - - - - - - | - - - - * * - * | <-- rand0
20   -> * - - - * * - - - - - - - - - - | * - - - * * * * | <-- rand1
4    -> * * * - - - - - - - - - - - - - | * * - - * * * - | <-- rand4
12   -> * * * - - - - - - - - - - - - - | * * - * * * * - | <-- rand5
11   -> * * * - - - - - - - * * - - - - | * - * * * * * - | <-- rand6
15   -> * * * - - - - - - - * * - - - - | - * - - * * - - | <-- rand7
5    -> * - - * * * * * * * * * * * * * | - * * * * - * * | <-- x1
6    -> - - - - * * * * * * * - * * * * | - * * * * - * * | <-- x2
8    -> - - - - * * * * * * * * * * * * | - * * * * * * - | <-- x3
18   -> - - - - * * * * * * * - * * * * | - * * * * - * - | <-- x4
9    -> - - - - * * * * * * * - * * * * | - * * * * * * - | <-- x5
LC50 -> * - - - - - - - - - - - - - - - | - - - - * - - * | <-- |SYN_MUX:1|~564~1
LC125-> * - - - - - - - - - - - - - - - | - - - - * - - - | <-- |SYN_MUX:1|~571~1
LC34 -> - * - - - - - - - - - - - - - - | - - - - * - - - | <-- |SYN_MUX:1|~573~1
LC126-> - * - - - - - - - - - - - - - - | - - - - * - - - | <-- |SYN_MUX:1|~574~1
LC127-> - - * - - - - - - - - - - - - - | - - - - * - - - | <-- |SYN_MUX:1|~582~1
LC116-> - - * - - - - - - - - - - - - - | - - - - * - - - | <-- |SYN_MUX:1|~583~1
LC101-> - - - - * * * * * * * - * * * * | - * * * * - * * | <-- |SYN_MUX:17|setup1
LC10 -> - - - - * - * * * * * - * * * - | * - - * * - * * | <-- |SYN_MUX:17|setup0
LC1  -> - - - - * * * * * * * - * * * * | * * * * * - * - | <-- |SYN_MUX:19|setup1
LC12 -> - - - - * - * * - * * - * * - - | * - - * * - * - | <-- |SYN_MUX:19|setup0
LC84 -> - - - - * * * * * * * * * * * * | - * * * * * * - | <-- |SYN_MUX:20|setup1
LC94 -> - - - - * - * * - * * * * * * - | - - - * * * * - | <-- |SYN_MUX:20|setup0
LC98 -> - - - - - - - - - - - * - - - - | - - - - * - - - | <-- |SYN_MUX:20|~582~2
LC51 -> - - - - - - - - - - - * - - - - | - - - - * - - - | <-- |SYN_MUX:20|~582~4
LC89 -> - - - - * * * * * * * - * * * * | - * * * * * * - | <-- |SYN_MUX:21|setup1
LC90 -> - - - - * - - - - - * - - * * * | - * - * * * * - | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                   Logic cells placed in LAB 'F'
        +------------------------- LC83 e3
        | +----------------------- LC85 e5
        | | +--------------------- LC95 |SYN_MUX:1|~570~1
        | | | +------------------- LC84 |SYN_MUX:20|setup1
        | | | | +----------------- LC94 |SYN_MUX:20|setup0
        | | | | | +--------------- LC86 |SYN_MUX:20|~543~1
        | | | | | | +------------- LC91 |SYN_MUX:20|~574~1
        | | | | | | | +----------- LC81 |SYN_MUX:20|~583~1
        | | | | | | | | +--------- LC89 |SYN_MUX:21|setup1
        | | | | | | | | | +------- LC90 |SYN_MUX:21|setup0
        | | | | | | | | | | +----- LC82 |SYN_MUX:21|~543~1
        | | | | | | | | | | | +--- LC93 |SYN_MUX:21|~574~1
        | | | | | | | | | | | | +- LC92 |SYN_MUX:21|~583~1
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC84 -> * - - * - * * - - - - - - | - * * * * * * - | <-- |SYN_MUX:20|setup1
LC94 -> * - - - * * * * - - - - - | - - - * * * * - | <-- |SYN_MUX:20|setup0
LC86 -> - - - - - - - * - - - - - | - - - - - * - - | <-- |SYN_MUX:20|~543~1
LC91 -> - - - * - - - - - - - - - | - - - - - * - - | <-- |SYN_MUX:20|~574~1
LC81 -> - - - - * - - - - - - - - | - - - - - * - - | <-- |SYN_MUX:20|~583~1
LC89 -> - * - - - - - - * - * * - | - * * * * * * - | <-- |SYN_MUX:21|setup1
LC90 -> - * - - - - - - - * * * * | - * - * * * * - | <-- |SYN_MUX:21|setup0
LC82 -> - - - - - - - - - - - - * | - - - - - * - - | <-- |SYN_MUX:21|~543~1
LC93 -> - - - - - - - - * - - - - | - - - - - * - - | <-- |SYN_MUX:21|~574~1
LC92 -> - - - - - - - - - * - - - | - - - - - * - - | <-- |SYN_MUX:21|~583~1

Pin
83   -> - - - - - - - - - - - - - | - - - - - - - - | <-- clk
16   -> - * - - - - - - * * - - - | - - - - * * - * | <-- rand0
20   -> - * - - - - - - * * - - - | * - - - * * * * | <-- rand1
21   -> * * - * * - - - * * - - - | * - * - - * * * | <-- rand2
17   -> * * - * * - - - * * - - - | * - - - - * * - | <-- rand3
4    -> * * - * * - - - - - * * - | * * - - * * * - | <-- rand4
12   -> * * - * * - - - - - - - - | * * - * * * * - | <-- rand5
11   -> * - - - - * * - - - - - - | * - * * * * * - | <-- rand6
15   -> * - - - - - - - - - - - - | - * - - * * - - | <-- rand7
8    -> * - - - - * * - - - - - - | - * * * * * * - | <-- x3
9    -> - * - - - - - - - - * * - | - * * * * * * - | <-- x5
LC97 -> - - * - - - * * - - - * * | - - - - - * * * | <-- |SYN_MUX:1|~570~2
LC33 -> - - * - - - * * - - - * * | - - - - - * * * | <-- |SYN_MUX:1|~570~3
LC63 -> * - - - - - * * - - - - - | - - - - - * - - | <-- |SYN_MUX:20|~564~1
LC124-> - - - - - - * * - - - - - | - - - - - * - - | <-- |SYN_MUX:20|~570~1
LC117-> * - - - - - - - - - - - - | - - - - - * - - | <-- |SYN_MUX:20|~571~1
LC17 -> - - - * - - - - - - - - - | - - - - - * - - | <-- |SYN_MUX:20|~573~1
LC76 -> - - - - * - - - - - - - - | - - - - - * - - | <-- |SYN_MUX:20|~582~1
LC54 -> - * - - - - - - - - - * * | - - - - - * - - | <-- |SYN_MUX:21|~564~1
LC119-> - - - - - - - - - - - * * | - - - - - * - - | <-- |SYN_MUX:21|~570~1
LC123-> - * - - - - - - - - - - - | - - - - - * - - | <-- |SYN_MUX:21|~571~1
LC27 -> - - - - - - - - * - - - - | - - - - - * - - | <-- |SYN_MUX:21|~573~1
LC25 -> - - - - - - - - - * - - - | - - - - - * - - | <-- |SYN_MUX:21|~582~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                     Logic cells placed in LAB 'G'
        +--------------------------- LC107 e2
        | +------------------------- LC99 e4
        | | +----------------------- LC97 |SYN_MUX:1|~570~2
        | | | +--------------------- LC104 |SYN_MUX:1|~582~2
        | | | | +------------------- LC101 |SYN_MUX:17|setup1
        | | | | | +----------------- LC100 |SYN_MUX:17|~573~2
        | | | | | | +--------------- LC105 |SYN_MUX:17|~582~2
        | | | | | | | +------------- LC108 |SYN_MUX:19|~543~1
        | | | | | | | | +----------- LC109 |SYN_MUX:19|~573~2
        | | | | | | | | | +--------- LC103 |SYN_MUX:19|~574~1
        | | | | | | | | | | +------- LC102 |SYN_MUX:19|~582~2
        | | | | | | | | | | | +----- LC112 |SYN_MUX:19|~583~1
        | | | | | | | | | | | | +--- LC98 |SYN_MUX:20|~582~2
        | | | | | | | | | | | | | +- LC106 |SYN_MUX:21|~573~2
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':
LC97 -> - - - - - - - - - * - * - - | - - - - - * * * | <-- |SYN_MUX:1|~570~2
LC101-> * - * * * * * - * - * - * * | - * * * * - * * | <-- |SYN_MUX:17|setup1
LC108-> - - - - - - - - - - - * - - | - - - - - - * - | <-- |SYN_MUX:19|~543~1

Pin
83   -> - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
10   -> - - * * - * * - * - * - * * | - * * * * - * * | <-- err
20   -> * * - - - * - - - - - - - - | * - - - * * * * | <-- rand1
21   -> * * - - - * - - - - - - - - | * - * - - * * * | <-- rand2
17   -> * * - - * - - - - - - - - - | * - - - - * * - | <-- rand3
4    -> * * - - * - - - - - - - - * | * * - - * * * - | <-- rand4
12   -> * * - - * - - * * * - - - * | * * - * * * * - | <-- rand5
11   -> * * - - * - - - * - - - - - | * - * * * * * - | <-- rand6
5    -> - - * * - * * - * - * - * * | - * * * * - * * | <-- x1
6    -> * - * * - * * - * - * - * * | - * * * * - * * | <-- x2
8    -> - - * * - * * - * - * - * * | - * * * * * * - | <-- x3
18   -> - * * * - * * * * * * - * * | - * * * * - * - | <-- x4
9    -> - - * * - * * - * - * - * * | - * * * * * * - | <-- x5
LC70 -> - - * * - * * - * - * - * * | - * * * * - * * | <-- |SYN_MUX:1|setup1
LC73 -> - - * * - * * - * - * - * * | - - * - * - * * | <-- |SYN_MUX:1|setup0
LC33 -> - - - - - - - - - * - * - - | - - - - - * * * | <-- |SYN_MUX:1|~570~3
LC10 -> * - * * - * * - * - * - * * | * - - * * - * * | <-- |SYN_MUX:17|setup0
LC49 -> * - - - - - - - - - - - - - | - - - - - - * * | <-- |SYN_MUX:17|~564~1
LC115-> * - - - - - - - - - - - - - | - - - - - - * - | <-- |SYN_MUX:17|~571~1
LC37 -> - - - - * - - - - - - - - - | - - - - - - * - | <-- |SYN_MUX:17|~573~1
LC118-> - - - - * - - - - - - - - - | - - - - - - * - | <-- |SYN_MUX:17|~574~1
LC1  -> - * * * - * * * * * * - * * | * * * * * - * - | <-- |SYN_MUX:19|setup1
LC12 -> - * * * - * * * * * * * * * | * - - * * - * - | <-- |SYN_MUX:19|setup0
LC56 -> - * - - - - - - - * - * - - | - - - - - - * - | <-- |SYN_MUX:19|~564~1
LC128-> - - - - - - - - - * - * - - | - - - - - - * - | <-- |SYN_MUX:19|~570~1
LC120-> - * - - - - - - - - - - - - | - - - - - - * - | <-- |SYN_MUX:19|~571~1
LC84 -> - - * * - * * - * - * - * * | - * * * * * * - | <-- |SYN_MUX:20|setup1
LC94 -> - - * * - * * - * - * - * * | - - - * * * * - | <-- |SYN_MUX:20|setup0
LC89 -> - - * * - * * - * - * - * * | - * * * * * * - | <-- |SYN_MUX:21|setup1
LC90 -> - - * * - * * - * - * - * * | - * - * * * * - | <-- |SYN_MUX:21|setup0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                         Logic cells placed in LAB 'H'
        +------------------------------- LC125 |SYN_MUX:1|~571~1
        | +----------------------------- LC126 |SYN_MUX:1|~574~1
        | | +--------------------------- LC127 |SYN_MUX:1|~582~1
        | | | +------------------------- LC116 |SYN_MUX:1|~583~1
        | | | | +----------------------- LC113 |SYN_MUX:17|~543~1
        | | | | | +--------------------- LC114 |SYN_MUX:17|~570~1
        | | | | | | +------------------- LC115 |SYN_MUX:17|~571~1
        | | | | | | | +----------------- LC118 |SYN_MUX:17|~574~1
        | | | | | | | | +--------------- LC122 |SYN_MUX:17|~582~1
        | | | | | | | | | +------------- LC121 |SYN_MUX:17|~583~1
        | | | | | | | | | | +----------- LC128 |SYN_MUX:19|~570~1
        | | | | | | | | | | | +--------- LC120 |SYN_MUX:19|~571~1
        | | | | | | | | | | | | +------- LC124 |SYN_MUX:20|~570~1
        | | | | | | | | | | | | | +----- LC117 |SYN_MUX:20|~571~1
        | | | | | | | | | | | | | | +--- LC119 |SYN_MUX:21|~570~1
        | | | | | | | | | | | | | | | +- LC123 |SYN_MUX:21|~571~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC113-> - - - - - - - - - * - - - - - - | - - - - - - - * | <-- |SYN_MUX:17|~543~1
LC114-> - - - - - - - * - * - - - - - - | - - - - - - - * | <-- |SYN_MUX:17|~570~1

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
10   -> - - * - - - - - * - - - - - - - | - * * * * - * * | <-- err
16   -> - - * * - - - - - - - - - - - - | - - - - * * - * | <-- rand0
20   -> - - * - * - - * * - - - - - - - | * - - - * * * * | <-- rand1
21   -> - - - - - - - - * - - - - - - - | * - * - - * * * | <-- rand2
5    -> - - * * - - - - * - - - - - - - | - * * * * - * * | <-- x1
6    -> - - * - * - - * * - - - - - - - | - * * * * - * * | <-- x2
LC70 -> - * * * - - - - * - - - - - - - | - * * * * - * * | <-- |SYN_MUX:1|setup1
LC73 -> - - * * - - - - - - - - - - - - | - - * - * - * * | <-- |SYN_MUX:1|setup0
LC79 -> - * - - - - - - - - - - - - - - | - - - - - - - * | <-- |SYN_MUX:1|~534~1
LC50 -> - * - * - - - - - - - - - - - - | - - - - * - - * | <-- |SYN_MUX:1|~564~1
LC95 -> - * - * - - - - - - - - - - - - | - - - - - - - * | <-- |SYN_MUX:1|~570~1
LC97 -> * * - * - * * * - * * * * * * * | - - - - - * * * | <-- |SYN_MUX:1|~570~2
LC33 -> * * - * - * * * - * * * * * * * | - - - - - * * * | <-- |SYN_MUX:1|~570~3
LC104-> - - * - - - - - - - - - - - - - | - - - - - - - * | <-- |SYN_MUX:1|~582~2
LC78 -> - - * - - - - - - - - - - - - - | - - - - - - - * | <-- |SYN_MUX:1|~582~3
LC41 -> - - * - - - - - - - - - - - - - | - - - - - - - * | <-- |SYN_MUX:1|~582~4
LC101-> - - * - * - - * * - - - - - - - | - * * * * - * * | <-- |SYN_MUX:17|setup1
LC10 -> - - - - * - - * * * - - - - - - | * - - * * - * * | <-- |SYN_MUX:17|setup0
LC49 -> - - - - - - - * - * - - - - - - | - - - - - - * * | <-- |SYN_MUX:17|~564~1
LC105-> - - - - - - - - * - - - - - - - | - - - - - - - * | <-- |SYN_MUX:17|~582~2
LC75 -> - - - - - - - - * - - - - - - - | - - - - - - - * | <-- |SYN_MUX:17|~582~3
LC74 -> - - - - - - - - * - - - - - - - | - - - - - - - * | <-- |SYN_MUX:17|~582~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    e:\vhdldesigns\research\nandbp01\dneuron01.rpt
dneuron01

** EQUATIONS **

clk      : INPUT;
err      : INPUT;
rand0    : INPUT;
rand1    : INPUT;
rand2    : INPUT;
rand3    : INPUT;
rand4    : INPUT;
rand5    : INPUT;
rand6    : INPUT;
rand7    : INPUT;
x1       : INPUT;
x2       : INPUT;
x3       : INPUT;
x4       : INPUT;
x5       : INPUT;

-- Node name is 'e1' = '|SYN_MUX:1|errout' 
-- Equation name is 'e1', type is output 
 e1      = DFFE( _EQ001 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 = !_LC070 &  _LC073 &  _LC125 & !rand0 &  rand1 & !rand4 & !rand5 & 
             !rand6 & !rand7 & !x1
         #  _LC050 & !_LC070 &  _LC073 & !_LC125 & !rand0 & !rand4 & !rand5 & 
             !rand6 & !rand7 &  x1
         #  _LC070 &  _LC125 & !rand0 &  rand1 & !rand4 & !rand5 & !rand6 & 
             !rand7 &  x1
         #  _LC050 &  _LC070 & !_LC125 & !rand0 & !rand4 & !rand5 & !rand6 & 
             !rand7 & !x1;

-- Node name is 'e2' = '|SYN_MUX:17|errout' 
-- Equation name is 'e2', type is output 
 e2      = DFFE( _EQ002 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  _LC010 & !_LC101 &  _LC115 & !rand1 &  rand2 & !rand3 & !rand4 & 
             !rand5 & !rand6 & !x2
         #  _LC010 &  _LC049 & !_LC101 & !_LC115 & !rand1 & !rand3 & !rand4 & 
             !rand5 & !rand6 &  x2
         #  _LC101 &  _LC115 & !rand1 &  rand2 & !rand3 & !rand4 & !rand5 & 
             !rand6 &  x2
         #  _LC049 &  _LC101 & !_LC115 & !rand1 & !rand3 & !rand4 & !rand5 & 
             !rand6 & !x2;

-- Node name is 'e3' = '|SYN_MUX:20|errout' 
-- Equation name is 'e3', type is output 
 e3      = DFFE( _EQ003 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 = !_LC084 &  _LC094 &  _LC117 & !rand2 & !rand3 & !rand4 & !rand5 & 
             !rand6 &  rand7 & !x3
         #  _LC063 & !_LC084 &  _LC094 & !_LC117 & !rand2 & !rand3 & !rand4 & 
             !rand5 & !rand6 &  x3
         #  _LC084 &  _LC117 & !rand2 & !rand3 & !rand4 & !rand5 & !rand6 & 
              rand7 &  x3
         #  _LC063 &  _LC084 & !_LC117 & !rand2 & !rand3 & !rand4 & !rand5 & 
             !rand6 & !x3;

-- Node name is 'e4' = '|SYN_MUX:19|errout' 
-- Equation name is 'e4', type is output 
 e4      = DFFE( _EQ004 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 = !_LC001 &  _LC012 &  _LC120 & !rand1 & !rand2 & !rand3 & !rand4 & 
             !rand5 &  rand6 & !x4
         # !_LC001 &  _LC012 &  _LC056 & !_LC120 & !rand1 & !rand2 & !rand3 & 
             !rand4 & !rand5 &  x4
         #  _LC001 &  _LC120 & !rand1 & !rand2 & !rand3 & !rand4 & !rand5 & 
              rand6 &  x4
         #  _LC001 &  _LC056 & !_LC120 & !rand1 & !rand2 & !rand3 & !rand4 & 
             !rand5 & !x4;

-- Node name is 'e5' = '|SYN_MUX:21|errout' 
-- Equation name is 'e5', type is output 
 e5      = DFFE( _EQ005 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 = !_LC089 &  _LC090 &  _LC123 & !rand0 & !rand1 & !rand2 & !rand3 & 
             !rand4 &  rand5 & !x5
         #  _LC054 & !_LC089 &  _LC090 & !_LC123 & !rand0 & !rand1 & !rand2 & 
             !rand3 & !rand4 &  x5
         #  _LC089 &  _LC123 & !rand0 & !rand1 & !rand2 & !rand3 & !rand4 & 
              rand5 &  x5
         #  _LC054 &  _LC089 & !_LC123 & !rand0 & !rand1 & !rand2 & !rand3 & 
             !rand4 & !x5;

-- Node name is 'y' 
-- Equation name is 'y', location is LC053, type is output.
 y       = LCELL( _EQ006 $  VCC);
  _EQ006 = !_LC039 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005;
  _X001  = EXP(!_LC001 &  _LC012 & !x4);
  _X002  = EXP(!_LC089 &  _LC090 & !x5);
  _X003  = EXP(!_LC084 &  _LC094 & !x3);
  _X004  = EXP( _LC010 & !_LC101 & !x2);
  _X005  = EXP( _LC070 &  x1);

-- Node name is '|SYN_MUX:1|:14' = '|SYN_MUX:1|setup0' 
-- Equation name is '_LC073', type is buried 
_LC073   = DFFE( _EQ007 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 =  _LC116 & !rand4 & !rand5 & !rand6 & !rand7
         #  _LC127 & !rand4 & !rand5 & !rand6 & !rand7
         #  _LC073 &  _X006;
  _X006  = EXP(!rand4 & !rand5 & !rand6 & !rand7);

-- Node name is '|SYN_MUX:1|:13' = '|SYN_MUX:1|setup1' 
-- Equation name is '_LC070', type is buried 
_LC070   = DFFE( _EQ008 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 =  _LC126 & !rand4 & !rand5 & !rand6 & !rand7
         #  _LC034 & !rand4 & !rand5 & !rand6 & !rand7
         #  _LC070 &  _X006;
  _X006  = EXP(!rand4 & !rand5 & !rand6 & !rand7);

-- Node name is '|SYN_MUX:1|~534~1' 
-- Equation name is '_LC079', type is buried 
-- synthesized logic cell 
_LC079   = LCELL( _EQ009 $  x1);
  _EQ009 = !_LC070 &  _LC073 & !rand0 &  x1
         #  _LC070 & !rand0 & !x1;

-- Node name is '|SYN_MUX:1|~564~1' 
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ010 $  _EQ011);
  _EQ010 =  err & !_LC039 & !_LC089 &  _LC090 & !x5 &  _X005
         #  err & !_LC001 &  _LC012 & !_LC039 & !x4 &  _X005
         #  err & !_LC039 & !_LC084 &  _LC094 & !x3 &  _X005
         #  err &  _LC010 & !_LC039 & !_LC101 & !x2 &  _X005;
  _X005  = EXP( _LC070 &  x1);
  _EQ011 =  err & !_LC039 &  _X005;
  _X005  = EXP( _LC070 &  x1);

-- Node name is '|SYN_MUX:1|~570~1' 
-- Equation name is '_LC095', type is buried 
-- synthesized logic cell 
_LC095   = LCELL( _EQ012 $  VCC);
  _EQ012 = !_LC033 & !_LC097;

-- Node name is '|SYN_MUX:1|~570~2' 
-- Equation name is '_LC097', type is buried 
-- synthesized logic cell 
_LC097   = LCELL( _EQ013 $  GND);
  _EQ013 =  err & !_LC089 &  _LC090 & !x5
         #  err & !_LC001 &  _LC012 & !x4
         #  err & !_LC084 &  _LC094 & !x3
         #  err &  _LC010 & !_LC101 & !x2
         #  err & !_LC070 &  _LC073 & !x1;

-- Node name is '|SYN_MUX:1|~570~3' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ014 $  GND);
  _EQ014 =  err &  _LC089 &  x5
         #  err &  _LC001 &  x4
         #  err &  _LC084 &  x3
         #  err &  _LC101 &  x2
         #  err &  _LC070 &  x1;

-- Node name is '|SYN_MUX:1|~571~1' 
-- Equation name is '_LC125', type is buried 
-- synthesized logic cell 
_LC125   = LCELL( _EQ012 $  VCC);

-- Node name is '|SYN_MUX:1|~573~1' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ015 $  VCC);
  _EQ015 = !_LC068 & !_LC080;

-- Node name is '|SYN_MUX:1|~573~2' 
-- Equation name is '_LC068', type is buried 
-- synthesized logic cell 
_LC068   = LCELL( _EQ016 $  GND);
  _EQ016 =  err & !_LC070 &  _LC073 &  rand0 & !rand1 & !x1
         #  err &  _LC070 & !_LC089 &  _LC090 & !x1 & !x5
         #  err & !_LC001 &  _LC012 &  _LC070 & !x1 & !x4
         #  err &  _LC070 & !_LC084 &  _LC094 & !x1 & !x3
         #  err &  _LC010 &  _LC070 & !_LC101 & !x1 & !x2;

-- Node name is '|SYN_MUX:1|~573~3' 
-- Equation name is '_LC080', type is buried 
-- synthesized logic cell 
_LC080   = LCELL( _EQ017 $  GND);
  _EQ017 =  err &  _LC070 &  _LC089 & !x1 &  x5
         #  err &  _LC001 &  _LC070 & !x1 &  x4
         #  err &  _LC070 &  _LC084 & !x1 &  x3
         #  err &  _LC070 &  _LC101 & !x1 &  x2
         #  err &  _LC070 &  rand1 &  x1;

-- Node name is '|SYN_MUX:1|~574~1' 
-- Equation name is '_LC126', type is buried 
-- synthesized logic cell 
_LC126   = LCELL( _EQ018 $  GND);
  _EQ018 = !_LC033 & !_LC050 &  _LC070 & !_LC097
         #  _LC050 &  _LC079 & !_LC095;

-- Node name is '|SYN_MUX:1|~582~1' 
-- Equation name is '_LC127', type is buried 
-- synthesized logic cell 
_LC127   = LCELL( _EQ019 $  VCC);
  _EQ019 = !_LC041 & !_LC078 & !_LC104 &  _X007 &  _X008 &  _X009 &  _X010;
  _X007  = EXP( err & !_LC070 &  _LC073 &  _LC101 &  x1 &  x2);
  _X008  = EXP( err &  _LC070 &  _LC073 &  rand1 &  x1);
  _X009  = EXP( err &  _LC070 &  rand0 & !rand1 &  x1);
  _X010  = EXP( err & !_LC070 &  _LC073 &  rand1 & !x1);

-- Node name is '|SYN_MUX:1|~582~2' 
-- Equation name is '_LC104', type is buried 
-- synthesized logic cell 
_LC104   = LCELL( _EQ020 $  GND);
  _EQ020 =  err &  _LC070 &  _LC073 & !_LC089 &  _LC090 & !x1 & !x5
         #  err & !_LC001 &  _LC012 &  _LC070 &  _LC073 & !x1 & !x4
         #  err &  _LC070 &  _LC073 & !_LC084 &  _LC094 & !x1 & !x3
         #  err &  _LC010 &  _LC070 &  _LC073 & !_LC101 & !x1 & !x2
         #  err & !_LC070 &  _LC073 & !_LC089 &  _LC090 &  x1 & !x5;

-- Node name is '|SYN_MUX:1|~582~3' 
-- Equation name is '_LC078', type is buried 
-- synthesized logic cell 
_LC078   = LCELL( _EQ021 $  GND);
  _EQ021 =  err & !_LC001 &  _LC012 & !_LC070 &  _LC073 &  x1 & !x4
         #  err & !_LC070 &  _LC073 & !_LC084 &  _LC094 &  x1 & !x3
         #  err &  _LC010 & !_LC070 &  _LC073 & !_LC101 &  x1 & !x2
         #  err &  _LC070 &  _LC073 &  _LC089 & !x1 &  x5
         #  err &  _LC001 &  _LC070 &  _LC073 & !x1 &  x4;

-- Node name is '|SYN_MUX:1|~582~4' 
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ022 $  GND);
  _EQ022 =  err &  _LC070 &  _LC073 &  _LC084 & !x1 &  x3
         #  err &  _LC070 &  _LC073 &  _LC101 & !x1 &  x2
         #  err & !_LC070 &  _LC073 &  _LC089 &  x1 &  x5
         #  err &  _LC001 & !_LC070 &  _LC073 &  x1 &  x4
         #  err & !_LC070 &  _LC073 &  _LC084 &  x1 &  x3;

-- Node name is '|SYN_MUX:1|~583~1' 
-- Equation name is '_LC116', type is buried 
-- synthesized logic cell 
_LC116   = LCELL( _EQ023 $  _EQ024);
  _EQ023 = !_LC033 &  _LC070 & !_LC073 & !_LC097 & !rand0
         # !_LC033 & !_LC073 & !_LC097 &  x1
         # !_LC033 & !_LC050 & !_LC073 & !_LC097
         #  _LC050 & !_LC070 & !_LC095 &  rand0 &  x1;
  _EQ024 = !_LC033 & !_LC097;

-- Node name is '|SYN_MUX:17|:14' = '|SYN_MUX:17|setup0' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( _EQ025 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ025 =  _LC121 & !rand3 & !rand4 & !rand5 & !rand6
         #  _LC122 & !rand3 & !rand4 & !rand5 & !rand6
         #  _LC010 &  _X011;
  _X011  = EXP(!rand3 & !rand4 & !rand5 & !rand6);

-- Node name is '|SYN_MUX:17|:13' = '|SYN_MUX:17|setup1' 
-- Equation name is '_LC101', type is buried 
_LC101   = DFFE( _EQ026 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ026 =  _LC118 & !rand3 & !rand4 & !rand5 & !rand6
         #  _LC037 & !rand3 & !rand4 & !rand5 & !rand6
         #  _LC101 &  _X011;
  _X011  = EXP(!rand3 & !rand4 & !rand5 & !rand6);

-- Node name is '|SYN_MUX:17|~543~1' 
-- Equation name is '_LC113', type is buried 
-- synthesized logic cell 
_LC113   = LCELL( _EQ027 $  VCC);
  _EQ027 = !_LC101 &  rand1 &  x2
         # !_LC010 &  _LC101 & !rand1
         # !_LC010 &  x2;

-- Node name is '|SYN_MUX:17|~564~1' 
-- Equation name is '_LC049', type is buried 
-- synthesized logic cell 
_LC049   = LCELL( _EQ028 $  _EQ029);
  _EQ028 =  err & !_LC039 & !_LC089 &  _LC090 & !x5 &  _X005
         #  err & !_LC001 &  _LC012 & !_LC039 & !x4 &  _X005
         #  err & !_LC039 & !_LC084 &  _LC094 & !x3 &  _X005
         #  err &  _LC010 & !_LC039 & !_LC101 & !x2 &  _X005;
  _X005  = EXP( _LC070 &  x1);
  _EQ029 =  err & !_LC039 &  _X005;
  _X005  = EXP( _LC070 &  x1);

-- Node name is '|SYN_MUX:17|~570~1' 
-- Equation name is '_LC114', type is buried 
-- synthesized logic cell 
_LC114   = LCELL( _EQ030 $  VCC);
  _EQ030 = !_LC033 & !_LC097;

-- Node name is '|SYN_MUX:17|~571~1' 
-- Equation name is '_LC115', type is buried 
-- synthesized logic cell 
_LC115   = LCELL( _EQ030 $  VCC);

-- Node name is '|SYN_MUX:17|~573~1' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ031 $  VCC);
  _EQ031 = !_LC100 &  _X012 &  _X013 &  _X014 &  _X015 &  _X016;
  _X012  = EXP( err &  _LC089 &  _LC101 & !x2 &  x5);
  _X013  = EXP( err &  _LC001 &  _LC101 & !x2 &  x4);
  _X014  = EXP( err &  _LC084 &  _LC101 & !x2 &  x3);
  _X015  = EXP( err &  _LC070 &  _LC101 &  x1 & !x2);
  _X016  = EXP( err &  _LC101 &  rand2 &  x2);

-- Node name is '|SYN_MUX:17|~573~2' 
-- Equation name is '_LC100', type is buried 
-- synthesized logic cell 
_LC100   = LCELL( _EQ032 $  GND);
  _EQ032 =  err &  _LC010 & !_LC101 &  rand1 & !rand2 & !x2
         #  err & !_LC089 &  _LC090 &  _LC101 & !x2 & !x5
         #  err & !_LC001 &  _LC012 &  _LC101 & !x2 & !x4
         #  err & !_LC084 &  _LC094 &  _LC101 & !x2 & !x3
         #  err & !_LC070 &  _LC073 &  _LC101 & !x1 & !x2;

-- Node name is '|SYN_MUX:17|~574~1' 
-- Equation name is '_LC118', type is buried 
-- synthesized logic cell 
_LC118   = LCELL( _EQ033 $  GND);
  _EQ033 = !_LC010 & !_LC033 &  _LC049 & !_LC097 &  x2
         # !_LC033 & !_LC097 &  _LC101 & !rand1
         # !_LC033 & !_LC049 & !_LC097 &  _LC101
         #  _LC049 & !_LC114 &  rand1 &  x2;

-- Node name is '|SYN_MUX:17|~582~1' 
-- Equation name is '_LC122', type is buried 
-- synthesized logic cell 
_LC122   = LCELL( _EQ034 $  VCC);
  _EQ034 = !_LC074 & !_LC075 & !_LC105 &  _X017 &  _X018 &  _X019 &  _X020;
  _X017  = EXP( err &  _LC010 &  _LC070 & !_LC101 &  x1 &  x2);
  _X018  = EXP( err &  _LC010 &  _LC101 &  rand2 &  x2);
  _X019  = EXP( err &  _LC101 &  rand1 & !rand2 &  x2);
  _X020  = EXP( err &  _LC010 & !_LC101 &  rand2 & !x2);

-- Node name is '|SYN_MUX:17|~582~2' 
-- Equation name is '_LC105', type is buried 
-- synthesized logic cell 
_LC105   = LCELL( _EQ035 $  GND);
  _EQ035 =  err &  _LC010 & !_LC089 &  _LC090 &  _LC101 & !x2 & !x5
         #  err & !_LC001 &  _LC010 &  _LC012 &  _LC101 & !x2 & !x4
         #  err &  _LC010 & !_LC084 &  _LC094 &  _LC101 & !x2 & !x3
         #  err &  _LC010 & !_LC070 &  _LC073 &  _LC101 & !x1 & !x2
         #  err &  _LC010 & !_LC089 &  _LC090 & !_LC101 &  x2 & !x5;

-- Node name is '|SYN_MUX:17|~582~3' 
-- Equation name is '_LC075', type is buried 
-- synthesized logic cell 
_LC075   = LCELL( _EQ036 $  GND);
  _EQ036 =  err & !_LC001 &  _LC010 &  _LC012 & !_LC101 &  x2 & !x4
         #  err &  _LC010 & !_LC084 &  _LC094 & !_LC101 &  x2 & !x3
         #  err &  _LC010 & !_LC070 &  _LC073 & !_LC101 & !x1 &  x2
         #  err &  _LC010 &  _LC089 &  _LC101 & !x2 &  x5
         #  err &  _LC001 &  _LC010 &  _LC101 & !x2 &  x4;

-- Node name is '|SYN_MUX:17|~582~4' 
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ037 $  GND);
  _EQ037 =  err &  _LC010 &  _LC084 &  _LC101 & !x2 &  x3
         #  err &  _LC010 &  _LC070 &  _LC101 &  x1 & !x2
         #  err &  _LC010 &  _LC089 & !_LC101 &  x2 &  x5
         #  err &  _LC001 &  _LC010 & !_LC101 &  x2 &  x4
         #  err &  _LC010 &  _LC084 & !_LC101 &  x2 &  x3;

-- Node name is '|SYN_MUX:17|~583~1' 
-- Equation name is '_LC121', type is buried 
-- synthesized logic cell 
_LC121   = LCELL( _EQ038 $  GND);
  _EQ038 =  _LC010 & !_LC033 & !_LC049 & !_LC097
         #  _LC049 &  _LC113 & !_LC114;

-- Node name is '|SYN_MUX:19|:14' = '|SYN_MUX:19|setup0' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFFE( _EQ039 $  _EQ040, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ039 = !_LC055 & !_LC112 & !rand1 & !rand2 & !rand3 & !rand4
         #  _LC012 &  _X021;
  _X021  = EXP(!rand1 & !rand2 & !rand3 & !rand4);
  _EQ040 = !rand1 & !rand2 & !rand3 & !rand4;

-- Node name is '|SYN_MUX:19|:13' = '|SYN_MUX:19|setup1' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFFE( _EQ041 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ041 =  _LC103 & !rand1 & !rand2 & !rand3 & !rand4
         #  _LC036 & !rand1 & !rand2 & !rand3 & !rand4
         #  _LC001 &  _X021;
  _X021  = EXP(!rand1 & !rand2 & !rand3 & !rand4);

-- Node name is '|SYN_MUX:19|~543~1' 
-- Equation name is '_LC108', type is buried 
-- synthesized logic cell 
_LC108   = LCELL( _EQ042 $  VCC);
  _EQ042 = !_LC001 &  rand5 &  x4
         #  _LC001 & !_LC012 & !rand5
         # !_LC012 &  x4;

-- Node name is '|SYN_MUX:19|~564~1' 
-- Equation name is '_LC056', type is buried 
-- synthesized logic cell 
_LC056   = LCELL( _EQ043 $  _EQ044);
  _EQ043 =  err & !_LC039 & !_LC089 &  _LC090 & !x5 &  _X005
         #  err & !_LC001 &  _LC012 & !_LC039 & !x4 &  _X005
         #  err & !_LC039 & !_LC084 &  _LC094 & !x3 &  _X005
         #  err &  _LC010 & !_LC039 & !_LC101 & !x2 &  _X005;
  _X005  = EXP( _LC070 &  x1);
  _EQ044 =  err & !_LC039 &  _X005;
  _X005  = EXP( _LC070 &  x1);

-- Node name is '|SYN_MUX:19|~564~2' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ045 $  GND);
  _EQ045 = !_LC070 &  _LC073 & !x1
         #  _LC089 &  x5
         #  _LC001 &  x4
         #  _LC084 &  x3
         #  _LC101 &  x2;

-- Node name is '|SYN_MUX:19|~570~1' 
-- Equation name is '_LC128', type is buried 
-- synthesized logic cell 
_LC128   = LCELL( _EQ046 $  VCC);
  _EQ046 = !_LC033 & !_LC097;

-- Node name is '|SYN_MUX:19|~571~1' 
-- Equation name is '_LC120', type is buried 
-- synthesized logic cell 
_LC120   = LCELL( _EQ046 $  VCC);

-- Node name is '|SYN_MUX:19|~573~1' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ047 $  VCC);
  _EQ047 = !_LC109 &  _X022 &  _X023 &  _X024 &  _X025 &  _X026;
  _X022  = EXP( err &  _LC001 &  _LC089 & !x4 &  x5);
  _X023  = EXP( err &  _LC001 &  _LC084 &  x3 & !x4);
  _X024  = EXP( err &  _LC001 &  _LC101 &  x2 & !x4);
  _X025  = EXP( err &  _LC001 &  _LC070 &  x1 & !x4);
  _X026  = EXP( err &  _LC001 &  rand6 &  x4);

-- Node name is '|SYN_MUX:19|~573~2' 
-- Equation name is '_LC109', type is buried 
-- synthesized logic cell 
_LC109   = LCELL( _EQ048 $  GND);
  _EQ048 =  err & !_LC001 &  _LC012 &  rand5 & !rand6 & !x4
         #  err &  _LC001 & !_LC089 &  _LC090 & !x4 & !x5
         #  err &  _LC001 & !_LC084 &  _LC094 & !x3 & !x4
         #  err &  _LC001 &  _LC010 & !_LC101 & !x2 & !x4
         #  err &  _LC001 & !_LC070 &  _LC073 & !x1 & !x4;

-- Node name is '|SYN_MUX:19|~574~1' 
-- Equation name is '_LC103', type is buried 
-- synthesized logic cell 
_LC103   = LCELL( _EQ049 $  GND);
  _EQ049 = !_LC012 & !_LC033 &  _LC056 & !_LC097 &  x4
         #  _LC001 & !_LC033 & !_LC097 & !rand5
         #  _LC001 & !_LC033 & !_LC056 & !_LC097
         #  _LC056 & !_LC128 &  rand5 &  x4;

-- Node name is '|SYN_MUX:19|~582~1' 
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ050 $  VCC);
  _EQ050 = !_LC052 & !_LC069 & !_LC102 &  _X027 &  _X028 &  _X029 &  _X030;
  _X027  = EXP( err & !_LC001 &  _LC012 &  _LC070 &  x1 &  x4);
  _X028  = EXP( err &  _LC001 &  _LC012 &  rand6 &  x4);
  _X029  = EXP( err &  _LC001 &  rand5 & !rand6 &  x4);
  _X030  = EXP( err & !_LC001 &  _LC012 &  rand6 & !x4);

-- Node name is '|SYN_MUX:19|~582~2' 
-- Equation name is '_LC102', type is buried 
-- synthesized logic cell 
_LC102   = LCELL( _EQ051 $  GND);
  _EQ051 =  err &  _LC001 &  _LC012 & !_LC089 &  _LC090 & !x4 & !x5
         #  err &  _LC001 &  _LC012 & !_LC084 &  _LC094 & !x3 & !x4
         #  err &  _LC001 &  _LC010 &  _LC012 & !_LC101 & !x2 & !x4
         #  err &  _LC001 &  _LC012 & !_LC070 &  _LC073 & !x1 & !x4
         #  err & !_LC001 &  _LC012 & !_LC089 &  _LC090 &  x4 & !x5;

-- Node name is '|SYN_MUX:19|~582~3' 
-- Equation name is '_LC069', type is buried 
-- synthesized logic cell 
_LC069   = LCELL( _EQ052 $  GND);
  _EQ052 =  err & !_LC001 &  _LC012 & !_LC084 &  _LC094 & !x3 &  x4
         #  err & !_LC001 &  _LC010 &  _LC012 & !_LC101 & !x2 &  x4
         #  err & !_LC001 &  _LC012 & !_LC070 &  _LC073 & !x1 &  x4
         #  err &  _LC001 &  _LC012 &  _LC089 & !x4 &  x5
         #  err &  _LC001 &  _LC012 &  _LC084 &  x3 & !x4;

-- Node name is '|SYN_MUX:19|~582~4' 
-- Equation name is '_LC052', type is buried 
-- synthesized logic cell 
_LC052   = LCELL( _EQ053 $  GND);
  _EQ053 =  err &  _LC001 &  _LC012 &  _LC101 &  x2 & !x4
         #  err &  _LC001 &  _LC012 &  _LC070 &  x1 & !x4
         #  err & !_LC001 &  _LC012 &  _LC089 &  x4 &  x5
         #  err & !_LC001 &  _LC012 &  _LC084 &  x3 &  x4
         #  err & !_LC001 &  _LC012 &  _LC101 &  x2 &  x4;

-- Node name is '|SYN_MUX:19|~583~1' 
-- Equation name is '_LC112', type is buried 
-- synthesized logic cell 
_LC112   = LCELL( _EQ054 $  GND);
  _EQ054 =  _LC012 & !_LC033 & !_LC056 & !_LC097
         #  _LC056 &  _LC108 & !_LC128;

-- Node name is '|SYN_MUX:20|:14' = '|SYN_MUX:20|setup0' 
-- Equation name is '_LC094', type is buried 
_LC094   = DFFE( _EQ055 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ055 =  _LC081 & !rand2 & !rand3 & !rand4 & !rand5
         #  _LC076 & !rand2 & !rand3 & !rand4 & !rand5
         #  _LC094 &  _X031;
  _X031  = EXP(!rand2 & !rand3 & !rand4 & !rand5);

-- Node name is '|SYN_MUX:20|:13' = '|SYN_MUX:20|setup1' 
-- Equation name is '_LC084', type is buried 
_LC084   = DFFE( _EQ056 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ056 =  _LC091 & !rand2 & !rand3 & !rand4 & !rand5
         #  _LC017 & !rand2 & !rand3 & !rand4 & !rand5
         #  _LC084 &  _X031;
  _X031  = EXP(!rand2 & !rand3 & !rand4 & !rand5);

-- Node name is '|SYN_MUX:20|~543~1' 
-- Equation name is '_LC086', type is buried 
-- synthesized logic cell 
_LC086   = LCELL( _EQ057 $  VCC);
  _EQ057 = !_LC084 &  rand6 &  x3
         #  _LC084 & !_LC094 & !rand6
         # !_LC094 &  x3;

-- Node name is '|SYN_MUX:20|~564~1' 
-- Equation name is '_LC063', type is buried 
-- synthesized logic cell 
_LC063   = LCELL( _EQ058 $  _EQ059);
  _EQ058 =  err & !_LC039 & !_LC089 &  _LC090 & !x5 &  _X005
         #  err & !_LC001 &  _LC012 & !_LC039 & !x4 &  _X005
         #  err & !_LC039 & !_LC084 &  _LC094 & !x3 &  _X005
         #  err &  _LC010 & !_LC039 & !_LC101 & !x2 &  _X005;
  _X005  = EXP( _LC070 &  x1);
  _EQ059 =  err & !_LC039 &  _X005;
  _X005  = EXP( _LC070 &  x1);

-- Node name is '|SYN_MUX:20|~570~1' 
-- Equation name is '_LC124', type is buried 
-- synthesized logic cell 
_LC124   = LCELL( _EQ060 $  VCC);
  _EQ060 = !_LC033 & !_LC097;

-- Node name is '|SYN_MUX:20|~571~1' 
-- Equation name is '_LC117', type is buried 
-- synthesized logic cell 
_LC117   = LCELL( _EQ060 $  VCC);

-- Node name is '|SYN_MUX:20|~573~1' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ061 $  VCC);
  _EQ061 = !_LC065 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036;
  _X032  = EXP( err &  _LC084 &  _LC089 & !x3 &  x5);
  _X033  = EXP( err &  _LC001 &  _LC084 & !x3 &  x4);
  _X034  = EXP( err &  _LC084 &  _LC101 &  x2 & !x3);
  _X035  = EXP( err &  _LC070 &  _LC084 &  x1 & !x3);
  _X036  = EXP( err &  _LC084 &  rand7 &  x3);

-- Node name is '|SYN_MUX:20|~573~2' 
-- Equation name is '_LC065', type is buried 
-- synthesized logic cell 
_LC065   = LCELL( _EQ062 $  GND);
  _EQ062 =  err & !_LC084 &  _LC094 &  rand6 & !rand7 & !x3
         #  err &  _LC084 & !_LC089 &  _LC090 & !x3 & !x5
         #  err & !_LC001 &  _LC012 &  _LC084 & !x3 & !x4
         #  err &  _LC010 &  _LC084 & !_LC101 & !x2 & !x3
         #  err & !_LC070 &  _LC073 &  _LC084 & !x1 & !x3;

-- Node name is '|SYN_MUX:20|~574~1' 
-- Equation name is '_LC091', type is buried 
-- synthesized logic cell 
_LC091   = LCELL( _EQ063 $  GND);
  _EQ063 = !_LC033 &  _LC063 & !_LC094 & !_LC097 &  x3
         # !_LC033 &  _LC084 & !_LC097 & !rand6
         # !_LC033 & !_LC063 &  _LC084 & !_LC097
         #  _LC063 & !_LC124 &  rand6 &  x3;

-- Node name is '|SYN_MUX:20|~582~1' 
-- Equation name is '_LC076', type is buried 
-- synthesized logic cell 
_LC076   = LCELL( _EQ064 $  VCC);
  _EQ064 = !_LC051 & !_LC066 & !_LC098 &  _X037 &  _X038 &  _X039 &  _X040;
  _X037  = EXP( err &  _LC070 & !_LC084 &  _LC094 &  x1 &  x3);
  _X038  = EXP( err &  _LC084 &  _LC094 &  rand7 &  x3);
  _X039  = EXP( err &  _LC084 &  rand6 & !rand7 &  x3);
  _X040  = EXP( err & !_LC084 &  _LC094 &  rand7 & !x3);

-- Node name is '|SYN_MUX:20|~582~2' 
-- Equation name is '_LC098', type is buried 
-- synthesized logic cell 
_LC098   = LCELL( _EQ065 $  GND);
  _EQ065 =  err &  _LC084 & !_LC089 &  _LC090 &  _LC094 & !x3 & !x5
         #  err & !_LC001 &  _LC012 &  _LC084 &  _LC094 & !x3 & !x4
         #  err &  _LC010 &  _LC084 &  _LC094 & !_LC101 & !x2 & !x3
         #  err & !_LC070 &  _LC073 &  _LC084 &  _LC094 & !x1 & !x3
         #  err & !_LC084 & !_LC089 &  _LC090 &  _LC094 &  x3 & !x5;

-- Node name is '|SYN_MUX:20|~582~3' 
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( _EQ066 $  GND);
  _EQ066 =  err & !_LC001 &  _LC012 & !_LC084 &  _LC094 &  x3 & !x4
         #  err &  _LC010 & !_LC084 &  _LC094 & !_LC101 & !x2 &  x3
         #  err & !_LC070 &  _LC073 & !_LC084 &  _LC094 & !x1 &  x3
         #  err &  _LC084 &  _LC089 &  _LC094 & !x3 &  x5
         #  err &  _LC001 &  _LC084 &  _LC094 & !x3 &  x4;

-- Node name is '|SYN_MUX:20|~582~4' 
-- Equation name is '_LC051', type is buried 
-- synthesized logic cell 
_LC051   = LCELL( _EQ067 $  GND);
  _EQ067 =  err &  _LC084 &  _LC094 &  _LC101 &  x2 & !x3
         #  err &  _LC070 &  _LC084 &  _LC094 &  x1 & !x3
         #  err & !_LC084 &  _LC089 &  _LC094 &  x3 &  x5
         #  err &  _LC001 & !_LC084 &  _LC094 &  x3 &  x4
         #  err & !_LC084 &  _LC094 &  _LC101 &  x2 &  x3;

-- Node name is '|SYN_MUX:20|~583~1' 
-- Equation name is '_LC081', type is buried 
-- synthesized logic cell 
_LC081   = LCELL( _EQ068 $  GND);
  _EQ068 = !_LC033 & !_LC063 &  _LC094 & !_LC097
         #  _LC063 &  _LC086 & !_LC124;

-- Node name is '|SYN_MUX:21|:14' = '|SYN_MUX:21|setup0' 
-- Equation name is '_LC090', type is buried 
_LC090   = DFFE( _EQ069 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ069 =  _LC092 & !rand0 & !rand1 & !rand2 & !rand3
         #  _LC025 & !rand0 & !rand1 & !rand2 & !rand3
         #  _LC090 &  _X041;
  _X041  = EXP(!rand0 & !rand1 & !rand2 & !rand3);

-- Node name is '|SYN_MUX:21|:13' = '|SYN_MUX:21|setup1' 
-- Equation name is '_LC089', type is buried 
_LC089   = DFFE( _EQ070 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ070 =  _LC093 & !rand0 & !rand1 & !rand2 & !rand3
         #  _LC027 & !rand0 & !rand1 & !rand2 & !rand3
         #  _LC089 &  _X041;
  _X041  = EXP(!rand0 & !rand1 & !rand2 & !rand3);

-- Node name is '|SYN_MUX:21|~543~1' 
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ071 $  VCC);
  _EQ071 = !_LC089 &  rand4 &  x5
         #  _LC089 & !_LC090 & !rand4
         # !_LC090 &  x5;

-- Node name is '|SYN_MUX:21|~564~1' 
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ072 $  _EQ073);
  _EQ072 =  err & !_LC039 & !_LC089 &  _LC090 & !x5 &  _X005
         #  err & !_LC001 &  _LC012 & !_LC039 & !x4 &  _X005
         #  err & !_LC039 & !_LC084 &  _LC094 & !x3 &  _X005
         #  err &  _LC010 & !_LC039 & !_LC101 & !x2 &  _X005;
  _X005  = EXP( _LC070 &  x1);
  _EQ073 =  err & !_LC039 &  _X005;
  _X005  = EXP( _LC070 &  x1);

-- Node name is '|SYN_MUX:21|~570~1' 
-- Equation name is '_LC119', type is buried 
-- synthesized logic cell 
_LC119   = LCELL( _EQ074 $  VCC);
  _EQ074 = !_LC033 & !_LC097;

-- Node name is '|SYN_MUX:21|~571~1' 
-- Equation name is '_LC123', type is buried 
-- synthesized logic cell 
_LC123   = LCELL( _EQ074 $  VCC);

-- Node name is '|SYN_MUX:21|~573~1' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ075 $  VCC);
  _EQ075 = !_LC106 &  _X042 &  _X043 &  _X044 &  _X045 &  _X046;
  _X042  = EXP( err &  _LC001 &  _LC089 &  x4 & !x5);
  _X043  = EXP( err &  _LC084 &  _LC089 &  x3 & !x5);
  _X044  = EXP( err &  _LC089 &  _LC101 &  x2 & !x5);
  _X045  = EXP( err &  _LC070 &  _LC089 &  x1 & !x5);
  _X046  = EXP( err &  _LC089 &  rand5 &  x5);

-- Node name is '|SYN_MUX:21|~573~2' 
-- Equation name is '_LC106', type is buried 
-- synthesized logic cell 
_LC106   = LCELL( _EQ076 $  GND);
  _EQ076 =  err & !_LC089 &  _LC090 &  rand4 & !rand5 & !x5
         #  err & !_LC001 &  _LC012 &  _LC089 & !x4 & !x5
         #  err & !_LC084 &  _LC089 &  _LC094 & !x3 & !x5
         #  err &  _LC010 &  _LC089 & !_LC101 & !x2 & !x5
         #  err & !_LC070 &  _LC073 &  _LC089 & !x1 & !x5;

-- Node name is '|SYN_MUX:21|~574~1' 
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ077 $  GND);
  _EQ077 = !_LC033 &  _LC054 & !_LC090 & !_LC097 &  x5
         # !_LC033 &  _LC089 & !_LC097 & !rand4
         # !_LC033 & !_LC054 &  _LC089 & !_LC097
         #  _LC054 & !_LC119 &  rand4 &  x5;

-- Node name is '|SYN_MUX:21|~582~1' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ078 $  VCC);
  _EQ078 = !_LC071 & !_LC072 & !_LC077 &  _X047 &  _X048 &  _X049 &  _X050;
  _X047  = EXP( err &  _LC070 & !_LC089 &  _LC090 &  x1 &  x5);
  _X048  = EXP( err &  _LC089 &  _LC090 &  rand5 &  x5);
  _X049  = EXP( err &  _LC089 &  rand4 & !rand5 &  x5);
  _X050  = EXP( err & !_LC089 &  _LC090 &  rand5 & !x5);

-- Node name is '|SYN_MUX:21|~582~2' 
-- Equation name is '_LC077', type is buried 
-- synthesized logic cell 
_LC077   = LCELL( _EQ079 $  GND);
  _EQ079 =  err & !_LC001 &  _LC012 &  _LC089 &  _LC090 & !x4 & !x5
         #  err & !_LC084 &  _LC089 &  _LC090 &  _LC094 & !x3 & !x5
         #  err &  _LC010 &  _LC089 &  _LC090 & !_LC101 & !x2 & !x5
         #  err & !_LC070 &  _LC073 &  _LC089 &  _LC090 & !x1 & !x5
         #  err & !_LC001 &  _LC012 & !_LC089 &  _LC090 & !x4 &  x5;

-- Node name is '|SYN_MUX:21|~582~3' 
-- Equation name is '_LC072', type is buried 
-- synthesized logic cell 
_LC072   = LCELL( _EQ080 $  GND);
  _EQ080 =  err & !_LC084 & !_LC089 &  _LC090 &  _LC094 & !x3 &  x5
         #  err &  _LC010 & !_LC089 &  _LC090 & !_LC101 & !x2 &  x5
         #  err & !_LC070 &  _LC073 & !_LC089 &  _LC090 & !x1 &  x5
         #  err &  _LC001 &  _LC089 &  _LC090 &  x4 & !x5
         #  err &  _LC084 &  _LC089 &  _LC090 &  x3 & !x5;

-- Node name is '|SYN_MUX:21|~582~4' 
-- Equation name is '_LC071', type is buried 
-- synthesized logic cell 
_LC071   = LCELL( _EQ081 $  GND);
  _EQ081 =  err &  _LC089 &  _LC090 &  _LC101 &  x2 & !x5
         #  err &  _LC070 &  _LC089 &  _LC090 &  x1 & !x5
         #  err &  _LC001 & !_LC089 &  _LC090 &  x4 &  x5
         #  err &  _LC084 & !_LC089 &  _LC090 &  x3 &  x5
         #  err & !_LC089 &  _LC090 &  _LC101 &  x2 &  x5;

-- Node name is '|SYN_MUX:21|~583~1' 
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ082 $  GND);
  _EQ082 = !_LC033 & !_LC054 &  _LC090 & !_LC097
         #  _LC054 &  _LC082 & !_LC119;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X011 occurs in LABs A, G




Project Information             e:\vhdldesigns\research\nandbp01\dneuron01.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:10


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,367K
