<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1732225321" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/Ece253_BlockDesign_wrapper.dcp">
  <File Type="VDS-TIMINGSUMMARY" Name="Ece253_BlockDesign_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="Ece253_BlockDesign_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="Ece253_BlockDesign_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="Ece253_BlockDesign_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="Ece253_BlockDesign_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="Ece253_BlockDesign_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="Ece253_BlockDesign_wrapper_reports.tcl"/>
  <File Type="VDS-TIMING-PB" Name="Ece253_BlockDesign_wrapper_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="Ece253_BlockDesign_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/Ece253_BlockDesign/Ece253_BlockDesign.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/Ece253_BlockDesign/hdl/Ece253_BlockDesign_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="Ece253_BlockDesign_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Ece253_BlockDesign_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/lab_files_2024/Nexys4_Handout_2022.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/lab_files_2024/Nexys4_Handout_2022.xdc"/>
        <Attr Name="ImportTime" Val="1632630344"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/Ece253_BlockDesign_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_clk_wiz_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_axi_gpio_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_sevenSeg_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_axi_timer_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_axi_gpio_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_rst_mig_7series_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_axi_quad_spi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_axi_gpio_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="Ece253_BlockDesign_mig_7series_0_0"/>
</GenRun>
