{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556934895786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556934895817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 20:54:55 2019 " "Processing started: Fri May 03 20:54:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556934895817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934895817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934895817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556934896939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556934896939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/square_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/square_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_root " "Found entity 1: square_root" {  } { { "src/square_root.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934912985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934912985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_reg_right_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_reg_right_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_right_data " "Found entity 1: shift_reg_right_data" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_quotient.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left_quotient.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_quotient " "Found entity 1: shift_left_quotient" {  } { { "src/shift_left_quotient.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_left_quotient.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "src/shift_left.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_left.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/root_op_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/root_op_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 root_op_calc " "Found entity 1: root_op_calc" {  } { { "src/root_op_calc.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/root_op_calc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/register.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "src/or_gate.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/or_gate.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2powern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2powern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2powerN " "Found entity 1: mux_2powerN" {  } { { "src/mux_2powerN.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mux_2powerN.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplier_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplier_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_reg " "Found entity 1: multiplier_reg" {  } { { "src/multiplier_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplier_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/demux_2powern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/demux_2powern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2powerN " "Found entity 1: demux_2powerN" {  } { { "src/demux_2powerN.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/demux_2powerN.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "src/and_gate.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/and_gate.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pkg_system_mdr.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/pkg_system_mdr.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_system_mdr (SystemVerilog) " "Found design unit 1: pkg_system_mdr (SystemVerilog)" {  } { { "src/pkg_system_mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/pkg_system_mdr.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipo " "Found entity 1: pipo" {  } { { "src/pipo.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/pipo.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplication.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Found entity 1: multiplication" {  } { { "src/multiplication.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/product_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/product_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 product_reg " "Found entity 1: product_reg" {  } { { "src/product_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/product_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_right_sign.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_right_sign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_sign " "Found entity 1: shift_right_sign" {  } { { "src/shift_right_sign.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_right_sign.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplicand_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplicand_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicand_reg " "Found entity 1: multiplicand_reg" {  } { { "src/multiplicand_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplicand_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_product.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_product " "Found entity 1: final_product" {  } { { "src/final_product.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/final_product.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/division.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/remainder_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/remainder_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 remainder_reg " "Found entity 1: remainder_reg" {  } { { "src/remainder_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/remainder_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "src/sub.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/sub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/divisor_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/divisor_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_reg " "Found entity 1: divisor_reg" {  } { { "src/divisor_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/divisor_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quotation_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quotation_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quotation_reg " "Found entity 1: quotation_reg" {  } { { "src/quotation_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/quotation_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rem_full_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rem_full_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rem_full_reg " "Found entity 1: rem_full_reg" {  } { { "src/rem_full_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/rem_full_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quotation_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quotation_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quotation_add " "Found entity 1: quotation_add" {  } { { "src/quotation_add.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/quotation_add.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913297 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 verification.sv(21) " "Verilog HDL Expression warning at verification.sv(21): truncated literal to match 4 bits" {  } { { "src/verification.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/verification.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1556934913313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verification.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/verification.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verification " "Found entity 1: verification" {  } { { "src/verification.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/verification.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/selector_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/selector_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector_op " "Found entity 1: selector_op" {  } { { "src/selector_op.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/selector_op.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/operation_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/operation_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operation_mult " "Found entity 1: operation_mult" {  } { { "src/operation_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/operation_mult.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934913344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_remainder mdr.sv(89) " "Verilog HDL Implicit Net warning at mdr.sv(89): created implicit net for \"o_remainder\"" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2W division.sv(76) " "Verilog HDL Implicit Net warning at division.sv(76): created implicit net for \"D2W\"" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "core.sv(29) " "Verilog HDL Instantiation warning at core.sv(29): instance has no name" {  } { { "src/core.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "remainder_out division.sv(32) " "Verilog HDL error at division.sv(32): remainder_out is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 32 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "flag_div division.sv(35) " "Verilog HDL error at division.sv(35): flag_div is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 35 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "remainder_in division.sv(37) " "Verilog HDL error at division.sv(37): remainder_in is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 37 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "flag_rem division.sv(38) " "Verilog HDL error at division.sv(38): flag_rem is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 38 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "remainder_in division.sv(56) " "Verilog HDL error at division.sv(56): remainder_in is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 56 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "remainder_out division.sv(59) " "Verilog HDL error at division.sv(59): remainder_out is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 59 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "divisor division.sv(70) " "Verilog HDL error at division.sv(70): divisor is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 70 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "flag_div division.sv(71) " "Verilog HDL error at division.sv(71): flag_div is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 71 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "sub division.sv(76) " "Verilog HDL error at division.sv(76): sub is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 76 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "quotationFull division.sv(78) " "Verilog HDL error at division.sv(78): quotationFull is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 78 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "quotation division.sv(81) " "Verilog HDL error at division.sv(81): quotation is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 81 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "msb division.sv(82) " "Verilog HDL error at division.sv(82): msb is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 82 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "flag_quo division.sv(83) " "Verilog HDL error at division.sv(83): flag_quo is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 83 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "msb division.sv(90) " "Verilog HDL error at division.sv(90): msb is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 90 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "flag_quo division.sv(92) " "Verilog HDL error at division.sv(92): flag_quo is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 92 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "quotation division.sv(93) " "Verilog HDL error at division.sv(93): quotation is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 93 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "quotationFull division.sv(95) " "Verilog HDL error at division.sv(95): quotationFull is not declared under this prefix" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 95 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1556934913344 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556934913516 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 03 20:55:13 2019 " "Processing ended: Fri May 03 20:55:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556934913516 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556934913516 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556934913516 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934913516 ""}
