
---------- Begin Simulation Statistics ----------
final_tick                                 1463124500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233240                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701472                       # Number of bytes of host memory used
host_op_rate                                   435340                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.02                       # Real time elapsed on the host
host_tick_rate                              725588166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470280                       # Number of instructions simulated
sim_ops                                        877835                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001463                       # Number of seconds simulated
sim_ticks                                  1463124500                       # Number of ticks simulated
system.cpu.Branches                             72604                       # Number of branches fetched
system.cpu.committedInsts                      470280                       # Number of instructions committed
system.cpu.committedOps                        877835                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2926249                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2926248.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               329877                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220612                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        50060                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253735                       # Number of float alu accesses
system.cpu.num_fp_insts                        253735                       # number of float instructions
system.cpu.num_fp_register_reads               239399                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213269                       # number of times the floating registers were written
system.cpu.num_func_calls                       13694                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                720319                       # Number of integer alu accesses
system.cpu.num_int_insts                       720319                       # number of integer instructions
system.cpu.num_int_register_reads             1479845                       # number of times the integer registers were read
system.cpu.num_int_register_writes             517806                       # number of times the integer registers were written
system.cpu.num_load_insts                      144784                       # Number of load instructions
system.cpu.num_mem_refs                        211985                       # number of memory refs
system.cpu.num_store_insts                      67201                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11339      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    504634     57.48%     58.77% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.78% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.94%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9039      1.03%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.21% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                    174      0.02%     69.54% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.76%     73.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.60%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::MemRead                    82126      9.35%     85.21% # Class of executed instruction
system.cpu.op_class::MemWrite                   33564      3.82%     89.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.14%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     877981                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7876                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       214351                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           214351                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       214351                       # number of overall hits
system.cpu.dcache.overall_hits::total          214351                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5395                       # number of overall misses
system.cpu.dcache.overall_misses::total          5395                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    409422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    409422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    409422500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    409422500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       219746                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       219746                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       219746                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       219746                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024551                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024551                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024551                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024551                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75889.249305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75889.249305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75889.249305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75889.249305                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          557                       # number of writebacks
system.cpu.dcache.writebacks::total               557                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         5395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5395                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    404027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    404027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    404027500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    404027500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024551                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74889.249305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74889.249305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74889.249305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74889.249305                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1511                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    323057000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    323057000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75888.419074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75888.419074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    318800000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    318800000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74888.419074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74888.419074                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66046                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66046                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     86365500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86365500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75892.355009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75892.355009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     85227500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     85227500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74892.355009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74892.355009                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2952.132687                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              219746                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.731418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2952.132687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.720736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.720736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3884                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1524                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            444887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           444887                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      152635                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67201                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           234                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       640348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           640348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       640348                       # number of overall hits
system.cpu.icache.overall_hits::total          640348                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2648                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2648                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2648                       # number of overall misses
system.cpu.icache.overall_misses::total          2648                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203107000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203107000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203107000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203107000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       642996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       642996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       642996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       642996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004118                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004118                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004118                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004118                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76702.039275                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76702.039275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76702.039275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76702.039275                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          306                       # number of writebacks
system.cpu.icache.writebacks::total               306                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2648                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2648                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2648                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2648                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    200459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    200459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    200459000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    200459000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004118                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004118                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004118                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004118                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75702.039275                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75702.039275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75702.039275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75702.039275                       # average overall mshr miss latency
system.cpu.icache.replacements                    306                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       640348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          640348                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2648                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2648                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203107000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203107000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       642996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       642996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004118                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004118                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76702.039275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76702.039275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2648                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2648                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    200459000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    200459000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75702.039275                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75702.039275                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1506.347324                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            242.823263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1506.347324                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.367761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.367761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2         1108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          914                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.571777                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1288640                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1288640                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      643074                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1463124500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  162                       # number of demand (read+write) hits
system.l2.demand_hits::total                      167                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data                 162                       # number of overall hits
system.l2.overall_hits::total                     167                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5233                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7876                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2643                       # number of overall misses
system.l2.overall_misses::.cpu.data              5233                       # number of overall misses
system.l2.overall_misses::total                  7876                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    196434500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    394233000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        590667500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    196434500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    394233000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       590667500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2648                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8043                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2648                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8043                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.969972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.979237                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.969972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.979237                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74322.550132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75335.944965                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74995.873540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74322.550132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75335.944965                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74995.873540                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7876                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    170004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    341903000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    511907500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    170004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    341903000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    511907500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.969972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.979237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.969972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.979237                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64322.550132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65335.944965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64995.873540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64322.550132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65335.944965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64995.873540                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          557                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              557                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          557                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          557                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          306                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              306                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          306                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          306                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1116                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     83289500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      83289500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.980668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74632.168459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74632.168459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     72129500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72129500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.980668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64632.168459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64632.168459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    196434500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    196434500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74322.550132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74322.550132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    170004500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    170004500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64322.550132                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64322.550132                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    310943500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    310943500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.967113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75526.718484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75526.718484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    269773500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    269773500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.967113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65526.718484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65526.718484                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5274.503666                       # Cycle average of tags in use
system.l2.tags.total_refs                        9860                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7876                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.251905                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1588.081207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3686.422459                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.112501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.160965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3969                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.240356                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     27596                       # Number of tag accesses
system.l2.tags.data_accesses                    27596                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      2643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16126                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7876                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  7876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  252032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    172.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1463050500                       # Total gap between requests
system.mem_ctrls.avgGap                     185760.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        84576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       167456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57805060.334920234978                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 114450957.522753521800                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2643                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5233                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62176500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    128398500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23524.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24536.31                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        84576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       167456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        252032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        84576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2643                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5233                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7876                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57805060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    114450958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        172256018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57805060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57805060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57805060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    114450958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       172256018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7876                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                42900000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              39380000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          190575000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5446.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24196.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6600                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1268                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   395.507886                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   237.124708                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   370.734305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          343     27.05%     27.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          301     23.74%     50.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          143     11.28%     62.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           77      6.07%     68.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           65      5.13%     73.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           33      2.60%     75.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           24      1.89%     77.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      2.44%     80.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          251     19.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1268                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                504064                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              344.512036                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4848060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2565420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26268060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 114937680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    376049520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    245166720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     769835460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   526.158546                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    633831250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     48620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    780673250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4262580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2246640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       29966580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 114937680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    407188620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    218944320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     777546420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.428747                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    565119500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     48620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    849385000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6760                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1116                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6760                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        15752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        15752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       252032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       252032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  252032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7876                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7893500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25964000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1138                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2648                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5602                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12301                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 17903                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        94528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       190464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 284992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8043    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8043                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1463124500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            5361500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2648000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5395000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
