

================================================================
== Vivado HLS Report for 'matmul_partition'
================================================================
* Date:           Wed Apr 29 19:05:09 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        matmul_partition
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1064|     1064| 4.256 us | 4.256 us |  1064|  1064|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_A                 |      257|      257|         3|          1|          1|   256|    yes   |
        |- read_B                 |      257|      257|         3|          1|          1|   256|    yes   |
        |- arraypart1_arraypart2  |      261|      261|         7|          1|          1|   256|    yes   |
        |- writeC                 |      257|      257|         3|          1|          1|   256|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 7
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 13 14 15 }
  Pipeline-1 : II = 1, D = 3, States = { 23 24 25 }
  Pipeline-2 : II = 1, D = 7, States = { 30 31 32 33 34 35 36 }
  Pipeline-3 : II = 1, D = 3, States = { 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 16 14 
14 --> 15 
15 --> 13 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 37 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 30 
37 --> 38 
38 --> 41 39 
39 --> 40 
40 --> 38 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 46 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%out_r_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r)"   --->   Operation 47 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%in2_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2)"   --->   Operation 48 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%in1_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1)"   --->   Operation 49 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out_r5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_read, i32 2, i32 63)"   --->   Operation 50 'partselect' 'out_r5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = zext i62 %out_r5 to i64"   --->   Operation 51 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %empty"   --->   Operation 52 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_read, i32 2, i32 63)"   --->   Operation 53 'partselect' 'in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_5 = zext i62 %in to i64"   --->   Operation 54 'zext' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %empty_5"   --->   Operation 55 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%in3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_read, i32 2, i32 63)"   --->   Operation 56 'partselect' 'in3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_6 = zext i62 %in3 to i64"   --->   Operation 57 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32* %gmem, i64 %empty_6"   --->   Operation 58 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%A = alloca [256 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:58]   --->   Operation 59 'alloca' 'A' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%B_0 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 60 'alloca' 'B_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%B_1 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 61 'alloca' 'B_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%B_2 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 62 'alloca' 'B_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%B_3 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 63 'alloca' 'B_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%B_4 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 64 'alloca' 'B_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%B_5 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 65 'alloca' 'B_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%B_6 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 66 'alloca' 'B_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%B_7 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 67 'alloca' 'B_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%B_8 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 68 'alloca' 'B_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%B_9 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 69 'alloca' 'B_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%B_10 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 70 'alloca' 'B_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%B_11 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 71 'alloca' 'B_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%B_12 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 72 'alloca' 'B_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%B_13 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 73 'alloca' 'B_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%B_14 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 74 'alloca' 'B_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%B_15 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59]   --->   Operation 75 'alloca' 'B_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%C_0 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 76 'alloca' 'C_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%C_1 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 77 'alloca' 'C_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%C_2 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 78 'alloca' 'C_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%C_3 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 79 'alloca' 'C_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%C_4 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 80 'alloca' 'C_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%C_5 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 81 'alloca' 'C_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%C_6 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 82 'alloca' 'C_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%C_7 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 83 'alloca' 'C_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%C_8 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 84 'alloca' 'C_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%C_9 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 85 'alloca' 'C_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%C_10 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 86 'alloca' 'C_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%C_11 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 87 'alloca' 'C_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%C_12 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 88 'alloca' 'C_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%C_13 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 89 'alloca' 'C_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%C_14 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 90 'alloca' 'C_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%C_15 = alloca [16 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60]   --->   Operation 91 'alloca' 'C_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 92 [4/4] (2.10ns)   --->   "%mul_ln70 = mul nsw i32 %size_read, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 92 'mul' 'mul_ln70' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 93 [3/4] (2.10ns)   --->   "%mul_ln70 = mul nsw i32 %size_read, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 93 'mul' 'mul_ln70' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 94 [2/4] (2.10ns)   --->   "%mul_ln70 = mul nsw i32 %size_read, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 94 'mul' 'mul_ln70' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 95 [1/4] (2.10ns)   --->   "%mul_ln70 = mul nsw i32 %size_read, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 95 'mul' 'mul_ln70' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 96 [7/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 96 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 97 [6/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 97 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 98 [5/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 98 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 99 [4/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 99 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 100 [3/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 100 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 101 [2/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 101 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !11"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !19"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @matmul_partition_str) nounwind"   --->   Operation 104 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:48]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:51]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in2, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:52]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %out_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:53]   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:54]   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:55]   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 111 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 112 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ 0, %0 ], [ %j, %read_A ]"   --->   Operation 113 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %select_ln73_1, %read_A ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:73]   --->   Operation 114 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%itr_0 = phi i31 [ 0, %0 ], [ %itr, %read_A ]"   --->   Operation 115 'phi' 'itr_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i31 %itr_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 116 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln70 = icmp slt i32 %zext_ln70, %mul_ln70" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 117 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.66ns)   --->   "%itr = add i31 %itr_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 118 'add' 'itr' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %read_A, label %.preheader2.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln73 = icmp eq i32 %j_0, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:73]   --->   Operation 120 'icmp' 'icmp_ln73' <Predicate = (icmp_ln70)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.66ns)   --->   "%i = add nsw i32 1, %i_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:75]   --->   Operation 121 'add' 'i' <Predicate = (icmp_ln70)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.22ns)   --->   "%select_ln73 = select i1 %icmp_ln73, i32 0, i32 %j_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:73]   --->   Operation 122 'select' 'select_ln73' <Predicate = (icmp_ln70)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.22ns)   --->   "%select_ln73_1 = select i1 %icmp_ln73, i32 %i, i32 %i_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:73]   --->   Operation 123 'select' 'select_ln73_1' <Predicate = (icmp_ln70)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %select_ln73 to i10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 124 'trunc' 'trunc_ln77' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %select_ln73_1 to i6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 125 'trunc' 'trunc_ln77_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln77_1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln77_1, i4 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 126 'bitconcatenate' 'sext_ln77_1_cast' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.54ns)   --->   "%add_ln77 = add i10 %sext_ln77_1_cast, %trunc_ln77" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 127 'add' 'add_ln77' <Predicate = (icmp_ln70)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.66ns)   --->   "%j = add nsw i32 1, %select_ln73" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 128 'add' 'j' <Predicate = (icmp_ln70)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 129 [1/1] (2.92ns)   --->   "%gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 129 'read' 'gmem_addr_2_read' <Predicate = (icmp_ln70)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.15>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str7) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 130 'specloopname' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 131 'specregionbegin' 'tmp' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:71]   --->   Operation 132 'speclooptripcount' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:72]   --->   Operation 133 'specpipeline' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i10 %add_ln77 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 134 'sext' 'sext_ln77' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [256 x i32]* %A, i64 0, i64 %sext_ln77" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 135 'getelementptr' 'A_addr' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_2_read, i32* %A_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77]   --->   Operation 136 'store' <Predicate = (icmp_ln70)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:78]   --->   Operation 137 'specregionend' 'empty_7' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70]   --->   Operation 138 'br' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 2.92>
ST_16 : Operation 139 [7/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 139 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.92>
ST_17 : Operation 140 [6/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 140 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.92>
ST_18 : Operation 141 [5/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 141 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.92>
ST_19 : Operation 142 [4/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 142 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.92>
ST_20 : Operation 143 [3/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 143 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.92>
ST_21 : Operation 144 [2/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 144 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 2.92>
ST_22 : Operation 145 [1/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 145 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 146 [1/1] (0.60ns)   --->   "br label %.preheader2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.60>

State 23 <SV = 20> <Delay = 1.75>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%j3_0 = phi i32 [ %j_1, %read_B_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 147 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%i2_0 = phi i32 [ %select_ln85_1, %read_B_end ], [ 0, %.preheader2.preheader ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:85]   --->   Operation 148 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%itr1_0 = phi i31 [ %itr_1, %read_B_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 149 'phi' 'itr1_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i31 %itr1_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82]   --->   Operation 150 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.85ns)   --->   "%icmp_ln82 = icmp slt i32 %zext_ln82, %mul_ln70" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82]   --->   Operation 151 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 152 [1/1] (0.66ns)   --->   "%itr_1 = add i31 %itr1_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82]   --->   Operation 152 'add' 'itr_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %read_B_begin, label %.preheader1.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82]   --->   Operation 154 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.85ns)   --->   "%icmp_ln85 = icmp eq i32 %j3_0, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:85]   --->   Operation 155 'icmp' 'icmp_ln85' <Predicate = (icmp_ln82)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.66ns)   --->   "%i_1 = add nsw i32 1, %i2_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:87]   --->   Operation 156 'add' 'i_1' <Predicate = (icmp_ln82)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (0.22ns)   --->   "%select_ln85 = select i1 %icmp_ln85, i32 0, i32 %j3_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:85]   --->   Operation 157 'select' 'select_ln85' <Predicate = (icmp_ln82)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (0.22ns)   --->   "%select_ln85_1 = select i1 %icmp_ln85, i32 %i_1, i32 %i2_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:85]   --->   Operation 158 'select' 'select_ln85_1' <Predicate = (icmp_ln82)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %select_ln85 to i4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 159 'trunc' 'trunc_ln89' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.61ns)   --->   "switch i4 %trunc_ln89, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 160 'switch' <Predicate = (icmp_ln82)> <Delay = 0.61>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:90]   --->   Operation 161 'specregionend' 'empty_8' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.66ns)   --->   "%j_1 = add nsw i32 %select_ln85, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82]   --->   Operation 162 'add' 'j_1' <Predicate = (icmp_ln82)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82]   --->   Operation 163 'br' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 2.92>
ST_24 : Operation 164 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 164 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln82)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 0.59>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82]   --->   Operation 165 'specloopname' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:83]   --->   Operation 166 'speclooptripcount' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:84]   --->   Operation 167 'specpipeline' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i32 %select_ln85_1 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 168 'sext' 'sext_ln89' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [16 x i32]* %B_0, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 169 'getelementptr' 'B_0_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [16 x i32]* %B_1, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 170 'getelementptr' 'B_1_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [16 x i32]* %B_2, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 171 'getelementptr' 'B_2_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [16 x i32]* %B_3, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 172 'getelementptr' 'B_3_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [16 x i32]* %B_4, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 173 'getelementptr' 'B_4_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [16 x i32]* %B_5, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 174 'getelementptr' 'B_5_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [16 x i32]* %B_6, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 175 'getelementptr' 'B_6_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [16 x i32]* %B_7, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 176 'getelementptr' 'B_7_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr [16 x i32]* %B_8, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 177 'getelementptr' 'B_8_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr [16 x i32]* %B_9, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 178 'getelementptr' 'B_9_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr [16 x i32]* %B_10, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 179 'getelementptr' 'B_10_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr [16 x i32]* %B_11, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 180 'getelementptr' 'B_11_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%B_12_addr = getelementptr [16 x i32]* %B_12, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 181 'getelementptr' 'B_12_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%B_13_addr = getelementptr [16 x i32]* %B_13, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 182 'getelementptr' 'B_13_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%B_14_addr = getelementptr [16 x i32]* %B_14, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 183 'getelementptr' 'B_14_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%B_15_addr = getelementptr [16 x i32]* %B_15, i64 0, i64 %sext_ln89" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 184 'getelementptr' 'B_15_addr' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_14_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 185 'store' <Predicate = (trunc_ln89 == 14)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 186 'br' <Predicate = (trunc_ln89 == 14)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_13_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 187 'store' <Predicate = (trunc_ln89 == 13)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 188 'br' <Predicate = (trunc_ln89 == 13)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_12_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 189 'store' <Predicate = (trunc_ln89 == 12)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 190 'br' <Predicate = (trunc_ln89 == 12)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_11_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 191 'store' <Predicate = (trunc_ln89 == 11)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 192 'br' <Predicate = (trunc_ln89 == 11)> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_10_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 193 'store' <Predicate = (trunc_ln89 == 10)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 194 'br' <Predicate = (trunc_ln89 == 10)> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_9_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 195 'store' <Predicate = (trunc_ln89 == 9)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 196 'br' <Predicate = (trunc_ln89 == 9)> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_8_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 197 'store' <Predicate = (trunc_ln89 == 8)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 198 'br' <Predicate = (trunc_ln89 == 8)> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_7_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 199 'store' <Predicate = (trunc_ln89 == 7)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 200 'br' <Predicate = (trunc_ln89 == 7)> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_6_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 201 'store' <Predicate = (trunc_ln89 == 6)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 202 'br' <Predicate = (trunc_ln89 == 6)> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_5_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 203 'store' <Predicate = (trunc_ln89 == 5)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 204 'br' <Predicate = (trunc_ln89 == 5)> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_4_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 205 'store' <Predicate = (trunc_ln89 == 4)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 206 'br' <Predicate = (trunc_ln89 == 4)> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_3_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 207 'store' <Predicate = (trunc_ln89 == 3)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 208 'br' <Predicate = (trunc_ln89 == 3)> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_2_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 209 'store' <Predicate = (trunc_ln89 == 2)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 210 'br' <Predicate = (trunc_ln89 == 2)> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_1_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 211 'store' <Predicate = (trunc_ln89 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 212 'br' <Predicate = (trunc_ln89 == 1)> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_0_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 213 'store' <Predicate = (trunc_ln89 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 214 'br' <Predicate = (trunc_ln89 == 0)> <Delay = 0.00>
ST_25 : Operation 215 [1/1] (0.59ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_15_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 215 'store' <Predicate = (trunc_ln89 == 15)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "br label %read_B_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89]   --->   Operation 216 'br' <Predicate = (trunc_ln89 == 15)> <Delay = 0.00>

State 26 <SV = 21> <Delay = 2.10>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%temp_sum_0_1 = alloca i32"   --->   Operation 217 'alloca' 'temp_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%temp_sum_1_1 = alloca i32"   --->   Operation 218 'alloca' 'temp_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%temp_sum_2_1 = alloca i32"   --->   Operation 219 'alloca' 'temp_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%temp_sum_3_1 = alloca i32"   --->   Operation 220 'alloca' 'temp_sum_3_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%temp_sum_4_1 = alloca i32"   --->   Operation 221 'alloca' 'temp_sum_4_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%temp_sum_5_1 = alloca i32"   --->   Operation 222 'alloca' 'temp_sum_5_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%temp_sum_6_1 = alloca i32"   --->   Operation 223 'alloca' 'temp_sum_6_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%temp_sum_7_1 = alloca i32"   --->   Operation 224 'alloca' 'temp_sum_7_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%temp_sum_8_1 = alloca i32"   --->   Operation 225 'alloca' 'temp_sum_8_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%temp_sum_9_1 = alloca i32"   --->   Operation 226 'alloca' 'temp_sum_9_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%temp_sum_10_1 = alloca i32"   --->   Operation 227 'alloca' 'temp_sum_10_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%temp_sum_11_1 = alloca i32"   --->   Operation 228 'alloca' 'temp_sum_11_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%temp_sum_12_1 = alloca i32"   --->   Operation 229 'alloca' 'temp_sum_12_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%temp_sum_13_1 = alloca i32"   --->   Operation 230 'alloca' 'temp_sum_13_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%temp_sum_14_1 = alloca i32"   --->   Operation 231 'alloca' 'temp_sum_14_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%temp_sum_15_1 = alloca i32"   --->   Operation 232 'alloca' 'temp_sum_15_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %size_read to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 233 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [4/4] (2.10ns)   --->   "%mul_ln106 = mul i64 %zext_ln106, %zext_ln106" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 234 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 2.10>
ST_27 : Operation 235 [3/4] (2.10ns)   --->   "%mul_ln106 = mul i64 %zext_ln106, %zext_ln106" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 235 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.10>
ST_28 : Operation 236 [2/4] (2.10ns)   --->   "%mul_ln106 = mul i64 %zext_ln106, %zext_ln106" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 236 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 2.10>
ST_29 : Operation 237 [1/1] (0.66ns)   --->   "%add_ln106 = add nsw i32 %size_read, -1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 237 'add' 'add_ln106' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 238 [1/4] (2.10ns)   --->   "%mul_ln106 = mul i64 %zext_ln106, %zext_ln106" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 238 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (0.60ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 25> <Delay = 2.81>
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %.preheader1.preheader ], [ %add_ln94, %arraypart2_end ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 240 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 241 [1/1] (0.00ns)   --->   "%row_0 = phi i31 [ 0, %.preheader1.preheader ], [ %select_ln94_1, %arraypart2_end ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 241 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%col_0 = phi i32 [ 0, %.preheader1.preheader ], [ %col, %arraypart2_end ]"   --->   Operation 242 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (1.06ns)   --->   "%icmp_ln94 = icmp eq i64 %indvar_flatten, %mul_ln106" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 243 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 244 [1/1] (0.84ns)   --->   "%add_ln94 = add i64 %indvar_flatten, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 244 'add' 'add_ln94' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %.preheader.preheader, label %arraypart2_begin" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 246 [1/1] (0.66ns)   --->   "%row = add i31 1, %row_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 246 'add' 'row' <Predicate = (!icmp_ln94)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 247 [1/1] (0.85ns)   --->   "%icmp_ln97 = icmp eq i32 %col_0, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:97]   --->   Operation 247 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 248 [1/1] (0.22ns)   --->   "%select_ln94 = select i1 %icmp_ln97, i32 0, i32 %col_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 248 'select' 'select_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 249 [1/1] (0.25ns)   --->   "%select_ln94_1 = select i1 %icmp_ln97, i31 %row, i31 %row_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 249 'select' 'select_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i31 %select_ln94_1 to i6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:97]   --->   Operation 250 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln104_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln97, i4 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:97]   --->   Operation 251 'bitconcatenate' 'zext_ln104_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:97]   --->   Operation 252 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %select_ln94 to i10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 253 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 254 [1/1] (0.54ns)   --->   "%add_ln104 = add i10 %zext_ln104_cast, %trunc_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 254 'add' 'add_ln104' <Predicate = (!icmp_ln94)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln104_1 = sext i10 %add_ln104 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 255 'sext' 'sext_ln104_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [256 x i32]* %A, i64 0, i64 %sext_ln104_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 256 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 257 [2/2] (1.15ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 257 'load' 'A_load' <Predicate = (!icmp_ln94)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 258 [1/1] (0.85ns)   --->   "%icmp_ln106 = icmp eq i32 %select_ln94, %add_ln106" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 258 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln94)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 259 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %3, label %._crit_edge3.0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 259 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %4, label %._crit_edge3.1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 260 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %5, label %._crit_edge3.2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 261 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %6, label %._crit_edge3.3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 262 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 263 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %7, label %._crit_edge3.4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 263 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %8, label %._crit_edge3.5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 264 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 265 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %9, label %._crit_edge3.6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 265 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %10, label %._crit_edge3.7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 266 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %11, label %._crit_edge3.8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 267 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %12, label %._crit_edge3.9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 268 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 269 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %13, label %._crit_edge3.10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 269 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %14, label %._crit_edge3.11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 270 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %15, label %._crit_edge3.12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 271 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 272 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %16, label %._crit_edge3.13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 272 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %17, label %._crit_edge3.14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 273 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %18, label %arraypart2_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 274 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_5) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:109]   --->   Operation 275 'specregionend' 'empty_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 276 [1/1] (0.66ns)   --->   "%col = add nsw i32 %select_ln94, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:97]   --->   Operation 276 'add' 'col' <Predicate = (!icmp_ln94)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 277 [1/1] (0.00ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:97]   --->   Operation 277 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 31 <SV = 26> <Delay = 1.15>
ST_31 : Operation 278 [1/1] (0.85ns)   --->   "%icmp_ln103 = icmp eq i32 %select_ln94, 0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 278 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln94)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i32 %select_ln94 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 279 'sext' 'sext_ln104' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_31 : Operation 280 [1/2] (1.15ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 280 'load' 'A_load' <Predicate = (!icmp_ln94)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 281 [1/1] (0.00ns)   --->   "%B_0_addr_1 = getelementptr [16 x i32]* %B_0, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 281 'getelementptr' 'B_0_addr_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_31 : Operation 282 [2/2] (0.59ns)   --->   "%B_0_load = load i32* %B_0_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 282 'load' 'B_0_load' <Predicate = (!icmp_ln94)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 283 [1/1] (0.00ns)   --->   "%B_1_addr_1 = getelementptr [16 x i32]* %B_1, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 283 'getelementptr' 'B_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 284 [2/2] (0.59ns)   --->   "%B_1_load = load i32* %B_1_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 284 'load' 'B_1_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 285 [1/1] (0.00ns)   --->   "%B_2_addr_1 = getelementptr [16 x i32]* %B_2, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 285 'getelementptr' 'B_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 286 [2/2] (0.59ns)   --->   "%B_2_load = load i32* %B_2_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 286 'load' 'B_2_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 287 [1/1] (0.00ns)   --->   "%B_3_addr_1 = getelementptr [16 x i32]* %B_3, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 287 'getelementptr' 'B_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 288 [2/2] (0.59ns)   --->   "%B_3_load = load i32* %B_3_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 288 'load' 'B_3_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 289 [1/1] (0.00ns)   --->   "%B_4_addr_1 = getelementptr [16 x i32]* %B_4, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 289 'getelementptr' 'B_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 290 [2/2] (0.59ns)   --->   "%B_4_load = load i32* %B_4_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 290 'load' 'B_4_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 291 [1/1] (0.00ns)   --->   "%B_5_addr_1 = getelementptr [16 x i32]* %B_5, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 291 'getelementptr' 'B_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 292 [2/2] (0.59ns)   --->   "%B_5_load = load i32* %B_5_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 292 'load' 'B_5_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%B_6_addr_1 = getelementptr [16 x i32]* %B_6, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 293 'getelementptr' 'B_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 294 [2/2] (0.59ns)   --->   "%B_6_load = load i32* %B_6_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 294 'load' 'B_6_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 295 [1/1] (0.00ns)   --->   "%B_7_addr_1 = getelementptr [16 x i32]* %B_7, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 295 'getelementptr' 'B_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 296 [2/2] (0.59ns)   --->   "%B_7_load = load i32* %B_7_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 296 'load' 'B_7_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 297 [1/1] (0.00ns)   --->   "%B_8_addr_1 = getelementptr [16 x i32]* %B_8, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 297 'getelementptr' 'B_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 298 [2/2] (0.59ns)   --->   "%B_8_load = load i32* %B_8_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 298 'load' 'B_8_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 299 [1/1] (0.00ns)   --->   "%B_9_addr_1 = getelementptr [16 x i32]* %B_9, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 299 'getelementptr' 'B_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 300 [2/2] (0.59ns)   --->   "%B_9_load = load i32* %B_9_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 300 'load' 'B_9_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 301 [1/1] (0.00ns)   --->   "%B_10_addr_1 = getelementptr [16 x i32]* %B_10, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 301 'getelementptr' 'B_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 302 [2/2] (0.59ns)   --->   "%B_10_load = load i32* %B_10_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 302 'load' 'B_10_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 303 [1/1] (0.00ns)   --->   "%B_11_addr_1 = getelementptr [16 x i32]* %B_11, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 303 'getelementptr' 'B_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 304 [2/2] (0.59ns)   --->   "%B_11_load = load i32* %B_11_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 304 'load' 'B_11_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 305 [1/1] (0.00ns)   --->   "%B_12_addr_1 = getelementptr [16 x i32]* %B_12, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 305 'getelementptr' 'B_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 306 [2/2] (0.59ns)   --->   "%B_12_load = load i32* %B_12_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 306 'load' 'B_12_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 307 [1/1] (0.00ns)   --->   "%B_13_addr_1 = getelementptr [16 x i32]* %B_13, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 307 'getelementptr' 'B_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 308 [2/2] (0.59ns)   --->   "%B_13_load = load i32* %B_13_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 308 'load' 'B_13_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 309 [1/1] (0.00ns)   --->   "%B_14_addr_1 = getelementptr [16 x i32]* %B_14, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 309 'getelementptr' 'B_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 310 [2/2] (0.59ns)   --->   "%B_14_load = load i32* %B_14_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 310 'load' 'B_14_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%B_15_addr_1 = getelementptr [16 x i32]* %B_15, i64 0, i64 %sext_ln104" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 311 'getelementptr' 'B_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 312 [2/2] (0.59ns)   --->   "%B_15_load = load i32* %B_15_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 312 'load' 'B_15_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 32 <SV = 27> <Delay = 2.69>
ST_32 : Operation 313 [1/2] (0.59ns)   --->   "%B_0_load = load i32* %B_0_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 313 'load' 'B_0_load' <Predicate = (!icmp_ln94)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 314 [4/4] (2.10ns)   --->   "%mul_ln104 = mul nsw i32 %B_0_load, %A_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 314 'mul' 'mul_ln104' <Predicate = (!icmp_ln94)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 315 [1/2] (0.59ns)   --->   "%B_1_load = load i32* %B_1_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 315 'load' 'B_1_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 316 [4/4] (2.10ns)   --->   "%mul_ln104_1 = mul nsw i32 %A_load, %B_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 316 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 317 [1/2] (0.59ns)   --->   "%B_2_load = load i32* %B_2_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 317 'load' 'B_2_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 318 [4/4] (2.10ns)   --->   "%mul_ln104_2 = mul nsw i32 %A_load, %B_2_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 318 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 319 [1/2] (0.59ns)   --->   "%B_3_load = load i32* %B_3_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 319 'load' 'B_3_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 320 [4/4] (2.10ns)   --->   "%mul_ln104_3 = mul nsw i32 %A_load, %B_3_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 320 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 321 [1/2] (0.59ns)   --->   "%B_4_load = load i32* %B_4_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 321 'load' 'B_4_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 322 [4/4] (2.10ns)   --->   "%mul_ln104_4 = mul nsw i32 %A_load, %B_4_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 322 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 323 [1/2] (0.59ns)   --->   "%B_5_load = load i32* %B_5_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 323 'load' 'B_5_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 324 [4/4] (2.10ns)   --->   "%mul_ln104_5 = mul nsw i32 %A_load, %B_5_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 324 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 325 [1/2] (0.59ns)   --->   "%B_6_load = load i32* %B_6_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 325 'load' 'B_6_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 326 [4/4] (2.10ns)   --->   "%mul_ln104_6 = mul nsw i32 %A_load, %B_6_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 326 'mul' 'mul_ln104_6' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 327 [1/2] (0.59ns)   --->   "%B_7_load = load i32* %B_7_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 327 'load' 'B_7_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 328 [4/4] (2.10ns)   --->   "%mul_ln104_7 = mul nsw i32 %A_load, %B_7_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 328 'mul' 'mul_ln104_7' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 329 [1/2] (0.59ns)   --->   "%B_8_load = load i32* %B_8_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 329 'load' 'B_8_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 330 [4/4] (2.10ns)   --->   "%mul_ln104_8 = mul nsw i32 %A_load, %B_8_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 330 'mul' 'mul_ln104_8' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 331 [1/2] (0.59ns)   --->   "%B_9_load = load i32* %B_9_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 331 'load' 'B_9_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 332 [4/4] (2.10ns)   --->   "%mul_ln104_9 = mul nsw i32 %A_load, %B_9_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 332 'mul' 'mul_ln104_9' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 333 [1/2] (0.59ns)   --->   "%B_10_load = load i32* %B_10_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 333 'load' 'B_10_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 334 [4/4] (2.10ns)   --->   "%mul_ln104_10 = mul nsw i32 %A_load, %B_10_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 334 'mul' 'mul_ln104_10' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 335 [1/2] (0.59ns)   --->   "%B_11_load = load i32* %B_11_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 335 'load' 'B_11_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 336 [4/4] (2.10ns)   --->   "%mul_ln104_11 = mul nsw i32 %A_load, %B_11_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 336 'mul' 'mul_ln104_11' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 337 [1/2] (0.59ns)   --->   "%B_12_load = load i32* %B_12_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 337 'load' 'B_12_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 338 [4/4] (2.10ns)   --->   "%mul_ln104_12 = mul nsw i32 %A_load, %B_12_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 338 'mul' 'mul_ln104_12' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 339 [1/2] (0.59ns)   --->   "%B_13_load = load i32* %B_13_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 339 'load' 'B_13_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 340 [4/4] (2.10ns)   --->   "%mul_ln104_13 = mul nsw i32 %A_load, %B_13_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 340 'mul' 'mul_ln104_13' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 341 [1/2] (0.59ns)   --->   "%B_14_load = load i32* %B_14_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 341 'load' 'B_14_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 342 [4/4] (2.10ns)   --->   "%mul_ln104_14 = mul nsw i32 %A_load, %B_14_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 342 'mul' 'mul_ln104_14' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 343 [1/2] (0.59ns)   --->   "%B_15_load = load i32* %B_15_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 343 'load' 'B_15_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 344 [4/4] (2.10ns)   --->   "%mul_ln104_15 = mul nsw i32 %A_load, %B_15_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 344 'mul' 'mul_ln104_15' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 2.10>
ST_33 : Operation 345 [3/4] (2.10ns)   --->   "%mul_ln104 = mul nsw i32 %B_0_load, %A_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 345 'mul' 'mul_ln104' <Predicate = (!icmp_ln94)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 346 [3/4] (2.10ns)   --->   "%mul_ln104_1 = mul nsw i32 %A_load, %B_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 346 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 347 [3/4] (2.10ns)   --->   "%mul_ln104_2 = mul nsw i32 %A_load, %B_2_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 347 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 348 [3/4] (2.10ns)   --->   "%mul_ln104_3 = mul nsw i32 %A_load, %B_3_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 348 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 349 [3/4] (2.10ns)   --->   "%mul_ln104_4 = mul nsw i32 %A_load, %B_4_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 349 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 350 [3/4] (2.10ns)   --->   "%mul_ln104_5 = mul nsw i32 %A_load, %B_5_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 350 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 351 [3/4] (2.10ns)   --->   "%mul_ln104_6 = mul nsw i32 %A_load, %B_6_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 351 'mul' 'mul_ln104_6' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 352 [3/4] (2.10ns)   --->   "%mul_ln104_7 = mul nsw i32 %A_load, %B_7_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 352 'mul' 'mul_ln104_7' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 353 [3/4] (2.10ns)   --->   "%mul_ln104_8 = mul nsw i32 %A_load, %B_8_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 353 'mul' 'mul_ln104_8' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 354 [3/4] (2.10ns)   --->   "%mul_ln104_9 = mul nsw i32 %A_load, %B_9_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 354 'mul' 'mul_ln104_9' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 355 [3/4] (2.10ns)   --->   "%mul_ln104_10 = mul nsw i32 %A_load, %B_10_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 355 'mul' 'mul_ln104_10' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 356 [3/4] (2.10ns)   --->   "%mul_ln104_11 = mul nsw i32 %A_load, %B_11_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 356 'mul' 'mul_ln104_11' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 357 [3/4] (2.10ns)   --->   "%mul_ln104_12 = mul nsw i32 %A_load, %B_12_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 357 'mul' 'mul_ln104_12' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 358 [3/4] (2.10ns)   --->   "%mul_ln104_13 = mul nsw i32 %A_load, %B_13_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 358 'mul' 'mul_ln104_13' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 359 [3/4] (2.10ns)   --->   "%mul_ln104_14 = mul nsw i32 %A_load, %B_14_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 359 'mul' 'mul_ln104_14' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 360 [3/4] (2.10ns)   --->   "%mul_ln104_15 = mul nsw i32 %A_load, %B_15_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 360 'mul' 'mul_ln104_15' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 2.10>
ST_34 : Operation 361 [2/4] (2.10ns)   --->   "%mul_ln104 = mul nsw i32 %B_0_load, %A_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 361 'mul' 'mul_ln104' <Predicate = (!icmp_ln94)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 362 [2/4] (2.10ns)   --->   "%mul_ln104_1 = mul nsw i32 %A_load, %B_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 362 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 363 [2/4] (2.10ns)   --->   "%mul_ln104_2 = mul nsw i32 %A_load, %B_2_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 363 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 364 [2/4] (2.10ns)   --->   "%mul_ln104_3 = mul nsw i32 %A_load, %B_3_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 364 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 365 [2/4] (2.10ns)   --->   "%mul_ln104_4 = mul nsw i32 %A_load, %B_4_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 365 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 366 [2/4] (2.10ns)   --->   "%mul_ln104_5 = mul nsw i32 %A_load, %B_5_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 366 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 367 [2/4] (2.10ns)   --->   "%mul_ln104_6 = mul nsw i32 %A_load, %B_6_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 367 'mul' 'mul_ln104_6' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 368 [2/4] (2.10ns)   --->   "%mul_ln104_7 = mul nsw i32 %A_load, %B_7_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 368 'mul' 'mul_ln104_7' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 369 [2/4] (2.10ns)   --->   "%mul_ln104_8 = mul nsw i32 %A_load, %B_8_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 369 'mul' 'mul_ln104_8' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 370 [2/4] (2.10ns)   --->   "%mul_ln104_9 = mul nsw i32 %A_load, %B_9_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 370 'mul' 'mul_ln104_9' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 371 [2/4] (2.10ns)   --->   "%mul_ln104_10 = mul nsw i32 %A_load, %B_10_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 371 'mul' 'mul_ln104_10' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 372 [2/4] (2.10ns)   --->   "%mul_ln104_11 = mul nsw i32 %A_load, %B_11_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 372 'mul' 'mul_ln104_11' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 373 [2/4] (2.10ns)   --->   "%mul_ln104_12 = mul nsw i32 %A_load, %B_12_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 373 'mul' 'mul_ln104_12' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 374 [2/4] (2.10ns)   --->   "%mul_ln104_13 = mul nsw i32 %A_load, %B_13_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 374 'mul' 'mul_ln104_13' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 375 [2/4] (2.10ns)   --->   "%mul_ln104_14 = mul nsw i32 %A_load, %B_14_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 375 'mul' 'mul_ln104_14' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 376 [2/4] (2.10ns)   --->   "%mul_ln104_15 = mul nsw i32 %A_load, %B_15_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 376 'mul' 'mul_ln104_15' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 2.76>
ST_35 : Operation 377 [1/1] (0.00ns)   --->   "%temp_sum_0_1_load = load i32* %temp_sum_0_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 377 'load' 'temp_sum_0_1_load' <Predicate = (!icmp_ln94 & !icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_0)   --->   "%select_ln103 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_0_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 378 'select' 'select_ln103' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 379 [1/4] (2.10ns)   --->   "%mul_ln104 = mul nsw i32 %B_0_load, %A_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 379 'mul' 'mul_ln104' <Predicate = (!icmp_ln94)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 380 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_0 = add nsw i32 %mul_ln104, %select_ln103" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 380 'add' 'temp_sum_0' <Predicate = (!icmp_ln94)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 381 [1/1] (0.00ns)   --->   "%temp_sum_1_1_load = load i32* %temp_sum_1_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 381 'load' 'temp_sum_1_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_1)   --->   "%select_ln103_1 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_1_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 382 'select' 'select_ln103_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 383 [1/4] (2.10ns)   --->   "%mul_ln104_1 = mul nsw i32 %A_load, %B_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 383 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 384 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_1 = add nsw i32 %select_ln103_1, %mul_ln104_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 384 'add' 'temp_sum_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 385 [1/1] (0.00ns)   --->   "store i32 %temp_sum_1, i32* %temp_sum_1_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 385 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 386 [1/1] (0.00ns)   --->   "%temp_sum_2_1_load = load i32* %temp_sum_2_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 386 'load' 'temp_sum_2_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_2)   --->   "%select_ln103_2 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_2_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 387 'select' 'select_ln103_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 388 [1/4] (2.10ns)   --->   "%mul_ln104_2 = mul nsw i32 %A_load, %B_2_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 388 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 389 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_2 = add nsw i32 %select_ln103_2, %mul_ln104_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 389 'add' 'temp_sum_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 390 [1/1] (0.00ns)   --->   "store i32 %temp_sum_2, i32* %temp_sum_2_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 390 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 391 [1/1] (0.00ns)   --->   "%temp_sum_3_1_load = load i32* %temp_sum_3_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 391 'load' 'temp_sum_3_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_3)   --->   "%select_ln103_3 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_3_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 392 'select' 'select_ln103_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 393 [1/4] (2.10ns)   --->   "%mul_ln104_3 = mul nsw i32 %A_load, %B_3_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 393 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 394 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_3 = add nsw i32 %select_ln103_3, %mul_ln104_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 394 'add' 'temp_sum_3' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 395 [1/1] (0.00ns)   --->   "store i32 %temp_sum_3, i32* %temp_sum_3_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 395 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 396 [1/1] (0.00ns)   --->   "%temp_sum_4_1_load = load i32* %temp_sum_4_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 396 'load' 'temp_sum_4_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_4)   --->   "%select_ln103_4 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_4_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 397 'select' 'select_ln103_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 398 [1/4] (2.10ns)   --->   "%mul_ln104_4 = mul nsw i32 %A_load, %B_4_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 398 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 399 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_4 = add nsw i32 %select_ln103_4, %mul_ln104_4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 399 'add' 'temp_sum_4' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 400 [1/1] (0.00ns)   --->   "store i32 %temp_sum_4, i32* %temp_sum_4_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 400 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 401 [1/1] (0.00ns)   --->   "%temp_sum_5_1_load = load i32* %temp_sum_5_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 401 'load' 'temp_sum_5_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_5)   --->   "%select_ln103_5 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_5_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 402 'select' 'select_ln103_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 403 [1/4] (2.10ns)   --->   "%mul_ln104_5 = mul nsw i32 %A_load, %B_5_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 403 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 404 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_5 = add nsw i32 %select_ln103_5, %mul_ln104_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 404 'add' 'temp_sum_5' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 405 [1/1] (0.00ns)   --->   "store i32 %temp_sum_5, i32* %temp_sum_5_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 405 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 406 [1/1] (0.00ns)   --->   "%temp_sum_6_1_load = load i32* %temp_sum_6_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 406 'load' 'temp_sum_6_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_6)   --->   "%select_ln103_6 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_6_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 407 'select' 'select_ln103_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 408 [1/4] (2.10ns)   --->   "%mul_ln104_6 = mul nsw i32 %A_load, %B_6_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 408 'mul' 'mul_ln104_6' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 409 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_6 = add nsw i32 %select_ln103_6, %mul_ln104_6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 409 'add' 'temp_sum_6' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 410 [1/1] (0.00ns)   --->   "store i32 %temp_sum_6, i32* %temp_sum_6_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 410 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 411 [1/1] (0.00ns)   --->   "%temp_sum_7_1_load = load i32* %temp_sum_7_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 411 'load' 'temp_sum_7_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_7)   --->   "%select_ln103_7 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_7_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 412 'select' 'select_ln103_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 413 [1/4] (2.10ns)   --->   "%mul_ln104_7 = mul nsw i32 %A_load, %B_7_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 413 'mul' 'mul_ln104_7' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 414 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_7 = add nsw i32 %select_ln103_7, %mul_ln104_7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 414 'add' 'temp_sum_7' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 415 [1/1] (0.00ns)   --->   "store i32 %temp_sum_7, i32* %temp_sum_7_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 415 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 416 [1/1] (0.00ns)   --->   "%temp_sum_8_1_load = load i32* %temp_sum_8_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 416 'load' 'temp_sum_8_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_8)   --->   "%select_ln103_8 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_8_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 417 'select' 'select_ln103_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 418 [1/4] (2.10ns)   --->   "%mul_ln104_8 = mul nsw i32 %A_load, %B_8_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 418 'mul' 'mul_ln104_8' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 419 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_8 = add nsw i32 %select_ln103_8, %mul_ln104_8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 419 'add' 'temp_sum_8' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 420 [1/1] (0.00ns)   --->   "store i32 %temp_sum_8, i32* %temp_sum_8_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 420 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 421 [1/1] (0.00ns)   --->   "%temp_sum_9_1_load = load i32* %temp_sum_9_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 421 'load' 'temp_sum_9_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_9)   --->   "%select_ln103_9 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_9_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 422 'select' 'select_ln103_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 423 [1/4] (2.10ns)   --->   "%mul_ln104_9 = mul nsw i32 %A_load, %B_9_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 423 'mul' 'mul_ln104_9' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 424 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_9 = add nsw i32 %select_ln103_9, %mul_ln104_9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 424 'add' 'temp_sum_9' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 425 [1/1] (0.00ns)   --->   "store i32 %temp_sum_9, i32* %temp_sum_9_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 425 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 426 [1/1] (0.00ns)   --->   "%temp_sum_10_1_load = load i32* %temp_sum_10_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 426 'load' 'temp_sum_10_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_10)   --->   "%select_ln103_10 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_10_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 427 'select' 'select_ln103_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 428 [1/4] (2.10ns)   --->   "%mul_ln104_10 = mul nsw i32 %A_load, %B_10_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 428 'mul' 'mul_ln104_10' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 429 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_10 = add nsw i32 %select_ln103_10, %mul_ln104_10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 429 'add' 'temp_sum_10' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 430 [1/1] (0.00ns)   --->   "store i32 %temp_sum_10, i32* %temp_sum_10_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 430 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 431 [1/1] (0.00ns)   --->   "%temp_sum_11_1_load = load i32* %temp_sum_11_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 431 'load' 'temp_sum_11_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_11)   --->   "%select_ln103_11 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_11_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 432 'select' 'select_ln103_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 433 [1/4] (2.10ns)   --->   "%mul_ln104_11 = mul nsw i32 %A_load, %B_11_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 433 'mul' 'mul_ln104_11' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 434 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_11 = add nsw i32 %select_ln103_11, %mul_ln104_11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 434 'add' 'temp_sum_11' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 435 [1/1] (0.00ns)   --->   "store i32 %temp_sum_11, i32* %temp_sum_11_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 435 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 436 [1/1] (0.00ns)   --->   "%temp_sum_12_1_load = load i32* %temp_sum_12_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 436 'load' 'temp_sum_12_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_12)   --->   "%select_ln103_12 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_12_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 437 'select' 'select_ln103_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 438 [1/4] (2.10ns)   --->   "%mul_ln104_12 = mul nsw i32 %A_load, %B_12_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 438 'mul' 'mul_ln104_12' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 439 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_12 = add nsw i32 %select_ln103_12, %mul_ln104_12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 439 'add' 'temp_sum_12' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 440 [1/1] (0.00ns)   --->   "store i32 %temp_sum_12, i32* %temp_sum_12_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 440 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 441 [1/1] (0.00ns)   --->   "%temp_sum_13_1_load = load i32* %temp_sum_13_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 441 'load' 'temp_sum_13_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_13)   --->   "%select_ln103_13 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_13_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 442 'select' 'select_ln103_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 443 [1/4] (2.10ns)   --->   "%mul_ln104_13 = mul nsw i32 %A_load, %B_13_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 443 'mul' 'mul_ln104_13' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 444 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_13 = add nsw i32 %select_ln103_13, %mul_ln104_13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 444 'add' 'temp_sum_13' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 445 [1/1] (0.00ns)   --->   "store i32 %temp_sum_13, i32* %temp_sum_13_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 445 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 446 [1/1] (0.00ns)   --->   "%temp_sum_14_1_load = load i32* %temp_sum_14_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 446 'load' 'temp_sum_14_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_14)   --->   "%select_ln103_14 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_14_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 447 'select' 'select_ln103_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 448 [1/4] (2.10ns)   --->   "%mul_ln104_14 = mul nsw i32 %A_load, %B_14_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 448 'mul' 'mul_ln104_14' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 449 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_14 = add nsw i32 %select_ln103_14, %mul_ln104_14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 449 'add' 'temp_sum_14' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 450 [1/1] (0.00ns)   --->   "store i32 %temp_sum_14, i32* %temp_sum_14_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 450 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 451 [1/1] (0.00ns)   --->   "%temp_sum_15_1_load = load i32* %temp_sum_15_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 451 'load' 'temp_sum_15_1_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_35 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_15)   --->   "%select_ln103_15 = select i1 %icmp_ln103, i32 0, i32 %temp_sum_15_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:103]   --->   Operation 452 'select' 'select_ln103_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 453 [1/4] (2.10ns)   --->   "%mul_ln104_15 = mul nsw i32 %A_load, %B_15_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 453 'mul' 'mul_ln104_15' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 454 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_15 = add nsw i32 %select_ln103_15, %mul_ln104_15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104]   --->   Operation 454 'add' 'temp_sum_15' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 455 [1/1] (0.00ns)   --->   "store i32 %temp_sum_15, i32* %temp_sum_15_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 455 'store' <Predicate = true> <Delay = 0.00>

State 36 <SV = 31> <Delay = 0.59>
ST_36 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @arraypart1_arraypart2_str)"   --->   Operation 456 'specloopname' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_36 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 0)"   --->   Operation 457 'speclooptripcount' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_36 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i31 %select_ln94_1 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94]   --->   Operation 458 'zext' 'zext_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_36 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:97]   --->   Operation 459 'specloopname' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_36 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:99]   --->   Operation 460 'specpipeline' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_36 : Operation 461 [1/1] (0.00ns)   --->   "store i32 %temp_sum_0, i32* %temp_sum_0_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106]   --->   Operation 461 'store' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_36 : Operation 462 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [16 x i32]* %C_0, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 462 'getelementptr' 'C_0_addr' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 463 [1/1] (0.59ns)   --->   "store i32 %temp_sum_0, i32* %C_0_addr, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 463 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 464 [1/1] (0.00ns)   --->   "br label %._crit_edge3.0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 464 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 465 [1/1] (0.00ns)   --->   "%C_1_addr_1 = getelementptr [16 x i32]* %C_1, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 465 'getelementptr' 'C_1_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 466 [1/1] (0.59ns)   --->   "store i32 %temp_sum_1, i32* %C_1_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 466 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 467 [1/1] (0.00ns)   --->   "br label %._crit_edge3.1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 467 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 468 [1/1] (0.00ns)   --->   "%C_2_addr_1 = getelementptr [16 x i32]* %C_2, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 468 'getelementptr' 'C_2_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 469 [1/1] (0.59ns)   --->   "store i32 %temp_sum_2, i32* %C_2_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 469 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 470 [1/1] (0.00ns)   --->   "br label %._crit_edge3.2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 470 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 471 [1/1] (0.00ns)   --->   "%C_3_addr_1 = getelementptr [16 x i32]* %C_3, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 471 'getelementptr' 'C_3_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 472 [1/1] (0.59ns)   --->   "store i32 %temp_sum_3, i32* %C_3_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 472 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 473 [1/1] (0.00ns)   --->   "br label %._crit_edge3.3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 473 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 474 [1/1] (0.00ns)   --->   "%C_4_addr_1 = getelementptr [16 x i32]* %C_4, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 474 'getelementptr' 'C_4_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 475 [1/1] (0.59ns)   --->   "store i32 %temp_sum_4, i32* %C_4_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 475 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 476 [1/1] (0.00ns)   --->   "br label %._crit_edge3.4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 476 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 477 [1/1] (0.00ns)   --->   "%C_5_addr_1 = getelementptr [16 x i32]* %C_5, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 477 'getelementptr' 'C_5_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 478 [1/1] (0.59ns)   --->   "store i32 %temp_sum_5, i32* %C_5_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 478 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 479 [1/1] (0.00ns)   --->   "br label %._crit_edge3.5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 479 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 480 [1/1] (0.00ns)   --->   "%C_6_addr_1 = getelementptr [16 x i32]* %C_6, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 480 'getelementptr' 'C_6_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 481 [1/1] (0.59ns)   --->   "store i32 %temp_sum_6, i32* %C_6_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 481 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 482 [1/1] (0.00ns)   --->   "br label %._crit_edge3.6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 482 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 483 [1/1] (0.00ns)   --->   "%C_7_addr_1 = getelementptr [16 x i32]* %C_7, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 483 'getelementptr' 'C_7_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 484 [1/1] (0.59ns)   --->   "store i32 %temp_sum_7, i32* %C_7_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 484 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 485 [1/1] (0.00ns)   --->   "br label %._crit_edge3.7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 485 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 486 [1/1] (0.00ns)   --->   "%C_8_addr_1 = getelementptr [16 x i32]* %C_8, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 486 'getelementptr' 'C_8_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 487 [1/1] (0.59ns)   --->   "store i32 %temp_sum_8, i32* %C_8_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 487 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 488 [1/1] (0.00ns)   --->   "br label %._crit_edge3.8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 488 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 489 [1/1] (0.00ns)   --->   "%C_9_addr_1 = getelementptr [16 x i32]* %C_9, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 489 'getelementptr' 'C_9_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 490 [1/1] (0.59ns)   --->   "store i32 %temp_sum_9, i32* %C_9_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 490 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 491 [1/1] (0.00ns)   --->   "br label %._crit_edge3.9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 491 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 492 [1/1] (0.00ns)   --->   "%C_10_addr_1 = getelementptr [16 x i32]* %C_10, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 492 'getelementptr' 'C_10_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 493 [1/1] (0.59ns)   --->   "store i32 %temp_sum_10, i32* %C_10_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 493 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 494 [1/1] (0.00ns)   --->   "br label %._crit_edge3.10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 494 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 495 [1/1] (0.00ns)   --->   "%C_11_addr_1 = getelementptr [16 x i32]* %C_11, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 495 'getelementptr' 'C_11_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 496 [1/1] (0.59ns)   --->   "store i32 %temp_sum_11, i32* %C_11_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 496 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 497 [1/1] (0.00ns)   --->   "br label %._crit_edge3.11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 497 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 498 [1/1] (0.00ns)   --->   "%C_12_addr_1 = getelementptr [16 x i32]* %C_12, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 498 'getelementptr' 'C_12_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 499 [1/1] (0.59ns)   --->   "store i32 %temp_sum_12, i32* %C_12_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 499 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 500 [1/1] (0.00ns)   --->   "br label %._crit_edge3.12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 500 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 501 [1/1] (0.00ns)   --->   "%C_13_addr_1 = getelementptr [16 x i32]* %C_13, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 501 'getelementptr' 'C_13_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 502 [1/1] (0.59ns)   --->   "store i32 %temp_sum_13, i32* %C_13_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 502 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 503 [1/1] (0.00ns)   --->   "br label %._crit_edge3.13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 503 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 504 [1/1] (0.00ns)   --->   "%C_14_addr_1 = getelementptr [16 x i32]* %C_14, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 504 'getelementptr' 'C_14_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 505 [1/1] (0.59ns)   --->   "store i32 %temp_sum_14, i32* %C_14_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 505 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 506 [1/1] (0.00ns)   --->   "br label %._crit_edge3.14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 506 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 507 [1/1] (0.00ns)   --->   "%C_15_addr_1 = getelementptr [16 x i32]* %C_15, i64 0, i64 %zext_ln94" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 507 'getelementptr' 'C_15_addr_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_36 : Operation 508 [1/1] (0.59ns)   --->   "store i32 %temp_sum_15, i32* %C_15_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 508 'store' <Predicate = (icmp_ln106)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 509 [1/1] (0.00ns)   --->   "br label %arraypart2_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107]   --->   Operation 509 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 37 <SV = 26> <Delay = 2.92>
ST_37 : Operation 510 [1/1] (2.92ns)   --->   "%gmem_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 %mul_ln70)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 510 'writereq' 'gmem_addr_wr_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 511 [1/1] (0.60ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114]   --->   Operation 511 'br' <Predicate = true> <Delay = 0.60>

State 38 <SV = 27> <Delay = 1.75>
ST_38 : Operation 512 [1/1] (0.00ns)   --->   "%itr5_0 = phi i31 [ %itr_2, %writeC ], [ 0, %.preheader.preheader ]"   --->   Operation 512 'phi' 'itr5_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 513 [1/1] (0.00ns)   --->   "%i6_0 = phi i32 [ %select_ln117, %writeC ], [ 0, %.preheader.preheader ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:117]   --->   Operation 513 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 514 [1/1] (0.00ns)   --->   "%j7_0 = phi i32 [ %j_2, %writeC ], [ 0, %.preheader.preheader ]"   --->   Operation 514 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i31 %itr5_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114]   --->   Operation 515 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 516 [1/1] (0.85ns)   --->   "%icmp_ln114 = icmp slt i32 %zext_ln114, %mul_ln70" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114]   --->   Operation 516 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 517 [1/1] (0.66ns)   --->   "%itr_2 = add i31 %itr5_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114]   --->   Operation 517 'add' 'itr_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 518 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %writeC, label %19" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114]   --->   Operation 518 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 519 [1/1] (0.85ns)   --->   "%icmp_ln117 = icmp eq i32 %j7_0, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:117]   --->   Operation 519 'icmp' 'icmp_ln117' <Predicate = (icmp_ln114)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 520 [1/1] (0.66ns)   --->   "%i_2 = add nsw i32 1, %i6_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:119]   --->   Operation 520 'add' 'i_2' <Predicate = (icmp_ln114)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 521 [1/1] (0.22ns)   --->   "%select_ln117 = select i1 %icmp_ln117, i32 %i_2, i32 %i6_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:117]   --->   Operation 521 'select' 'select_ln117' <Predicate = (icmp_ln114)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 522 [1/1] (0.22ns)   --->   "%select_ln117_1 = select i1 %icmp_ln117, i32 0, i32 %j7_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:117]   --->   Operation 522 'select' 'select_ln117_1' <Predicate = (icmp_ln114)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i32 %select_ln117 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 523 'sext' 'sext_ln121' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %select_ln117_1 to i4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 524 'trunc' 'trunc_ln121' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 525 [1/1] (0.00ns)   --->   "%C_0_addr_1 = getelementptr [16 x i32]* %C_0, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 525 'getelementptr' 'C_0_addr_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 526 [2/2] (0.59ns)   --->   "%C_0_load = load i32* %C_0_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 526 'load' 'C_0_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 527 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [16 x i32]* %C_1, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 527 'getelementptr' 'C_1_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 528 [2/2] (0.59ns)   --->   "%C_1_load = load i32* %C_1_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 528 'load' 'C_1_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 529 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [16 x i32]* %C_2, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 529 'getelementptr' 'C_2_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 530 [2/2] (0.59ns)   --->   "%C_2_load = load i32* %C_2_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 530 'load' 'C_2_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 531 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [16 x i32]* %C_3, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 531 'getelementptr' 'C_3_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 532 [2/2] (0.59ns)   --->   "%C_3_load = load i32* %C_3_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 532 'load' 'C_3_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 533 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [16 x i32]* %C_4, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 533 'getelementptr' 'C_4_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 534 [2/2] (0.59ns)   --->   "%C_4_load = load i32* %C_4_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 534 'load' 'C_4_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 535 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [16 x i32]* %C_5, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 535 'getelementptr' 'C_5_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 536 [2/2] (0.59ns)   --->   "%C_5_load = load i32* %C_5_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 536 'load' 'C_5_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 537 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [16 x i32]* %C_6, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 537 'getelementptr' 'C_6_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 538 [2/2] (0.59ns)   --->   "%C_6_load = load i32* %C_6_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 538 'load' 'C_6_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 539 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [16 x i32]* %C_7, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 539 'getelementptr' 'C_7_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 540 [2/2] (0.59ns)   --->   "%C_7_load = load i32* %C_7_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 540 'load' 'C_7_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 541 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr [16 x i32]* %C_8, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 541 'getelementptr' 'C_8_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 542 [2/2] (0.59ns)   --->   "%C_8_load = load i32* %C_8_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 542 'load' 'C_8_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 543 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr [16 x i32]* %C_9, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 543 'getelementptr' 'C_9_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 544 [2/2] (0.59ns)   --->   "%C_9_load = load i32* %C_9_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 544 'load' 'C_9_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 545 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr [16 x i32]* %C_10, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 545 'getelementptr' 'C_10_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 546 [2/2] (0.59ns)   --->   "%C_10_load = load i32* %C_10_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 546 'load' 'C_10_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 547 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr [16 x i32]* %C_11, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 547 'getelementptr' 'C_11_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 548 [2/2] (0.59ns)   --->   "%C_11_load = load i32* %C_11_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 548 'load' 'C_11_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 549 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr [16 x i32]* %C_12, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 549 'getelementptr' 'C_12_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 550 [2/2] (0.59ns)   --->   "%C_12_load = load i32* %C_12_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 550 'load' 'C_12_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 551 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr [16 x i32]* %C_13, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 551 'getelementptr' 'C_13_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 552 [2/2] (0.59ns)   --->   "%C_13_load = load i32* %C_13_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 552 'load' 'C_13_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 553 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr [16 x i32]* %C_14, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 553 'getelementptr' 'C_14_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 554 [2/2] (0.59ns)   --->   "%C_14_load = load i32* %C_14_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 554 'load' 'C_14_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 555 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr [16 x i32]* %C_15, i64 0, i64 %sext_ln121" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 555 'getelementptr' 'C_15_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_38 : Operation 556 [2/2] (0.59ns)   --->   "%C_15_load = load i32* %C_15_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 556 'load' 'C_15_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 557 [1/1] (0.66ns)   --->   "%j_2 = add nsw i32 1, %select_ln117_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114]   --->   Operation 557 'add' 'j_2' <Predicate = (icmp_ln114)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 28> <Delay = 1.08>
ST_39 : Operation 558 [1/2] (0.59ns)   --->   "%C_0_load = load i32* %C_0_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 558 'load' 'C_0_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 559 [1/2] (0.59ns)   --->   "%C_1_load = load i32* %C_1_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 559 'load' 'C_1_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 560 [1/2] (0.59ns)   --->   "%C_2_load = load i32* %C_2_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 560 'load' 'C_2_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 561 [1/2] (0.59ns)   --->   "%C_3_load = load i32* %C_3_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 561 'load' 'C_3_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 562 [1/2] (0.59ns)   --->   "%C_4_load = load i32* %C_4_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 562 'load' 'C_4_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 563 [1/2] (0.59ns)   --->   "%C_5_load = load i32* %C_5_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 563 'load' 'C_5_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 564 [1/2] (0.59ns)   --->   "%C_6_load = load i32* %C_6_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 564 'load' 'C_6_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 565 [1/2] (0.59ns)   --->   "%C_7_load = load i32* %C_7_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 565 'load' 'C_7_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 566 [1/2] (0.59ns)   --->   "%C_8_load = load i32* %C_8_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 566 'load' 'C_8_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 567 [1/2] (0.59ns)   --->   "%C_9_load = load i32* %C_9_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 567 'load' 'C_9_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 568 [1/2] (0.59ns)   --->   "%C_10_load = load i32* %C_10_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 568 'load' 'C_10_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 569 [1/2] (0.59ns)   --->   "%C_11_load = load i32* %C_11_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 569 'load' 'C_11_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 570 [1/2] (0.59ns)   --->   "%C_12_load = load i32* %C_12_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 570 'load' 'C_12_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 571 [1/2] (0.59ns)   --->   "%C_13_load = load i32* %C_13_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 571 'load' 'C_13_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 572 [1/2] (0.59ns)   --->   "%C_14_load = load i32* %C_14_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 572 'load' 'C_14_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 573 [1/2] (0.59ns)   --->   "%C_15_load = load i32* %C_15_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 573 'load' 'C_15_load' <Predicate = (icmp_ln114)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 574 [1/1] (0.49ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %C_0_load, i32 %C_1_load, i32 %C_2_load, i32 %C_3_load, i32 %C_4_load, i32 %C_5_load, i32 %C_6_load, i32 %C_7_load, i32 %C_8_load, i32 %C_9_load, i32 %C_10_load, i32 %C_11_load, i32 %C_12_load, i32 %C_13_load, i32 %C_14_load, i32 %C_15_load, i4 %trunc_ln121) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 574 'mux' 'tmp_4' <Predicate = (icmp_ln114)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 29> <Delay = 2.92>
ST_40 : Operation 575 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114]   --->   Operation 575 'specloopname' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_40 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114]   --->   Operation 576 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_40 : Operation 577 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:115]   --->   Operation 577 'speclooptripcount' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_40 : Operation 578 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:116]   --->   Operation 578 'specpipeline' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_40 : Operation 579 [1/1] (2.92ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %tmp_4, i4 -1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 579 'write' <Predicate = (icmp_ln114)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 580 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_3) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:122]   --->   Operation 580 'specregionend' 'empty_10' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_40 : Operation 581 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114]   --->   Operation 581 'br' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 41 <SV = 28> <Delay = 2.92>
ST_41 : Operation 582 [5/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 582 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 29> <Delay = 2.92>
ST_42 : Operation 583 [4/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 583 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 30> <Delay = 2.92>
ST_43 : Operation 584 [3/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 584 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 31> <Delay = 2.92>
ST_44 : Operation 585 [2/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 585 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 32> <Delay = 2.92>
ST_45 : Operation 586 [1/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121]   --->   Operation 586 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 587 [1/1] (0.00ns)   --->   "ret void" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:123]   --->   Operation 587 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'size' [6]  (1 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln70', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70) [61]  (2.1 ns)

 <State 3>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln70', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70) [61]  (2.1 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln70', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70) [61]  (2.1 ns)

 <State 5>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln70', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70) [61]  (2.1 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) [62]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) [62]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) [62]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) [62]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) [62]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) [62]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) [62]  (2.92 ns)

 <State 13>: 1.76ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70) [65]  (0 ns)
	'icmp' operation ('icmp_ln73', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:73) [77]  (0.859 ns)
	'select' operation ('select_ln73', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:73) [79]  (0.227 ns)
	'add' operation ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:70) [90]  (0.669 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) [81]  (2.92 ns)

 <State 15>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) [87]  (0 ns)
	'store' operation ('store_ln77', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77) of variable 'gmem_addr_2_read', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:77 on array 'A', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:58 [88]  (1.16 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) [93]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) [93]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) [93]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) [93]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) [93]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) [93]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) [93]  (2.92 ns)

 <State 23>: 1.76ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82) [96]  (0 ns)
	'icmp' operation ('icmp_ln85', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:85) [108]  (0.859 ns)
	'select' operation ('select_ln85', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:85) [110]  (0.227 ns)
	'add' operation ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:82) [182]  (0.669 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) [112]  (2.92 ns)

 <State 25>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('B_0_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) [115]  (0 ns)
	'store' operation ('store_ln89', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89) of variable 'gmem_addr_1_read', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:89 on array 'B[0]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59 [175]  (0.594 ns)

 <State 26>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln106', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106) [203]  (2.1 ns)

 <State 27>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln106', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106) [203]  (2.1 ns)

 <State 28>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln106', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106) [203]  (2.1 ns)

 <State 29>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln106', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:106) [203]  (2.1 ns)

 <State 30>: 2.81ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:97) [208]  (0 ns)
	'icmp' operation ('icmp_ln97', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:97) [217]  (0.859 ns)
	'select' operation ('select_ln94_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:94) [219]  (0.251 ns)
	'add' operation ('add_ln104', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) [229]  (0.543 ns)
	'getelementptr' operation ('A_addr_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) [231]  (0 ns)
	'load' operation ('A_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) on array 'A', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:58 [232]  (1.16 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	'load' operation ('A_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) on array 'A', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:58 [232]  (1.16 ns)

 <State 32>: 2.69ns
The critical path consists of the following:
	'load' operation ('B_0_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) on array 'B[0]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:59 [236]  (0.594 ns)
	'mul' operation ('mul_ln104', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) [237]  (2.1 ns)

 <State 33>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln104', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) [237]  (2.1 ns)

 <State 34>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln104', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) [237]  (2.1 ns)

 <State 35>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln104', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) [237]  (2.1 ns)
	'add' operation ('temp_sum[0]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104) [238]  (0.669 ns)

 <State 36>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('C_0_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107) [242]  (0 ns)
	'store' operation ('store_ln107', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:107) of variable 'temp_sum[0]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:104 on array 'C[0]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60 [243]  (0.594 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121) [445]  (2.92 ns)

 <State 38>: 1.76ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114) [450]  (0 ns)
	'icmp' operation ('icmp_ln117', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:117) [460]  (0.859 ns)
	'select' operation ('select_ln117_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:117) [463]  (0.227 ns)
	'add' operation ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:114) [501]  (0.669 ns)

 <State 39>: 1.09ns
The critical path consists of the following:
	'load' operation ('C_0_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121) on array 'C[0]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:60 [467]  (0.594 ns)
	'mux' operation ('tmp_4', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121) [498]  (0.493 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	bus write on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121) [499]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121) [504]  (2.92 ns)

 <State 42>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121) [504]  (2.92 ns)

 <State 43>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121) [504]  (2.92 ns)

 <State 44>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121) [504]  (2.92 ns)

 <State 45>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul_partition.cpp:121) [504]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
