# Reading C:/InstalledPrograms/altera/ModelSim/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {D:/pythondsp/6 FPGA designs with VHDL/VHDL/Chapters/FSM/VHDLCodes/FSM/VHDLCodes/edgeDetector.vhd} 
