// Seed: 3462027550
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri1 id_6,
    output supply0 id_7
    , id_14,
    output wor id_8,
    input wor id_9,
    input supply0 id_10,
    output wor id_11,
    output wor id_12
);
  assign id_1 = {id_6{-1}};
  initial id_14 <= -1;
  logic [-1 : -1] id_15;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd60,
    parameter id_8 = 32'd18
) (
    output wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri0 _id_5,
    input tri0 id_6
);
  logic [id_5  *  1 : 1] _id_8;
  wire [id_8 : 1] id_9;
  id_10 :
  assert property (@(-1 or -1'b0) (1'b0))
  else;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_6,
      id_2,
      id_6,
      id_3,
      id_6,
      id_4,
      id_0,
      id_2,
      id_2,
      id_4,
      id_4
  );
endmodule
