<sld_project_info>
  <project>
    <hash md5_digest_80b="7275f38b0795b9640612"/>
  </project>
  <file_info>
    <file device="EP4CE115F29C7" path="quartus_project.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="8" ir_width="8" node_addr_width="3" node_count="5"/>
  <node_info>
    <node hpath="master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x10186E00" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1295056896"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_" source="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_"/>
        <port name="jtag.bp.m1_ram_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x10186E01" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1295122432"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_" source="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_"/>
        <port name="jtag.bp.m2_ram_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x10186E02" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="2048"/>
        <parameter name="widthad" type="unknown" value="11"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1395720192"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_" source="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_"/>
        <port name="jtag.bp.s1_ram_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="3" mfg_id="110" node_id="3" sld_node_info="0x10186E03" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="4096"/>
        <parameter name="widthad" type="unknown" value="12"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1395785728"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_" source="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_"/>
        <port name="jtag.bp.s2_ram_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="4" mfg_id="110" node_id="3" sld_node_info="0x10186E04" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="4096"/>
        <parameter name="widthad" type="unknown" value="12"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1395851264"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_" source="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_"/>
        <port name="jtag.bp.s3_ram_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
