/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:1.1-10.10" *)
module tetra_and_gate(\TetR_input[0] , \TetR_input[1] , \TetR_input[2] , \TetR_input[3] , \LacI_input[0] , \LacI_input[1] , \LacI_input[2] , \LacI_input[3] , Y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:3.22-3.32" *)
  input \LacI_input[0] ;
  wire \LacI_input[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:3.22-3.32" *)
  input \LacI_input[1] ;
  wire \LacI_input[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:3.22-3.32" *)
  input \LacI_input[2] ;
  wire \LacI_input[2] ;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:3.22-3.32" *)
  input \LacI_input[3] ;
  wire \LacI_input[3] ;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:2.22-2.32" *)
  input \TetR_input[0] ;
  wire \TetR_input[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:2.22-2.32" *)
  input \TetR_input[1] ;
  wire \TetR_input[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:2.22-2.32" *)
  input \TetR_input[2] ;
  wire \TetR_input[2] ;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:2.22-2.32" *)
  input \TetR_input[3] ;
  wire \TetR_input[3] ;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_cb463011f6554001a958014baef495ba.v:4.17-4.18" *)
  output Y;
  wire Y;
  \$_NOT_  _09_ (
    .A(\LacI_input[0] ),
    .Y(_06_)
  );
  \$_NOT_  _10_ (
    .A(\TetR_input[0] ),
    .Y(_07_)
  );
  \$_NOR_  _11_ (
    .A(\LacI_input[0] ),
    .B(\TetR_input[1] ),
    .Y(_08_)
  );
  \$_NOT_  _12_ (
    .A(_08_),
    .Y(_00_)
  );
  \$_NOR_  _13_ (
    .A(_06_),
    .B(\LacI_input[1] ),
    .Y(_01_)
  );
  \$_NOR_  _14_ (
    .A(\LacI_input[0] ),
    .B(\TetR_input[2] ),
    .Y(_02_)
  );
  \$_NOR_  _15_ (
    .A(_01_),
    .B(_02_),
    .Y(_03_)
  );
  \$_NOR_  _16_ (
    .A(\TetR_input[0] ),
    .B(_03_),
    .Y(_04_)
  );
  \$_NOR_  _17_ (
    .A(_07_),
    .B(_00_),
    .Y(_05_)
  );
  \$_NOR_  _18_ (
    .A(_04_),
    .B(_05_),
    .Y(Y)
  );
endmodule
