--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.408 ns
From           : senzor_2
To             : Logica_miscare:inst6|dreapta
From Clock     : --
To Clock       : senzor_4
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 27.684 ns
From           : Selectie_proba:inst1|circuit[1]
To             : circuit[1]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 14.197 ns
From           : senzor_2
To             : B_IN4_D1
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 12.654 ns
From           : buton
To             : debouncing:inst5|inst
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 102.24 MHz ( period = 9.781 ns )
From           : generator_semnalPWM:inst12|inst15
To             : generator_semnalPWM:inst12|inst15
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : generator_semnalPWM:inst7|inst15
To             : generator_semnalPWM:inst7|inst15
From Clock     : clk
To Clock       : clk
Failed Paths   : 14

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 14

--------------------------------------------------------------------------------------

