ARM GAS  /tmp/ccHSQtum.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB72:
  26              		.file 1 "Core/Src/stm32l1xx_hal_msp.c"
   1:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l1xx_hal_msp.c **** /**
   3:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l1xx_hal_msp.c ****   * @file         stm32l1xx_hal_msp.c
   5:Core/Src/stm32l1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l1xx_hal_msp.c ****   *
  10:Core/Src/stm32l1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l1xx_hal_msp.c ****   *
  13:Core/Src/stm32l1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l1xx_hal_msp.c ****   *
  17:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l1xx_hal_msp.c ****   */
  19:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l1xx_hal_msp.c **** 
  21:Core/Src/stm32l1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l1xx_hal_msp.c **** 
  24:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l1xx_hal_msp.c **** 
  26:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l1xx_hal_msp.c **** 
  28:Core/Src/stm32l1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l1xx_hal_msp.c **** 
  31:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l1xx_hal_msp.c **** 
ARM GAS  /tmp/ccHSQtum.s 			page 2


  33:Core/Src/stm32l1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l1xx_hal_msp.c **** 
  36:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l1xx_hal_msp.c **** 
  38:Core/Src/stm32l1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l1xx_hal_msp.c **** 
  41:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l1xx_hal_msp.c **** 
  43:Core/Src/stm32l1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l1xx_hal_msp.c **** 
  46:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l1xx_hal_msp.c **** 
  48:Core/Src/stm32l1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l1xx_hal_msp.c **** 
  51:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l1xx_hal_msp.c **** 
  53:Core/Src/stm32l1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l1xx_hal_msp.c **** 
  56:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l1xx_hal_msp.c **** 
  58:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l1xx_hal_msp.c **** 
  60:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l1xx_hal_msp.c **** /**
  62:Core/Src/stm32l1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l1xx_hal_msp.c ****   */
  64:Core/Src/stm32l1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  66:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l1xx_hal_msp.c **** 
  68:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l1xx_hal_msp.c **** 
  70:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_COMP_CLK_ENABLE();
  38              		.loc 1 70 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 70 3 view .LVU2
  41              		.loc 1 70 3 view .LVU3
  42 0004 104B     		ldr	r3, .L3
  43 0006 5A6A     		ldr	r2, [r3, #36]
  44 0008 42F00042 		orr	r2, r2, #-2147483648
  45 000c 5A62     		str	r2, [r3, #36]
ARM GAS  /tmp/ccHSQtum.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 000e 5A6A     		ldr	r2, [r3, #36]
  48 0010 02F00042 		and	r2, r2, #-2147483648
  49 0014 0192     		str	r2, [sp, #4]
  50              		.loc 1 70 3 view .LVU5
  51 0016 019A     		ldr	r2, [sp, #4]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57              		.loc 1 71 3 view .LVU9
  58 0018 1A6A     		ldr	r2, [r3, #32]
  59 001a 42F00102 		orr	r2, r2, #1
  60 001e 1A62     		str	r2, [r3, #32]
  61              		.loc 1 71 3 view .LVU10
  62 0020 1A6A     		ldr	r2, [r3, #32]
  63 0022 02F00102 		and	r2, r2, #1
  64 0026 0292     		str	r2, [sp, #8]
  65              		.loc 1 71 3 view .LVU11
  66 0028 029A     		ldr	r2, [sp, #8]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  69              		.loc 1 72 3 view .LVU13
  70              	.LBB4:
  71              		.loc 1 72 3 view .LVU14
  72              		.loc 1 72 3 view .LVU15
  73 002a 5A6A     		ldr	r2, [r3, #36]
  74 002c 42F08052 		orr	r2, r2, #268435456
  75 0030 5A62     		str	r2, [r3, #36]
  76              		.loc 1 72 3 view .LVU16
  77 0032 5B6A     		ldr	r3, [r3, #36]
  78 0034 03F08053 		and	r3, r3, #268435456
  79 0038 0393     		str	r3, [sp, #12]
  80              		.loc 1 72 3 view .LVU17
  81 003a 039B     		ldr	r3, [sp, #12]
  82              	.LBE4:
  83              		.loc 1 72 3 view .LVU18
  73:Core/Src/stm32l1xx_hal_msp.c **** 
  74:Core/Src/stm32l1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  84              		.loc 1 74 3 view .LVU19
  85 003c 0720     		movs	r0, #7
  86 003e FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  87              	.LVL0:
  75:Core/Src/stm32l1xx_hal_msp.c **** 
  76:Core/Src/stm32l1xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32l1xx_hal_msp.c **** 
  78:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32l1xx_hal_msp.c **** 
  80:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32l1xx_hal_msp.c **** }
  88              		.loc 1 81 1 is_stmt 0 view .LVU20
  89 0042 05B0     		add	sp, sp, #20
  90              	.LCFI2:
  91              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccHSQtum.s 			page 4


  92              		@ sp needed
  93 0044 5DF804FB 		ldr	pc, [sp], #4
  94              	.L4:
  95              		.align	2
  96              	.L3:
  97 0048 00380240 		.word	1073887232
  98              		.cfi_endproc
  99              	.LFE72:
 101              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 102              		.align	1
 103              		.global	HAL_UART_MspInit
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu softvfp
 109              	HAL_UART_MspInit:
 110              	.LVL1:
 111              	.LFB73:
  82:Core/Src/stm32l1xx_hal_msp.c **** 
  83:Core/Src/stm32l1xx_hal_msp.c **** /**
  84:Core/Src/stm32l1xx_hal_msp.c **** * @brief UART MSP Initialization
  85:Core/Src/stm32l1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32l1xx_hal_msp.c **** * @param huart: UART handle pointer
  87:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32l1xx_hal_msp.c **** */
  89:Core/Src/stm32l1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  90:Core/Src/stm32l1xx_hal_msp.c **** {
 112              		.loc 1 90 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 32
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		.loc 1 90 1 is_stmt 0 view .LVU22
 117 0000 00B5     		push	{lr}
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 4
 120              		.cfi_offset 14, -4
 121 0002 89B0     		sub	sp, sp, #36
 122              	.LCFI4:
 123              		.cfi_def_cfa_offset 40
  91:Core/Src/stm32l1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 124              		.loc 1 91 3 is_stmt 1 view .LVU23
 125              		.loc 1 91 20 is_stmt 0 view .LVU24
 126 0004 0023     		movs	r3, #0
 127 0006 0393     		str	r3, [sp, #12]
 128 0008 0493     		str	r3, [sp, #16]
 129 000a 0593     		str	r3, [sp, #20]
 130 000c 0693     		str	r3, [sp, #24]
 131 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32l1xx_hal_msp.c ****   if(huart->Instance==USART2)
 132              		.loc 1 92 3 is_stmt 1 view .LVU25
 133              		.loc 1 92 11 is_stmt 0 view .LVU26
 134 0010 0268     		ldr	r2, [r0]
 135              		.loc 1 92 5 view .LVU27
 136 0012 144B     		ldr	r3, .L9
 137 0014 9A42     		cmp	r2, r3
 138 0016 02D0     		beq	.L8
 139              	.LVL2:
ARM GAS  /tmp/ccHSQtum.s 			page 5


 140              	.L5:
  93:Core/Src/stm32l1xx_hal_msp.c ****   {
  94:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  95:Core/Src/stm32l1xx_hal_msp.c **** 
  96:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  97:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
  99:Core/Src/stm32l1xx_hal_msp.c **** 
 100:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 102:Core/Src/stm32l1xx_hal_msp.c ****     PA2     ------> USART2_TX
 103:Core/Src/stm32l1xx_hal_msp.c ****     PA3     ------> USART2_RX
 104:Core/Src/stm32l1xx_hal_msp.c ****     */
 105:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 106:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 109:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 110:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32l1xx_hal_msp.c **** 
 112:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 113:Core/Src/stm32l1xx_hal_msp.c **** 
 114:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 115:Core/Src/stm32l1xx_hal_msp.c ****   }
 116:Core/Src/stm32l1xx_hal_msp.c **** 
 117:Core/Src/stm32l1xx_hal_msp.c **** }
 141              		.loc 1 117 1 view .LVU28
 142 0018 09B0     		add	sp, sp, #36
 143              	.LCFI5:
 144              		.cfi_remember_state
 145              		.cfi_def_cfa_offset 4
 146              		@ sp needed
 147 001a 5DF804FB 		ldr	pc, [sp], #4
 148              	.LVL3:
 149              	.L8:
 150              	.LCFI6:
 151              		.cfi_restore_state
  98:Core/Src/stm32l1xx_hal_msp.c **** 
 152              		.loc 1 98 5 is_stmt 1 view .LVU29
 153              	.LBB5:
  98:Core/Src/stm32l1xx_hal_msp.c **** 
 154              		.loc 1 98 5 view .LVU30
  98:Core/Src/stm32l1xx_hal_msp.c **** 
 155              		.loc 1 98 5 view .LVU31
 156 001e 03F5FA33 		add	r3, r3, #128000
 157 0022 5A6A     		ldr	r2, [r3, #36]
 158 0024 42F40032 		orr	r2, r2, #131072
 159 0028 5A62     		str	r2, [r3, #36]
  98:Core/Src/stm32l1xx_hal_msp.c **** 
 160              		.loc 1 98 5 view .LVU32
 161 002a 5A6A     		ldr	r2, [r3, #36]
 162 002c 02F40032 		and	r2, r2, #131072
 163 0030 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32l1xx_hal_msp.c **** 
 164              		.loc 1 98 5 view .LVU33
 165 0032 019A     		ldr	r2, [sp, #4]
 166              	.LBE5:
ARM GAS  /tmp/ccHSQtum.s 			page 6


  98:Core/Src/stm32l1xx_hal_msp.c **** 
 167              		.loc 1 98 5 view .LVU34
 100:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 168              		.loc 1 100 5 view .LVU35
 169              	.LBB6:
 100:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 170              		.loc 1 100 5 view .LVU36
 100:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 171              		.loc 1 100 5 view .LVU37
 172 0034 DA69     		ldr	r2, [r3, #28]
 173 0036 42F00102 		orr	r2, r2, #1
 174 003a DA61     		str	r2, [r3, #28]
 100:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 175              		.loc 1 100 5 view .LVU38
 176 003c DB69     		ldr	r3, [r3, #28]
 177 003e 03F00103 		and	r3, r3, #1
 178 0042 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 179              		.loc 1 100 5 view .LVU39
 180 0044 029B     		ldr	r3, [sp, #8]
 181              	.LBE6:
 100:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 182              		.loc 1 100 5 view .LVU40
 105:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 105 5 view .LVU41
 105:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184              		.loc 1 105 25 is_stmt 0 view .LVU42
 185 0046 0C23     		movs	r3, #12
 186 0048 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 106 5 is_stmt 1 view .LVU43
 106:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 106 26 is_stmt 0 view .LVU44
 189 004a 0223     		movs	r3, #2
 190 004c 0493     		str	r3, [sp, #16]
 107:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 191              		.loc 1 107 5 is_stmt 1 view .LVU45
 107:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 192              		.loc 1 107 26 is_stmt 0 view .LVU46
 193 004e 0023     		movs	r3, #0
 194 0050 0593     		str	r3, [sp, #20]
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 195              		.loc 1 108 5 is_stmt 1 view .LVU47
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 196              		.loc 1 108 27 is_stmt 0 view .LVU48
 197 0052 0323     		movs	r3, #3
 198 0054 0693     		str	r3, [sp, #24]
 109:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199              		.loc 1 109 5 is_stmt 1 view .LVU49
 109:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200              		.loc 1 109 31 is_stmt 0 view .LVU50
 201 0056 0723     		movs	r3, #7
 202 0058 0793     		str	r3, [sp, #28]
 110:Core/Src/stm32l1xx_hal_msp.c **** 
 203              		.loc 1 110 5 is_stmt 1 view .LVU51
 204 005a 03A9     		add	r1, sp, #12
 205 005c 0248     		ldr	r0, .L9+4
ARM GAS  /tmp/ccHSQtum.s 			page 7


 206              	.LVL4:
 110:Core/Src/stm32l1xx_hal_msp.c **** 
 207              		.loc 1 110 5 is_stmt 0 view .LVU52
 208 005e FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL5:
 210              		.loc 1 117 1 view .LVU53
 211 0062 D9E7     		b	.L5
 212              	.L10:
 213              		.align	2
 214              	.L9:
 215 0064 00440040 		.word	1073759232
 216 0068 00000240 		.word	1073872896
 217              		.cfi_endproc
 218              	.LFE73:
 220              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 221              		.align	1
 222              		.global	HAL_UART_MspDeInit
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu softvfp
 228              	HAL_UART_MspDeInit:
 229              	.LVL6:
 230              	.LFB74:
 118:Core/Src/stm32l1xx_hal_msp.c **** 
 119:Core/Src/stm32l1xx_hal_msp.c **** /**
 120:Core/Src/stm32l1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 121:Core/Src/stm32l1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32l1xx_hal_msp.c **** * @param huart: UART handle pointer
 123:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32l1xx_hal_msp.c **** */
 125:Core/Src/stm32l1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 126:Core/Src/stm32l1xx_hal_msp.c **** {
 231              		.loc 1 126 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235              		.loc 1 126 1 is_stmt 0 view .LVU55
 236 0000 08B5     		push	{r3, lr}
 237              	.LCFI7:
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 3, -8
 240              		.cfi_offset 14, -4
 127:Core/Src/stm32l1xx_hal_msp.c ****   if(huart->Instance==USART2)
 241              		.loc 1 127 3 is_stmt 1 view .LVU56
 242              		.loc 1 127 11 is_stmt 0 view .LVU57
 243 0002 0268     		ldr	r2, [r0]
 244              		.loc 1 127 5 view .LVU58
 245 0004 064B     		ldr	r3, .L15
 246 0006 9A42     		cmp	r2, r3
 247 0008 00D0     		beq	.L14
 248              	.LVL7:
 249              	.L11:
 128:Core/Src/stm32l1xx_hal_msp.c ****   {
 129:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 130:Core/Src/stm32l1xx_hal_msp.c **** 
 131:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
ARM GAS  /tmp/ccHSQtum.s 			page 8


 132:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 134:Core/Src/stm32l1xx_hal_msp.c **** 
 135:Core/Src/stm32l1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 136:Core/Src/stm32l1xx_hal_msp.c ****     PA2     ------> USART2_TX
 137:Core/Src/stm32l1xx_hal_msp.c ****     PA3     ------> USART2_RX
 138:Core/Src/stm32l1xx_hal_msp.c ****     */
 139:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 140:Core/Src/stm32l1xx_hal_msp.c **** 
 141:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 142:Core/Src/stm32l1xx_hal_msp.c **** 
 143:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 144:Core/Src/stm32l1xx_hal_msp.c ****   }
 145:Core/Src/stm32l1xx_hal_msp.c **** 
 146:Core/Src/stm32l1xx_hal_msp.c **** }
 250              		.loc 1 146 1 view .LVU59
 251 000a 08BD     		pop	{r3, pc}
 252              	.LVL8:
 253              	.L14:
 133:Core/Src/stm32l1xx_hal_msp.c **** 
 254              		.loc 1 133 5 is_stmt 1 view .LVU60
 255 000c 054A     		ldr	r2, .L15+4
 256 000e 536A     		ldr	r3, [r2, #36]
 257 0010 23F40033 		bic	r3, r3, #131072
 258 0014 5362     		str	r3, [r2, #36]
 139:Core/Src/stm32l1xx_hal_msp.c **** 
 259              		.loc 1 139 5 view .LVU61
 260 0016 0C21     		movs	r1, #12
 261 0018 0348     		ldr	r0, .L15+8
 262              	.LVL9:
 139:Core/Src/stm32l1xx_hal_msp.c **** 
 263              		.loc 1 139 5 is_stmt 0 view .LVU62
 264 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 265              	.LVL10:
 266              		.loc 1 146 1 view .LVU63
 267 001e F4E7     		b	.L11
 268              	.L16:
 269              		.align	2
 270              	.L15:
 271 0020 00440040 		.word	1073759232
 272 0024 00380240 		.word	1073887232
 273 0028 00000240 		.word	1073872896
 274              		.cfi_endproc
 275              	.LFE74:
 277              		.text
 278              	.Letext0:
 279              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 280              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 281              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 282              		.file 5 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 283              		.file 6 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 284              		.file 7 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 285              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 286              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h"
 287              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 288              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
ARM GAS  /tmp/ccHSQtum.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l1xx_hal_msp.c
     /tmp/ccHSQtum.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccHSQtum.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccHSQtum.s:97     .text.HAL_MspInit:0000000000000048 $d
     /tmp/ccHSQtum.s:102    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccHSQtum.s:109    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccHSQtum.s:215    .text.HAL_UART_MspInit:0000000000000064 $d
     /tmp/ccHSQtum.s:221    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccHSQtum.s:228    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccHSQtum.s:271    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
