Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 56ce9ea1919b4a1b85e599ed9f58544b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CLA_tb_behav xil_defaultlib.CLA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder_bitslice
Compiling module xil_defaultlib.CLA_default
Compiling module xil_defaultlib.HZ_Counter(c_NUM=50000)
Compiling module xil_defaultlib.ssd_mux
Compiling module xil_defaultlib.ssd_dec
Compiling module xil_defaultlib.CLA_wrapper
Compiling module xil_defaultlib.CLA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CLA_tb_behav
