/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  reg [14:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = ~(celloutsig_0_23z[1] & celloutsig_0_3z);
  assign celloutsig_0_4z = ~(in_data[65] | in_data[36]);
  assign celloutsig_1_17z = ~(celloutsig_1_0z[1] | celloutsig_1_0z[2]);
  assign celloutsig_0_7z = ~(celloutsig_0_0z | celloutsig_0_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_2z[2] | celloutsig_0_5z[5]);
  assign celloutsig_1_2z = ~((in_data[161] | celloutsig_1_0z[0]) & (celloutsig_1_1z[10] | celloutsig_1_0z[2]));
  assign celloutsig_0_9z = celloutsig_0_8z[2] ^ celloutsig_0_7z;
  assign celloutsig_0_0z = ~(in_data[15] ^ in_data[74]);
  assign celloutsig_0_18z = celloutsig_0_6z[5:2] + { celloutsig_0_14z[2:0], celloutsig_0_17z };
  assign celloutsig_0_2z[8:1] = { in_data[6:1], 1'h0, celloutsig_0_0z } + in_data[74:67];
  assign celloutsig_0_23z = { celloutsig_0_2z[8:5], celloutsig_0_13z, celloutsig_0_13z } & { celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_0_30z = in_data[15:11] & { celloutsig_0_2z[7:6], celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_1_0z = in_data[133:131] / { 1'h1, in_data[124:123] };
  assign celloutsig_1_1z = in_data[167:155] / { 1'h1, in_data[159:151], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[8:3] / { 1'h1, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_12z = { in_data[88:78], celloutsig_0_5z } / { 1'h1, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_5z[5:4], celloutsig_1_12z } == in_data[113:111];
  assign celloutsig_0_3z = { celloutsig_0_2z[6:1], celloutsig_0_0z, celloutsig_0_2z[8:1], celloutsig_0_0z } >= { celloutsig_0_2z[6:1], celloutsig_0_0z, celloutsig_0_2z[8:1], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_8z[10], celloutsig_0_0z, celloutsig_0_2z[8:1], celloutsig_0_0z } && { celloutsig_0_2z[4:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_5z[5], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_9z } && { in_data[80:79], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_16z = { celloutsig_0_5z[1], 1'h0, celloutsig_0_11z, celloutsig_0_11z } % { 1'h1, celloutsig_0_12z[5:4], celloutsig_0_10z };
  assign celloutsig_1_5z = { celloutsig_1_3z[17:11], celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, in_data[96] };
  assign celloutsig_1_3z = in_data[126:108] | in_data[125:107];
  assign celloutsig_0_8z = { celloutsig_0_5z[4:3], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z } | in_data[85:75];
  assign celloutsig_0_13z = | { celloutsig_0_12z[8:7], celloutsig_0_11z };
  assign celloutsig_1_4z = in_data[143] & celloutsig_1_2z;
  assign celloutsig_1_12z = celloutsig_1_10z[9] & celloutsig_1_0z[0];
  assign celloutsig_0_10z = celloutsig_0_7z & celloutsig_0_4z;
  assign celloutsig_0_5z = { in_data[52:51], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, 1'h0, celloutsig_0_4z } << { in_data[70:66], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_5z[5:2] <<< { celloutsig_0_12z[5:3], celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_1z[8:0], celloutsig_1_5z, celloutsig_1_4z } >>> { celloutsig_1_1z[8:4], celloutsig_1_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_31z = 15'h0000;
    else if (celloutsig_1_18z) celloutsig_0_31z = { celloutsig_0_23z[2:1], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_1_18z = ~((in_data[146] & celloutsig_1_3z[2]) | (celloutsig_1_2z & celloutsig_1_10z[2]));
  assign celloutsig_1_19z = ~((celloutsig_1_4z & celloutsig_1_17z) | (celloutsig_1_2z & celloutsig_1_13z));
  assign celloutsig_0_21z = ~((celloutsig_0_12z[11] & celloutsig_0_2z[1]) | (celloutsig_0_7z & celloutsig_0_2z[3]));
  assign celloutsig_0_2z[0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
