
Timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002468  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08002574  08002574  00012574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800263c  0800263c  00020040  2**0
                  CONTENTS
  4 .ARM          00000000  0800263c  0800263c  00020040  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800263c  0800263c  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800263c  0800263c  0001263c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002640  08002640  00012640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08002644  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  20000040  08002684  00020040  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000d4  08002684  000200d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .debug_info   000087ef  00000000  00000000  00020069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018eb  00000000  00000000  00028858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  0002a148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000920  00000000  00000000  0002ab68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a20  00000000  00000000  0002b488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b0bb  00000000  00000000  00041ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081f29  00000000  00000000  0004cf63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cee8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002808  00000000  00000000  000ceedc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000040 	.word	0x20000040
 8000128:	00000000 	.word	0x00000000
 800012c:	0800255c 	.word	0x0800255c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000044 	.word	0x20000044
 8000148:	0800255c 	.word	0x0800255c

0800014c <LedBlinky>:
 *      Author: HuyKiet
 */
#include "LedBlinky.h"


void LedBlinky(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if(timer3_flag == 1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <LedBlinky+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d107      	bne.n	8000168 <LedBlinky+0x1c>
		HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000158:	2120      	movs	r1, #32
 800015a:	4805      	ldr	r0, [pc, #20]	; (8000170 <LedBlinky+0x24>)
 800015c:	f001 f9ed 	bl	800153a <HAL_GPIO_TogglePin>
		setTimer3(1000);
 8000160:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000164:	f000 fdbc 	bl	8000ce0 <setTimer3>
	}
}
 8000168:	bf00      	nop
 800016a:	bd80      	pop	{r7, pc}
 800016c:	200000cc 	.word	0x200000cc
 8000170:	40010800 	.word	0x40010800

08000174 <isRESBtnPressed>:


int TimeOutForKeyPress =  300;


int isRESBtnPressed(){
 8000174:	b480      	push	{r7}
 8000176:	af00      	add	r7, sp, #0
	if(RESBtn_flag == 1){
 8000178:	4b06      	ldr	r3, [pc, #24]	; (8000194 <isRESBtnPressed+0x20>)
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	2b01      	cmp	r3, #1
 800017e:	d104      	bne.n	800018a <isRESBtnPressed+0x16>
		RESBtn_flag = 0;
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <isRESBtnPressed+0x20>)
 8000182:	2200      	movs	r2, #0
 8000184:	601a      	str	r2, [r3, #0]
		return 1;
 8000186:	2301      	movs	r3, #1
 8000188:	e000      	b.n	800018c <isRESBtnPressed+0x18>
	}
	return 0;
 800018a:	2300      	movs	r3, #0
}
 800018c:	4618      	mov	r0, r3
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	2000005c 	.word	0x2000005c

08000198 <isINCBtnPressed>:

int isINCBtnPressed(){
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
	if(INCBtn_flag == 1){
 800019c:	4b06      	ldr	r3, [pc, #24]	; (80001b8 <isINCBtnPressed+0x20>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	2b01      	cmp	r3, #1
 80001a2:	d104      	bne.n	80001ae <isINCBtnPressed+0x16>
		INCBtn_flag = 0;
 80001a4:	4b04      	ldr	r3, [pc, #16]	; (80001b8 <isINCBtnPressed+0x20>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
		return 1;
 80001aa:	2301      	movs	r3, #1
 80001ac:	e000      	b.n	80001b0 <isINCBtnPressed+0x18>
	}
	return 0;
 80001ae:	2300      	movs	r3, #0
}
 80001b0:	4618      	mov	r0, r3
 80001b2:	46bd      	mov	sp, r7
 80001b4:	bc80      	pop	{r7}
 80001b6:	4770      	bx	lr
 80001b8:	20000060 	.word	0x20000060

080001bc <isDECBtnPressed>:

int isDECBtnPressed(){
 80001bc:	b480      	push	{r7}
 80001be:	af00      	add	r7, sp, #0
	if(DECBtn_flag == 1){
 80001c0:	4b06      	ldr	r3, [pc, #24]	; (80001dc <isDECBtnPressed+0x20>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	2b01      	cmp	r3, #1
 80001c6:	d104      	bne.n	80001d2 <isDECBtnPressed+0x16>
		DECBtn_flag = 0;
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <isDECBtnPressed+0x20>)
 80001ca:	2200      	movs	r2, #0
 80001cc:	601a      	str	r2, [r3, #0]
		return 1;
 80001ce:	2301      	movs	r3, #1
 80001d0:	e000      	b.n	80001d4 <isDECBtnPressed+0x18>
	}
	return 0;
 80001d2:	2300      	movs	r3, #0
}
 80001d4:	4618      	mov	r0, r3
 80001d6:	46bd      	mov	sp, r7
 80001d8:	bc80      	pop	{r7}
 80001da:	4770      	bx	lr
 80001dc:	20000064 	.word	0x20000064

080001e0 <subKeyProcess>:

// action to be done after button press
void subKeyProcess(int button){
 80001e0:	b480      	push	{r7}
 80001e2:	b083      	sub	sp, #12
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	6078      	str	r0, [r7, #4]
	//TODO
//	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
	if(button == 1){
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2b01      	cmp	r3, #1
 80001ec:	d103      	bne.n	80001f6 <subKeyProcess+0x16>
		RESBtn_flag = 1;
 80001ee:	4b0b      	ldr	r3, [pc, #44]	; (800021c <subKeyProcess+0x3c>)
 80001f0:	2201      	movs	r2, #1
 80001f2:	601a      	str	r2, [r3, #0]
	} else if (button == 2) {
		INCBtn_flag = 1;
	} else if (button == 3) {
		DECBtn_flag = 1;
	}
}
 80001f4:	e00c      	b.n	8000210 <subKeyProcess+0x30>
	} else if (button == 2) {
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	2b02      	cmp	r3, #2
 80001fa:	d103      	bne.n	8000204 <subKeyProcess+0x24>
		INCBtn_flag = 1;
 80001fc:	4b08      	ldr	r3, [pc, #32]	; (8000220 <subKeyProcess+0x40>)
 80001fe:	2201      	movs	r2, #1
 8000200:	601a      	str	r2, [r3, #0]
}
 8000202:	e005      	b.n	8000210 <subKeyProcess+0x30>
	} else if (button == 3) {
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	2b03      	cmp	r3, #3
 8000208:	d102      	bne.n	8000210 <subKeyProcess+0x30>
		DECBtn_flag = 1;
 800020a:	4b06      	ldr	r3, [pc, #24]	; (8000224 <subKeyProcess+0x44>)
 800020c:	2201      	movs	r2, #1
 800020e:	601a      	str	r2, [r3, #0]
}
 8000210:	bf00      	nop
 8000212:	370c      	adds	r7, #12
 8000214:	46bd      	mov	sp, r7
 8000216:	bc80      	pop	{r7}
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	2000005c 	.word	0x2000005c
 8000220:	20000060 	.word	0x20000060
 8000224:	20000064 	.word	0x20000064

08000228 <getKeyInput_RESBtn>:


// getKetInput: detect button pressed and execute subkeyprocess

void getKeyInput_RESBtn(){
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
	  KeyReg0 = KeyReg1;
 800022c:	4b24      	ldr	r3, [pc, #144]	; (80002c0 <getKeyInput_RESBtn+0x98>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a24      	ldr	r2, [pc, #144]	; (80002c4 <getKeyInput_RESBtn+0x9c>)
 8000232:	6013      	str	r3, [r2, #0]
	  KeyReg1 = KeyReg2;
 8000234:	4b24      	ldr	r3, [pc, #144]	; (80002c8 <getKeyInput_RESBtn+0xa0>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a21      	ldr	r2, [pc, #132]	; (80002c0 <getKeyInput_RESBtn+0x98>)
 800023a:	6013      	str	r3, [r2, #0]
	  KeyReg2 = HAL_GPIO_ReadPin(RES_Btn_GPIO_Port, RES_Btn_Pin);
 800023c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000240:	4822      	ldr	r0, [pc, #136]	; (80002cc <getKeyInput_RESBtn+0xa4>)
 8000242:	f001 f94b 	bl	80014dc <HAL_GPIO_ReadPin>
 8000246:	4603      	mov	r3, r0
 8000248:	461a      	mov	r2, r3
 800024a:	4b1f      	ldr	r3, [pc, #124]	; (80002c8 <getKeyInput_RESBtn+0xa0>)
 800024c:	601a      	str	r2, [r3, #0]
	  if ((KeyReg0 == KeyReg1) && (KeyReg1 == KeyReg2)){
 800024e:	4b1d      	ldr	r3, [pc, #116]	; (80002c4 <getKeyInput_RESBtn+0x9c>)
 8000250:	681a      	ldr	r2, [r3, #0]
 8000252:	4b1b      	ldr	r3, [pc, #108]	; (80002c0 <getKeyInput_RESBtn+0x98>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	429a      	cmp	r2, r3
 8000258:	d12f      	bne.n	80002ba <getKeyInput_RESBtn+0x92>
 800025a:	4b19      	ldr	r3, [pc, #100]	; (80002c0 <getKeyInput_RESBtn+0x98>)
 800025c:	681a      	ldr	r2, [r3, #0]
 800025e:	4b1a      	ldr	r3, [pc, #104]	; (80002c8 <getKeyInput_RESBtn+0xa0>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	429a      	cmp	r2, r3
 8000264:	d129      	bne.n	80002ba <getKeyInput_RESBtn+0x92>
	    if (KeyReg3 != KeyReg2){
 8000266:	4b1a      	ldr	r3, [pc, #104]	; (80002d0 <getKeyInput_RESBtn+0xa8>)
 8000268:	681a      	ldr	r2, [r3, #0]
 800026a:	4b17      	ldr	r3, [pc, #92]	; (80002c8 <getKeyInput_RESBtn+0xa0>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	429a      	cmp	r2, r3
 8000270:	d00f      	beq.n	8000292 <getKeyInput_RESBtn+0x6a>
	      KeyReg3 = KeyReg2;
 8000272:	4b15      	ldr	r3, [pc, #84]	; (80002c8 <getKeyInput_RESBtn+0xa0>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a16      	ldr	r2, [pc, #88]	; (80002d0 <getKeyInput_RESBtn+0xa8>)
 8000278:	6013      	str	r3, [r2, #0]

	    if (KeyReg2 == PRESSED_STATE){
 800027a:	4b13      	ldr	r3, [pc, #76]	; (80002c8 <getKeyInput_RESBtn+0xa0>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	2b00      	cmp	r3, #0
 8000280:	d11b      	bne.n	80002ba <getKeyInput_RESBtn+0x92>
		    subKeyProcess(1);
 8000282:	2001      	movs	r0, #1
 8000284:	f7ff ffac 	bl	80001e0 <subKeyProcess>
	        TimeOutForKeyPress = 300;
 8000288:	4b12      	ldr	r3, [pc, #72]	; (80002d4 <getKeyInput_RESBtn+0xac>)
 800028a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800028e:	601a      	str	r2, [r3, #0]
	        }

	    }
	  }

}
 8000290:	e013      	b.n	80002ba <getKeyInput_RESBtn+0x92>
	        TimeOutForKeyPress--;
 8000292:	4b10      	ldr	r3, [pc, #64]	; (80002d4 <getKeyInput_RESBtn+0xac>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	3b01      	subs	r3, #1
 8000298:	4a0e      	ldr	r2, [pc, #56]	; (80002d4 <getKeyInput_RESBtn+0xac>)
 800029a:	6013      	str	r3, [r2, #0]
	       if (TimeOutForKeyPress == 0){
 800029c:	4b0d      	ldr	r3, [pc, #52]	; (80002d4 <getKeyInput_RESBtn+0xac>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d10a      	bne.n	80002ba <getKeyInput_RESBtn+0x92>
	        if(KeyReg2 == PRESSED_STATE){
 80002a4:	4b08      	ldr	r3, [pc, #32]	; (80002c8 <getKeyInput_RESBtn+0xa0>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d102      	bne.n	80002b2 <getKeyInput_RESBtn+0x8a>
			  subKeyProcess(1);
 80002ac:	2001      	movs	r0, #1
 80002ae:	f7ff ff97 	bl	80001e0 <subKeyProcess>
	        TimeOutForKeyPress = 300;
 80002b2:	4b08      	ldr	r3, [pc, #32]	; (80002d4 <getKeyInput_RESBtn+0xac>)
 80002b4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80002b8:	601a      	str	r2, [r3, #0]
}
 80002ba:	bf00      	nop
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	20000004 	.word	0x20000004
 80002c4:	20000000 	.word	0x20000000
 80002c8:	20000008 	.word	0x20000008
 80002cc:	40011000 	.word	0x40011000
 80002d0:	2000000c 	.word	0x2000000c
 80002d4:	20000030 	.word	0x20000030

080002d8 <getKeyInput_INCBtn>:

void getKeyInput_INCBtn(){
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
	  KeyReg4 = KeyReg5;
 80002dc:	4b24      	ldr	r3, [pc, #144]	; (8000370 <getKeyInput_INCBtn+0x98>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a24      	ldr	r2, [pc, #144]	; (8000374 <getKeyInput_INCBtn+0x9c>)
 80002e2:	6013      	str	r3, [r2, #0]
	  KeyReg5 = KeyReg6;
 80002e4:	4b24      	ldr	r3, [pc, #144]	; (8000378 <getKeyInput_INCBtn+0xa0>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a21      	ldr	r2, [pc, #132]	; (8000370 <getKeyInput_INCBtn+0x98>)
 80002ea:	6013      	str	r3, [r2, #0]
	  KeyReg6 = HAL_GPIO_ReadPin(INC_Btn_GPIO_Port, INC_Btn_Pin);
 80002ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002f0:	4822      	ldr	r0, [pc, #136]	; (800037c <getKeyInput_INCBtn+0xa4>)
 80002f2:	f001 f8f3 	bl	80014dc <HAL_GPIO_ReadPin>
 80002f6:	4603      	mov	r3, r0
 80002f8:	461a      	mov	r2, r3
 80002fa:	4b1f      	ldr	r3, [pc, #124]	; (8000378 <getKeyInput_INCBtn+0xa0>)
 80002fc:	601a      	str	r2, [r3, #0]
	  if ((KeyReg4 == KeyReg5) && (KeyReg5 == KeyReg6)){
 80002fe:	4b1d      	ldr	r3, [pc, #116]	; (8000374 <getKeyInput_INCBtn+0x9c>)
 8000300:	681a      	ldr	r2, [r3, #0]
 8000302:	4b1b      	ldr	r3, [pc, #108]	; (8000370 <getKeyInput_INCBtn+0x98>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	429a      	cmp	r2, r3
 8000308:	d12f      	bne.n	800036a <getKeyInput_INCBtn+0x92>
 800030a:	4b19      	ldr	r3, [pc, #100]	; (8000370 <getKeyInput_INCBtn+0x98>)
 800030c:	681a      	ldr	r2, [r3, #0]
 800030e:	4b1a      	ldr	r3, [pc, #104]	; (8000378 <getKeyInput_INCBtn+0xa0>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	429a      	cmp	r2, r3
 8000314:	d129      	bne.n	800036a <getKeyInput_INCBtn+0x92>
	    if (KeyReg7 != KeyReg6){
 8000316:	4b1a      	ldr	r3, [pc, #104]	; (8000380 <getKeyInput_INCBtn+0xa8>)
 8000318:	681a      	ldr	r2, [r3, #0]
 800031a:	4b17      	ldr	r3, [pc, #92]	; (8000378 <getKeyInput_INCBtn+0xa0>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	429a      	cmp	r2, r3
 8000320:	d00f      	beq.n	8000342 <getKeyInput_INCBtn+0x6a>
	      KeyReg7 = KeyReg6;
 8000322:	4b15      	ldr	r3, [pc, #84]	; (8000378 <getKeyInput_INCBtn+0xa0>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4a16      	ldr	r2, [pc, #88]	; (8000380 <getKeyInput_INCBtn+0xa8>)
 8000328:	6013      	str	r3, [r2, #0]

	    if (KeyReg6 == PRESSED_STATE){
 800032a:	4b13      	ldr	r3, [pc, #76]	; (8000378 <getKeyInput_INCBtn+0xa0>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	2b00      	cmp	r3, #0
 8000330:	d11b      	bne.n	800036a <getKeyInput_INCBtn+0x92>
		    subKeyProcess(2);
 8000332:	2002      	movs	r0, #2
 8000334:	f7ff ff54 	bl	80001e0 <subKeyProcess>
	        TimeOutForKeyPress = 300;
 8000338:	4b12      	ldr	r3, [pc, #72]	; (8000384 <getKeyInput_INCBtn+0xac>)
 800033a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800033e:	601a      	str	r2, [r3, #0]
	        }

	    }
	  }

}
 8000340:	e013      	b.n	800036a <getKeyInput_INCBtn+0x92>
	        TimeOutForKeyPress--;
 8000342:	4b10      	ldr	r3, [pc, #64]	; (8000384 <getKeyInput_INCBtn+0xac>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	3b01      	subs	r3, #1
 8000348:	4a0e      	ldr	r2, [pc, #56]	; (8000384 <getKeyInput_INCBtn+0xac>)
 800034a:	6013      	str	r3, [r2, #0]
	       if (TimeOutForKeyPress == 0){
 800034c:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <getKeyInput_INCBtn+0xac>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	2b00      	cmp	r3, #0
 8000352:	d10a      	bne.n	800036a <getKeyInput_INCBtn+0x92>
	        if(KeyReg6 == PRESSED_STATE){
 8000354:	4b08      	ldr	r3, [pc, #32]	; (8000378 <getKeyInput_INCBtn+0xa0>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	2b00      	cmp	r3, #0
 800035a:	d102      	bne.n	8000362 <getKeyInput_INCBtn+0x8a>
			  subKeyProcess(2);
 800035c:	2002      	movs	r0, #2
 800035e:	f7ff ff3f 	bl	80001e0 <subKeyProcess>
	        TimeOutForKeyPress = 300;
 8000362:	4b08      	ldr	r3, [pc, #32]	; (8000384 <getKeyInput_INCBtn+0xac>)
 8000364:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000368:	601a      	str	r2, [r3, #0]
}
 800036a:	bf00      	nop
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	20000014 	.word	0x20000014
 8000374:	20000010 	.word	0x20000010
 8000378:	20000018 	.word	0x20000018
 800037c:	40011000 	.word	0x40011000
 8000380:	2000001c 	.word	0x2000001c
 8000384:	20000030 	.word	0x20000030

08000388 <getKeyInput_DECBtn>:

void getKeyInput_DECBtn(){
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
	  KeyReg8 = KeyReg9;
 800038c:	4b24      	ldr	r3, [pc, #144]	; (8000420 <getKeyInput_DECBtn+0x98>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	4a24      	ldr	r2, [pc, #144]	; (8000424 <getKeyInput_DECBtn+0x9c>)
 8000392:	6013      	str	r3, [r2, #0]
	  KeyReg9 = KeyReg10;
 8000394:	4b24      	ldr	r3, [pc, #144]	; (8000428 <getKeyInput_DECBtn+0xa0>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a21      	ldr	r2, [pc, #132]	; (8000420 <getKeyInput_DECBtn+0x98>)
 800039a:	6013      	str	r3, [r2, #0]
	  KeyReg10 = HAL_GPIO_ReadPin(DEC_Btn_GPIO_Port, DEC_Btn_Pin);
 800039c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003a0:	4822      	ldr	r0, [pc, #136]	; (800042c <getKeyInput_DECBtn+0xa4>)
 80003a2:	f001 f89b 	bl	80014dc <HAL_GPIO_ReadPin>
 80003a6:	4603      	mov	r3, r0
 80003a8:	461a      	mov	r2, r3
 80003aa:	4b1f      	ldr	r3, [pc, #124]	; (8000428 <getKeyInput_DECBtn+0xa0>)
 80003ac:	601a      	str	r2, [r3, #0]
	  if ((KeyReg8 == KeyReg9) && (KeyReg9 == KeyReg10)){
 80003ae:	4b1d      	ldr	r3, [pc, #116]	; (8000424 <getKeyInput_DECBtn+0x9c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b1b      	ldr	r3, [pc, #108]	; (8000420 <getKeyInput_DECBtn+0x98>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	429a      	cmp	r2, r3
 80003b8:	d12f      	bne.n	800041a <getKeyInput_DECBtn+0x92>
 80003ba:	4b19      	ldr	r3, [pc, #100]	; (8000420 <getKeyInput_DECBtn+0x98>)
 80003bc:	681a      	ldr	r2, [r3, #0]
 80003be:	4b1a      	ldr	r3, [pc, #104]	; (8000428 <getKeyInput_DECBtn+0xa0>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	429a      	cmp	r2, r3
 80003c4:	d129      	bne.n	800041a <getKeyInput_DECBtn+0x92>
	    if (KeyReg11 != KeyReg10){
 80003c6:	4b1a      	ldr	r3, [pc, #104]	; (8000430 <getKeyInput_DECBtn+0xa8>)
 80003c8:	681a      	ldr	r2, [r3, #0]
 80003ca:	4b17      	ldr	r3, [pc, #92]	; (8000428 <getKeyInput_DECBtn+0xa0>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	429a      	cmp	r2, r3
 80003d0:	d00f      	beq.n	80003f2 <getKeyInput_DECBtn+0x6a>
	      KeyReg11 = KeyReg10;
 80003d2:	4b15      	ldr	r3, [pc, #84]	; (8000428 <getKeyInput_DECBtn+0xa0>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	4a16      	ldr	r2, [pc, #88]	; (8000430 <getKeyInput_DECBtn+0xa8>)
 80003d8:	6013      	str	r3, [r2, #0]

	    if (KeyReg10 == PRESSED_STATE){
 80003da:	4b13      	ldr	r3, [pc, #76]	; (8000428 <getKeyInput_DECBtn+0xa0>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d11b      	bne.n	800041a <getKeyInput_DECBtn+0x92>
		    subKeyProcess(3);
 80003e2:	2003      	movs	r0, #3
 80003e4:	f7ff fefc 	bl	80001e0 <subKeyProcess>
	        TimeOutForKeyPress = 300;
 80003e8:	4b12      	ldr	r3, [pc, #72]	; (8000434 <getKeyInput_DECBtn+0xac>)
 80003ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80003ee:	601a      	str	r2, [r3, #0]
	        }

	    }
	  }

}
 80003f0:	e013      	b.n	800041a <getKeyInput_DECBtn+0x92>
	        TimeOutForKeyPress--;
 80003f2:	4b10      	ldr	r3, [pc, #64]	; (8000434 <getKeyInput_DECBtn+0xac>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	3b01      	subs	r3, #1
 80003f8:	4a0e      	ldr	r2, [pc, #56]	; (8000434 <getKeyInput_DECBtn+0xac>)
 80003fa:	6013      	str	r3, [r2, #0]
	       if (TimeOutForKeyPress == 0){
 80003fc:	4b0d      	ldr	r3, [pc, #52]	; (8000434 <getKeyInput_DECBtn+0xac>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d10a      	bne.n	800041a <getKeyInput_DECBtn+0x92>
	        if(KeyReg10 == PRESSED_STATE){
 8000404:	4b08      	ldr	r3, [pc, #32]	; (8000428 <getKeyInput_DECBtn+0xa0>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d102      	bne.n	8000412 <getKeyInput_DECBtn+0x8a>
			  subKeyProcess(3);
 800040c:	2003      	movs	r0, #3
 800040e:	f7ff fee7 	bl	80001e0 <subKeyProcess>
	        TimeOutForKeyPress = 300;
 8000412:	4b08      	ldr	r3, [pc, #32]	; (8000434 <getKeyInput_DECBtn+0xac>)
 8000414:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000418:	601a      	str	r2, [r3, #0]
}
 800041a:	bf00      	nop
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	20000024 	.word	0x20000024
 8000424:	20000020 	.word	0x20000020
 8000428:	20000028 	.word	0x20000028
 800042c:	40011000 	.word	0x40011000
 8000430:	2000002c 	.word	0x2000002c
 8000434:	20000030 	.word	0x20000030

08000438 <fsm_simple_buttons_run>:
 */

#include "fsm_simple_buttons_run.h"
#include "global.h"

void fsm_simple_buttons_run() {
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
	switch(status) {
 800043c:	4b85      	ldr	r3, [pc, #532]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	3b0e      	subs	r3, #14
 8000442:	2b04      	cmp	r3, #4
 8000444:	f200 8153 	bhi.w	80006ee <fsm_simple_buttons_run+0x2b6>
 8000448:	a201      	add	r2, pc, #4	; (adr r2, 8000450 <fsm_simple_buttons_run+0x18>)
 800044a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800044e:	bf00      	nop
 8000450:	08000465 	.word	0x08000465
 8000454:	0800047d 	.word	0x0800047d
 8000458:	08000509 	.word	0x08000509
 800045c:	080005af 	.word	0x080005af
 8000460:	08000661 	.word	0x08000661
		case INIT:
			counter7SEG = 0;
 8000464:	4b7c      	ldr	r3, [pc, #496]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
			display7SEG(counter7SEG);
 800046a:	4b7b      	ldr	r3, [pc, #492]	; (8000658 <fsm_simple_buttons_run+0x220>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	4618      	mov	r0, r3
 8000470:	f000 f996 	bl	80007a0 <display7SEG>
			status = SIM_RES;
 8000474:	4b77      	ldr	r3, [pc, #476]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 8000476:	220f      	movs	r2, #15
 8000478:	601a      	str	r2, [r3, #0]
			break;
 800047a:	e141      	b.n	8000700 <fsm_simple_buttons_run+0x2c8>
		case SIM_RES:
			//TODO
			display7SEG(counter7SEG);
 800047c:	4b76      	ldr	r3, [pc, #472]	; (8000658 <fsm_simple_buttons_run+0x220>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4618      	mov	r0, r3
 8000482:	f000 f98d 	bl	80007a0 <display7SEG>
			if(isRESBtnPressed() == 1){
 8000486:	f7ff fe75 	bl	8000174 <isRESBtnPressed>
 800048a:	4603      	mov	r3, r0
 800048c:	2b01      	cmp	r3, #1
 800048e:	d109      	bne.n	80004a4 <fsm_simple_buttons_run+0x6c>
				counter7SEG = 0;
 8000490:	4b71      	ldr	r3, [pc, #452]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 8000496:	f242 7010 	movw	r0, #10000	; 0x2710
 800049a:	f000 fbe9 	bl	8000c70 <setTimer1>
				status = SIM_RES;
 800049e:	4b6d      	ldr	r3, [pc, #436]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 80004a0:	220f      	movs	r2, #15
 80004a2:	601a      	str	r2, [r3, #0]
			}
			if(isINCBtnPressed() == 1) {
 80004a4:	f7ff fe78 	bl	8000198 <isINCBtnPressed>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b01      	cmp	r3, #1
 80004ac:	d112      	bne.n	80004d4 <fsm_simple_buttons_run+0x9c>
	//			RESBtn_flag = 0;
				counter7SEG += 1;
 80004ae:	4b6a      	ldr	r3, [pc, #424]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	3301      	adds	r3, #1
 80004b4:	4a68      	ldr	r2, [pc, #416]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80004b6:	6013      	str	r3, [r2, #0]
				if(counter7SEG > 9){
 80004b8:	4b67      	ldr	r3, [pc, #412]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2b09      	cmp	r3, #9
 80004be:	dd02      	ble.n	80004c6 <fsm_simple_buttons_run+0x8e>
					counter7SEG = 0;
 80004c0:	4b65      	ldr	r3, [pc, #404]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
				}
				setTimer1(10000);
 80004c6:	f242 7010 	movw	r0, #10000	; 0x2710
 80004ca:	f000 fbd1 	bl	8000c70 <setTimer1>
				status = SIM_INC;
 80004ce:	4b61      	ldr	r3, [pc, #388]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 80004d0:	2210      	movs	r2, #16
 80004d2:	601a      	str	r2, [r3, #0]
			}
			if(isDECBtnPressed() == 1) {
 80004d4:	f7ff fe72 	bl	80001bc <isDECBtnPressed>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b01      	cmp	r3, #1
 80004dc:	f040 8109 	bne.w	80006f2 <fsm_simple_buttons_run+0x2ba>
				//RESBtn_flag = 0;
				counter7SEG -= 1;
 80004e0:	4b5d      	ldr	r3, [pc, #372]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	3b01      	subs	r3, #1
 80004e6:	4a5c      	ldr	r2, [pc, #368]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80004e8:	6013      	str	r3, [r2, #0]
				if(counter7SEG < 0){
 80004ea:	4b5b      	ldr	r3, [pc, #364]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	da02      	bge.n	80004f8 <fsm_simple_buttons_run+0xc0>
					counter7SEG = 9;
 80004f2:	4b59      	ldr	r3, [pc, #356]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80004f4:	2209      	movs	r2, #9
 80004f6:	601a      	str	r2, [r3, #0]
				}
				setTimer1(10000);
 80004f8:	f242 7010 	movw	r0, #10000	; 0x2710
 80004fc:	f000 fbb8 	bl	8000c70 <setTimer1>
				status = SIM_DEC;
 8000500:	4b54      	ldr	r3, [pc, #336]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 8000502:	2211      	movs	r2, #17
 8000504:	601a      	str	r2, [r3, #0]
			}
			break;
 8000506:	e0f4      	b.n	80006f2 <fsm_simple_buttons_run+0x2ba>
		case SIM_INC:
			display7SEG(counter7SEG);
 8000508:	4b53      	ldr	r3, [pc, #332]	; (8000658 <fsm_simple_buttons_run+0x220>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4618      	mov	r0, r3
 800050e:	f000 f947 	bl	80007a0 <display7SEG>
			if(isRESBtnPressed() == 1){
 8000512:	f7ff fe2f 	bl	8000174 <isRESBtnPressed>
 8000516:	4603      	mov	r3, r0
 8000518:	2b01      	cmp	r3, #1
 800051a:	d10a      	bne.n	8000532 <fsm_simple_buttons_run+0xfa>
				counter7SEG = 0;
 800051c:	4b4e      	ldr	r3, [pc, #312]	; (8000658 <fsm_simple_buttons_run+0x220>)
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 8000522:	f242 7010 	movw	r0, #10000	; 0x2710
 8000526:	f000 fba3 	bl	8000c70 <setTimer1>
				status = SIM_RES;
 800052a:	4b4a      	ldr	r3, [pc, #296]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 800052c:	220f      	movs	r2, #15
 800052e:	601a      	str	r2, [r3, #0]
				if(timer1_flag==1){
					setTimer2(10);
					status = NO_EVENT;
				}
			}
			break;
 8000530:	e0e1      	b.n	80006f6 <fsm_simple_buttons_run+0x2be>
			else if(isINCBtnPressed() == 1){
 8000532:	f7ff fe31 	bl	8000198 <isINCBtnPressed>
 8000536:	4603      	mov	r3, r0
 8000538:	2b01      	cmp	r3, #1
 800053a:	d113      	bne.n	8000564 <fsm_simple_buttons_run+0x12c>
				counter7SEG += 1;
 800053c:	4b46      	ldr	r3, [pc, #280]	; (8000658 <fsm_simple_buttons_run+0x220>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	3301      	adds	r3, #1
 8000542:	4a45      	ldr	r2, [pc, #276]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000544:	6013      	str	r3, [r2, #0]
				if(counter7SEG > 9){
 8000546:	4b44      	ldr	r3, [pc, #272]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	2b09      	cmp	r3, #9
 800054c:	dd02      	ble.n	8000554 <fsm_simple_buttons_run+0x11c>
					counter7SEG = 0;
 800054e:	4b42      	ldr	r3, [pc, #264]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 8000554:	f242 7010 	movw	r0, #10000	; 0x2710
 8000558:	f000 fb8a 	bl	8000c70 <setTimer1>
				status = SIM_INC;
 800055c:	4b3d      	ldr	r3, [pc, #244]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 800055e:	2210      	movs	r2, #16
 8000560:	601a      	str	r2, [r3, #0]
			break;
 8000562:	e0c8      	b.n	80006f6 <fsm_simple_buttons_run+0x2be>
			else if(isDECBtnPressed() == 1){
 8000564:	f7ff fe2a 	bl	80001bc <isDECBtnPressed>
 8000568:	4603      	mov	r3, r0
 800056a:	2b01      	cmp	r3, #1
 800056c:	d113      	bne.n	8000596 <fsm_simple_buttons_run+0x15e>
			    counter7SEG -= 1;
 800056e:	4b3a      	ldr	r3, [pc, #232]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	3b01      	subs	r3, #1
 8000574:	4a38      	ldr	r2, [pc, #224]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000576:	6013      	str	r3, [r2, #0]
				if(counter7SEG < 0){
 8000578:	4b37      	ldr	r3, [pc, #220]	; (8000658 <fsm_simple_buttons_run+0x220>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	2b00      	cmp	r3, #0
 800057e:	da02      	bge.n	8000586 <fsm_simple_buttons_run+0x14e>
					counter7SEG = 9;
 8000580:	4b35      	ldr	r3, [pc, #212]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000582:	2209      	movs	r2, #9
 8000584:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 8000586:	f242 7010 	movw	r0, #10000	; 0x2710
 800058a:	f000 fb71 	bl	8000c70 <setTimer1>
				status = SIM_DEC;
 800058e:	4b31      	ldr	r3, [pc, #196]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 8000590:	2211      	movs	r2, #17
 8000592:	601a      	str	r2, [r3, #0]
			break;
 8000594:	e0af      	b.n	80006f6 <fsm_simple_buttons_run+0x2be>
				if(timer1_flag==1){
 8000596:	4b31      	ldr	r3, [pc, #196]	; (800065c <fsm_simple_buttons_run+0x224>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2b01      	cmp	r3, #1
 800059c:	f040 80ab 	bne.w	80006f6 <fsm_simple_buttons_run+0x2be>
					setTimer2(10);
 80005a0:	200a      	movs	r0, #10
 80005a2:	f000 fb81 	bl	8000ca8 <setTimer2>
					status = NO_EVENT;
 80005a6:	4b2b      	ldr	r3, [pc, #172]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 80005a8:	2212      	movs	r2, #18
 80005aa:	601a      	str	r2, [r3, #0]
			break;
 80005ac:	e0a3      	b.n	80006f6 <fsm_simple_buttons_run+0x2be>
		case SIM_DEC:
			display7SEG(counter7SEG);
 80005ae:	4b2a      	ldr	r3, [pc, #168]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 f8f4 	bl	80007a0 <display7SEG>
			if(isRESBtnPressed() == 1){
 80005b8:	f7ff fddc 	bl	8000174 <isRESBtnPressed>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d10a      	bne.n	80005d8 <fsm_simple_buttons_run+0x1a0>
				counter7SEG = 0;
 80005c2:	4b25      	ldr	r3, [pc, #148]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 80005c8:	f242 7010 	movw	r0, #10000	; 0x2710
 80005cc:	f000 fb50 	bl	8000c70 <setTimer1>
				status = SIM_RES;
 80005d0:	4b20      	ldr	r3, [pc, #128]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 80005d2:	220f      	movs	r2, #15
 80005d4:	601a      	str	r2, [r3, #0]
				if(timer1_flag==1){
					setTimer2(10);
					status = NO_EVENT;
				}
			}
			break;
 80005d6:	e090      	b.n	80006fa <fsm_simple_buttons_run+0x2c2>
			else if(isINCBtnPressed() == 1){
 80005d8:	f7ff fdde 	bl	8000198 <isINCBtnPressed>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d113      	bne.n	800060a <fsm_simple_buttons_run+0x1d2>
				counter7SEG += 1;
 80005e2:	4b1d      	ldr	r3, [pc, #116]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	3301      	adds	r3, #1
 80005e8:	4a1b      	ldr	r2, [pc, #108]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80005ea:	6013      	str	r3, [r2, #0]
				if(counter7SEG > 9){
 80005ec:	4b1a      	ldr	r3, [pc, #104]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	2b09      	cmp	r3, #9
 80005f2:	dd02      	ble.n	80005fa <fsm_simple_buttons_run+0x1c2>
					counter7SEG = 0;
 80005f4:	4b18      	ldr	r3, [pc, #96]	; (8000658 <fsm_simple_buttons_run+0x220>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 80005fa:	f242 7010 	movw	r0, #10000	; 0x2710
 80005fe:	f000 fb37 	bl	8000c70 <setTimer1>
				status = SIM_INC;
 8000602:	4b14      	ldr	r3, [pc, #80]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 8000604:	2210      	movs	r2, #16
 8000606:	601a      	str	r2, [r3, #0]
			break;
 8000608:	e077      	b.n	80006fa <fsm_simple_buttons_run+0x2c2>
			else if(isDECBtnPressed() == 1){
 800060a:	f7ff fdd7 	bl	80001bc <isDECBtnPressed>
 800060e:	4603      	mov	r3, r0
 8000610:	2b01      	cmp	r3, #1
 8000612:	d113      	bne.n	800063c <fsm_simple_buttons_run+0x204>
				counter7SEG -= 1;
 8000614:	4b10      	ldr	r3, [pc, #64]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	3b01      	subs	r3, #1
 800061a:	4a0f      	ldr	r2, [pc, #60]	; (8000658 <fsm_simple_buttons_run+0x220>)
 800061c:	6013      	str	r3, [r2, #0]
				if(counter7SEG < 0){
 800061e:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	2b00      	cmp	r3, #0
 8000624:	da02      	bge.n	800062c <fsm_simple_buttons_run+0x1f4>
					counter7SEG = 9;
 8000626:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <fsm_simple_buttons_run+0x220>)
 8000628:	2209      	movs	r2, #9
 800062a:	601a      	str	r2, [r3, #0]
				setTimer1(10000);
 800062c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000630:	f000 fb1e 	bl	8000c70 <setTimer1>
				status = SIM_DEC;
 8000634:	4b07      	ldr	r3, [pc, #28]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 8000636:	2211      	movs	r2, #17
 8000638:	601a      	str	r2, [r3, #0]
			break;
 800063a:	e05e      	b.n	80006fa <fsm_simple_buttons_run+0x2c2>
				if(timer1_flag==1){
 800063c:	4b07      	ldr	r3, [pc, #28]	; (800065c <fsm_simple_buttons_run+0x224>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d15a      	bne.n	80006fa <fsm_simple_buttons_run+0x2c2>
					setTimer2(10);
 8000644:	200a      	movs	r0, #10
 8000646:	f000 fb2f 	bl	8000ca8 <setTimer2>
					status = NO_EVENT;
 800064a:	4b02      	ldr	r3, [pc, #8]	; (8000654 <fsm_simple_buttons_run+0x21c>)
 800064c:	2212      	movs	r2, #18
 800064e:	601a      	str	r2, [r3, #0]
			break;
 8000650:	e053      	b.n	80006fa <fsm_simple_buttons_run+0x2c2>
 8000652:	bf00      	nop
 8000654:	20000068 	.word	0x20000068
 8000658:	2000006c 	.word	0x2000006c
 800065c:	200000bc 	.word	0x200000bc
		case NO_EVENT:
			if(timer2_flag == 1){
 8000660:	4b28      	ldr	r3, [pc, #160]	; (8000704 <fsm_simple_buttons_run+0x2cc>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2b01      	cmp	r3, #1
 8000666:	d111      	bne.n	800068c <fsm_simple_buttons_run+0x254>
				if(counter7SEG >= 0){
 8000668:	4b27      	ldr	r3, [pc, #156]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	db0d      	blt.n	800068c <fsm_simple_buttons_run+0x254>
					counter7SEG--;
 8000670:	4b25      	ldr	r3, [pc, #148]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	3b01      	subs	r3, #1
 8000676:	4a24      	ldr	r2, [pc, #144]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 8000678:	6013      	str	r3, [r2, #0]
					display7SEG(counter7SEG);
 800067a:	4b23      	ldr	r3, [pc, #140]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4618      	mov	r0, r3
 8000680:	f000 f88e 	bl	80007a0 <display7SEG>
					setTimer2(1000);
 8000684:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000688:	f000 fb0e 	bl	8000ca8 <setTimer2>
				}
			}
			if(isINCBtnPressed() == 1){
 800068c:	f7ff fd84 	bl	8000198 <isINCBtnPressed>
 8000690:	4603      	mov	r3, r0
 8000692:	2b01      	cmp	r3, #1
 8000694:	d112      	bne.n	80006bc <fsm_simple_buttons_run+0x284>
				counter7SEG += 1;
 8000696:	4b1c      	ldr	r3, [pc, #112]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	3301      	adds	r3, #1
 800069c:	4a1a      	ldr	r2, [pc, #104]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 800069e:	6013      	str	r3, [r2, #0]
				if(counter7SEG > 9){
 80006a0:	4b19      	ldr	r3, [pc, #100]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b09      	cmp	r3, #9
 80006a6:	dd02      	ble.n	80006ae <fsm_simple_buttons_run+0x276>
					counter7SEG = 0;
 80006a8:	4b17      	ldr	r3, [pc, #92]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
				}
				setTimer1(10000);
 80006ae:	f242 7010 	movw	r0, #10000	; 0x2710
 80006b2:	f000 fadd 	bl	8000c70 <setTimer1>
				status = SIM_INC;
 80006b6:	4b15      	ldr	r3, [pc, #84]	; (800070c <fsm_simple_buttons_run+0x2d4>)
 80006b8:	2210      	movs	r2, #16
 80006ba:	601a      	str	r2, [r3, #0]
			}
			if(isDECBtnPressed() == 1){
 80006bc:	f7ff fd7e 	bl	80001bc <isDECBtnPressed>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d11b      	bne.n	80006fe <fsm_simple_buttons_run+0x2c6>
				counter7SEG -= 1;
 80006c6:	4b10      	ldr	r3, [pc, #64]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	3b01      	subs	r3, #1
 80006cc:	4a0e      	ldr	r2, [pc, #56]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 80006ce:	6013      	str	r3, [r2, #0]
				if(counter7SEG < 0){
 80006d0:	4b0d      	ldr	r3, [pc, #52]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	da02      	bge.n	80006de <fsm_simple_buttons_run+0x2a6>
					counter7SEG = 9;
 80006d8:	4b0b      	ldr	r3, [pc, #44]	; (8000708 <fsm_simple_buttons_run+0x2d0>)
 80006da:	2209      	movs	r2, #9
 80006dc:	601a      	str	r2, [r3, #0]
				}
				setTimer1(10000);
 80006de:	f242 7010 	movw	r0, #10000	; 0x2710
 80006e2:	f000 fac5 	bl	8000c70 <setTimer1>
				status = SIM_DEC;
 80006e6:	4b09      	ldr	r3, [pc, #36]	; (800070c <fsm_simple_buttons_run+0x2d4>)
 80006e8:	2211      	movs	r2, #17
 80006ea:	601a      	str	r2, [r3, #0]
			}
			break;
 80006ec:	e007      	b.n	80006fe <fsm_simple_buttons_run+0x2c6>
		default:
			break;
 80006ee:	bf00      	nop
 80006f0:	e006      	b.n	8000700 <fsm_simple_buttons_run+0x2c8>
			break;
 80006f2:	bf00      	nop
 80006f4:	e004      	b.n	8000700 <fsm_simple_buttons_run+0x2c8>
			break;
 80006f6:	bf00      	nop
 80006f8:	e002      	b.n	8000700 <fsm_simple_buttons_run+0x2c8>
			break;
 80006fa:	bf00      	nop
 80006fc:	e000      	b.n	8000700 <fsm_simple_buttons_run+0x2c8>
			break;
 80006fe:	bf00      	nop
		}
}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	200000c4 	.word	0x200000c4
 8000708:	2000006c 	.word	0x2000006c
 800070c:	20000068 	.word	0x20000068

08000710 <LEDPinAssign>:
#ifndef INC_DISPLAYLED_H_
#define INC_DISPLAYLED_H_



void LEDPinAssign(int LedBuffer[7]){
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
		  HAL_GPIO_WritePin ( A_GPIO_Port, A_Pin , LedBuffer[0]);
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	b2db      	uxtb	r3, r3
 800071e:	461a      	mov	r2, r3
 8000720:	2101      	movs	r1, #1
 8000722:	481e      	ldr	r0, [pc, #120]	; (800079c <LEDPinAssign+0x8c>)
 8000724:	f000 fef1 	bl	800150a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( B_GPIO_Port, B_Pin , LedBuffer[1]);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	3304      	adds	r3, #4
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	b2db      	uxtb	r3, r3
 8000730:	461a      	mov	r2, r3
 8000732:	2102      	movs	r1, #2
 8000734:	4819      	ldr	r0, [pc, #100]	; (800079c <LEDPinAssign+0x8c>)
 8000736:	f000 fee8 	bl	800150a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( C_GPIO_Port, C_Pin , LedBuffer[2]);
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	3308      	adds	r3, #8
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	b2db      	uxtb	r3, r3
 8000742:	461a      	mov	r2, r3
 8000744:	2104      	movs	r1, #4
 8000746:	4815      	ldr	r0, [pc, #84]	; (800079c <LEDPinAssign+0x8c>)
 8000748:	f000 fedf 	bl	800150a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( D_GPIO_Port, D_Pin , LedBuffer[3]);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	330c      	adds	r3, #12
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	b2db      	uxtb	r3, r3
 8000754:	461a      	mov	r2, r3
 8000756:	2108      	movs	r1, #8
 8000758:	4810      	ldr	r0, [pc, #64]	; (800079c <LEDPinAssign+0x8c>)
 800075a:	f000 fed6 	bl	800150a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( E_GPIO_Port, E_Pin , LedBuffer[4]);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	3310      	adds	r3, #16
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	461a      	mov	r2, r3
 8000768:	2110      	movs	r1, #16
 800076a:	480c      	ldr	r0, [pc, #48]	; (800079c <LEDPinAssign+0x8c>)
 800076c:	f000 fecd 	bl	800150a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( F_GPIO_Port, F_Pin , LedBuffer[5]);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	3314      	adds	r3, #20
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	461a      	mov	r2, r3
 800077a:	2120      	movs	r1, #32
 800077c:	4807      	ldr	r0, [pc, #28]	; (800079c <LEDPinAssign+0x8c>)
 800077e:	f000 fec4 	bl	800150a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( G_GPIO_Port, G_Pin , LedBuffer[6]);
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	3318      	adds	r3, #24
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	461a      	mov	r2, r3
 800078c:	2140      	movs	r1, #64	; 0x40
 800078e:	4803      	ldr	r0, [pc, #12]	; (800079c <LEDPinAssign+0x8c>)
 8000790:	f000 febb 	bl	800150a <HAL_GPIO_WritePin>
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40010c00 	.word	0x40010c00

080007a0 <display7SEG>:

void display7SEG(int number){
 80007a0:	b5b0      	push	{r4, r5, r7, lr}
 80007a2:	b0d0      	sub	sp, #320	; 0x140
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80007aa:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80007ae:	6018      	str	r0, [r3, #0]
	switch(number){
 80007b0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80007b4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	2b09      	cmp	r3, #9
 80007bc:	f200 80ed 	bhi.w	800099a <display7SEG+0x1fa>
 80007c0:	a201      	add	r2, pc, #4	; (adr r2, 80007c8 <display7SEG+0x28>)
 80007c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c6:	bf00      	nop
 80007c8:	080007f1 	.word	0x080007f1
 80007cc:	08000827 	.word	0x08000827
 80007d0:	08000847 	.word	0x08000847
 80007d4:	08000867 	.word	0x08000867
 80007d8:	08000887 	.word	0x08000887
 80007dc:	080008a7 	.word	0x080008a7
 80007e0:	080008c7 	.word	0x080008c7
 80007e4:	080008fb 	.word	0x080008fb
 80007e8:	0800091b 	.word	0x0800091b
 80007ec:	0800093b 	.word	0x0800093b
		case 0: {
					int LedBuffer[7] = { 0, 0, 0, 0, 0, 0, 1};
 80007f0:	2300      	movs	r3, #0
 80007f2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80007f6:	2300      	movs	r3, #0
 80007f8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80007fc:	2300      	movs	r3, #0
 80007fe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8000802:	2300      	movs	r3, #0
 8000804:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8000808:	2300      	movs	r3, #0
 800080a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800080e:	2300      	movs	r3, #0
 8000810:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8000814:	2301      	movs	r3, #1
 8000816:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
					LEDPinAssign(LedBuffer);
 800081a:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800081e:	4618      	mov	r0, r3
 8000820:	f7ff ff76 	bl	8000710 <LEDPinAssign>
				}
		break;
 8000824:	e0e9      	b.n	80009fa <display7SEG+0x25a>

		case 1: {
					int LedBuffer[7] = { 1, 0, 0, 1, 1, 1, 1};
 8000826:	4b77      	ldr	r3, [pc, #476]	; (8000a04 <display7SEG+0x264>)
 8000828:	f507 7484 	add.w	r4, r7, #264	; 0x108
 800082c:	461d      	mov	r5, r3
 800082e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000830:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000832:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000836:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					LEDPinAssign(LedBuffer);
 800083a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff ff66 	bl	8000710 <LEDPinAssign>
				}
				break;
 8000844:	e0d9      	b.n	80009fa <display7SEG+0x25a>
		case 2: {
					int LedBuffer[7] = { 0, 0, 1, 0, 0, 1, 0};
 8000846:	4b70      	ldr	r3, [pc, #448]	; (8000a08 <display7SEG+0x268>)
 8000848:	f107 04ec 	add.w	r4, r7, #236	; 0xec
 800084c:	461d      	mov	r5, r3
 800084e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000850:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000852:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000856:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					LEDPinAssign(LedBuffer);
 800085a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff ff56 	bl	8000710 <LEDPinAssign>
				}
				break;
 8000864:	e0c9      	b.n	80009fa <display7SEG+0x25a>
		case 3: {
					int LedBuffer[7] = { 0, 0, 0, 0, 1, 1, 0};
 8000866:	4b69      	ldr	r3, [pc, #420]	; (8000a0c <display7SEG+0x26c>)
 8000868:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 800086c:	461d      	mov	r5, r3
 800086e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000870:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000872:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000876:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					LEDPinAssign(LedBuffer);
 800087a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff ff46 	bl	8000710 <LEDPinAssign>
				}
				break;
 8000884:	e0b9      	b.n	80009fa <display7SEG+0x25a>
		case 4: {
					int LedBuffer[7] = { 1, 0, 0, 1, 1, 0, 0};
 8000886:	4b62      	ldr	r3, [pc, #392]	; (8000a10 <display7SEG+0x270>)
 8000888:	f107 04b4 	add.w	r4, r7, #180	; 0xb4
 800088c:	461d      	mov	r5, r3
 800088e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000890:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000892:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000896:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					LEDPinAssign(LedBuffer);
 800089a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff ff36 	bl	8000710 <LEDPinAssign>
				}
				break;
 80008a4:	e0a9      	b.n	80009fa <display7SEG+0x25a>
		case 5: {
					int LedBuffer[7] = { 0, 1, 0, 0, 1, 0, 0};
 80008a6:	4b5b      	ldr	r3, [pc, #364]	; (8000a14 <display7SEG+0x274>)
 80008a8:	f107 0498 	add.w	r4, r7, #152	; 0x98
 80008ac:	461d      	mov	r5, r3
 80008ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					LEDPinAssign(LedBuffer);
 80008ba:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff ff26 	bl	8000710 <LEDPinAssign>
				}
				break;
 80008c4:	e099      	b.n	80009fa <display7SEG+0x25a>
		case 6: {
					int LedBuffer[7] = { 0, 1, 0, 0, 0, 0, 0};
 80008c6:	2300      	movs	r3, #0
 80008c8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80008ca:	2301      	movs	r3, #1
 80008cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80008d0:	2300      	movs	r3, #0
 80008d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80008d6:	2300      	movs	r3, #0
 80008d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80008dc:	2300      	movs	r3, #0
 80008de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80008e2:	2300      	movs	r3, #0
 80008e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80008e8:	2300      	movs	r3, #0
 80008ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					LEDPinAssign(LedBuffer);
 80008ee:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80008f2:	4618      	mov	r0, r3
 80008f4:	f7ff ff0c 	bl	8000710 <LEDPinAssign>
				}
				break;
 80008f8:	e07f      	b.n	80009fa <display7SEG+0x25a>
		case 7: {
					int LedBuffer[7] = { 0, 0, 0, 1, 1, 1, 1};
 80008fa:	4b47      	ldr	r3, [pc, #284]	; (8000a18 <display7SEG+0x278>)
 80008fc:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8000900:	461d      	mov	r5, r3
 8000902:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000904:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000906:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800090a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					LEDPinAssign(LedBuffer);
 800090e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff fefc 	bl	8000710 <LEDPinAssign>
				}
				break;
 8000918:	e06f      	b.n	80009fa <display7SEG+0x25a>
		case 8: {
					int LedBuffer[7] = { 0, 0, 0, 0, 0, 0, 0};
 800091a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]
 800092a:	615a      	str	r2, [r3, #20]
 800092c:	619a      	str	r2, [r3, #24]
					LEDPinAssign(LedBuffer);
 800092e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000932:	4618      	mov	r0, r3
 8000934:	f7ff feec 	bl	8000710 <LEDPinAssign>
				}
				break;
 8000938:	e05f      	b.n	80009fa <display7SEG+0x25a>
		case 9: {
					int LedBuffer[7] = { 0, 0, 0, 0, 1, 0, 0};
 800093a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800093e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800094a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800094e:	2200      	movs	r2, #0
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000956:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000962:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000966:	2200      	movs	r2, #0
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800096e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000972:	2201      	movs	r2, #1
 8000974:	611a      	str	r2, [r3, #16]
 8000976:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800097a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800097e:	2200      	movs	r2, #0
 8000980:	615a      	str	r2, [r3, #20]
 8000982:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000986:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800098a:	2200      	movs	r2, #0
 800098c:	619a      	str	r2, [r3, #24]
					LEDPinAssign(LedBuffer);
 800098e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff febc 	bl	8000710 <LEDPinAssign>
				}
				break;
 8000998:	e02f      	b.n	80009fa <display7SEG+0x25a>
		default: {
					int LedBuffer[7] = { 0, 0, 0, 0, 0, 0, 1};
 800099a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800099e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80009aa:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80009ae:	2200      	movs	r2, #0
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80009b6:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
 80009be:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80009c2:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80009c6:	2200      	movs	r2, #0
 80009c8:	60da      	str	r2, [r3, #12]
 80009ca:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80009ce:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80009d2:	2200      	movs	r2, #0
 80009d4:	611a      	str	r2, [r3, #16]
 80009d6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80009da:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80009de:	2200      	movs	r2, #0
 80009e0:	615a      	str	r2, [r3, #20]
 80009e2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80009e6:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80009ea:	2201      	movs	r2, #1
 80009ec:	619a      	str	r2, [r3, #24]
					LEDPinAssign(LedBuffer);
 80009ee:	f107 030c 	add.w	r3, r7, #12
 80009f2:	4618      	mov	r0, r3
 80009f4:	f7ff fe8c 	bl	8000710 <LEDPinAssign>
				}
				break;
 80009f8:	bf00      	nop
	}
}
 80009fa:	bf00      	nop
 80009fc:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bdb0      	pop	{r4, r5, r7, pc}
 8000a04:	08002574 	.word	0x08002574
 8000a08:	08002590 	.word	0x08002590
 8000a0c:	080025ac 	.word	0x080025ac
 8000a10:	080025c8 	.word	0x080025c8
 8000a14:	080025e4 	.word	0x080025e4
 8000a18:	08002600 	.word	0x08002600

08000a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a20:	f000 fa70 	bl	8000f04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a24:	f000 f818 	bl	8000a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a28:	f000 f89e 	bl	8000b68 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a2c:	f000 f850 	bl	8000ad0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000a30:	4807      	ldr	r0, [pc, #28]	; (8000a50 <main+0x34>)
 8000a32:	f001 f9d3 	bl	8001ddc <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  setTimer1(500);
//  status = INIT;
  status = INIT;
 8000a36:	4b07      	ldr	r3, [pc, #28]	; (8000a54 <main+0x38>)
 8000a38:	220e      	movs	r2, #14
 8000a3a:	601a      	str	r2, [r3, #0]
  setTimer3(1000);
 8000a3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a40:	f000 f94e 	bl	8000ce0 <setTimer3>
//	  }
//	  else {
//	  		  fsm_manual_run();
//	  }

	  fsm_simple_buttons_run();
 8000a44:	f7ff fcf8 	bl	8000438 <fsm_simple_buttons_run>
	  LedBlinky();
 8000a48:	f7ff fb80 	bl	800014c <LedBlinky>
	  fsm_simple_buttons_run();
 8000a4c:	e7fa      	b.n	8000a44 <main+0x28>
 8000a4e:	bf00      	nop
 8000a50:	20000070 	.word	0x20000070
 8000a54:	20000068 	.word	0x20000068

08000a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b090      	sub	sp, #64	; 0x40
 8000a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a5e:	f107 0318 	add.w	r3, r7, #24
 8000a62:	2228      	movs	r2, #40	; 0x28
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f001 fd70 	bl	800254c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]
 8000a78:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a82:	2310      	movs	r3, #16
 8000a84:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a8a:	f107 0318 	add.w	r3, r7, #24
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f000 fd6c 	bl	800156c <HAL_RCC_OscConfig>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000a9a:	f000 f8e3 	bl	8000c64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a9e:	230f      	movs	r3, #15
 8000aa0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ab2:	1d3b      	adds	r3, r7, #4
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f000 ffda 	bl	8001a70 <HAL_RCC_ClockConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ac2:	f000 f8cf 	bl	8000c64 <Error_Handler>
  }
}
 8000ac6:	bf00      	nop
 8000ac8:	3740      	adds	r7, #64	; 0x40
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
	...

08000ad0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b086      	sub	sp, #24
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ad6:	f107 0308 	add.w	r3, r7, #8
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]
 8000ae0:	609a      	str	r2, [r3, #8]
 8000ae2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae4:	463b      	mov	r3, r7
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000aec:	4b1d      	ldr	r3, [pc, #116]	; (8000b64 <MX_TIM2_Init+0x94>)
 8000aee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000af2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000af4:	4b1b      	ldr	r3, [pc, #108]	; (8000b64 <MX_TIM2_Init+0x94>)
 8000af6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000afa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afc:	4b19      	ldr	r3, [pc, #100]	; (8000b64 <MX_TIM2_Init+0x94>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000b02:	4b18      	ldr	r3, [pc, #96]	; (8000b64 <MX_TIM2_Init+0x94>)
 8000b04:	2209      	movs	r2, #9
 8000b06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b08:	4b16      	ldr	r3, [pc, #88]	; (8000b64 <MX_TIM2_Init+0x94>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b0e:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <MX_TIM2_Init+0x94>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b14:	4813      	ldr	r0, [pc, #76]	; (8000b64 <MX_TIM2_Init+0x94>)
 8000b16:	f001 f911 	bl	8001d3c <HAL_TIM_Base_Init>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b20:	f000 f8a0 	bl	8000c64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b2a:	f107 0308 	add.w	r3, r7, #8
 8000b2e:	4619      	mov	r1, r3
 8000b30:	480c      	ldr	r0, [pc, #48]	; (8000b64 <MX_TIM2_Init+0x94>)
 8000b32:	f001 faa7 	bl	8002084 <HAL_TIM_ConfigClockSource>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b3c:	f000 f892 	bl	8000c64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b40:	2300      	movs	r3, #0
 8000b42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b48:	463b      	mov	r3, r7
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4805      	ldr	r0, [pc, #20]	; (8000b64 <MX_TIM2_Init+0x94>)
 8000b4e:	f001 fc6f 	bl	8002430 <HAL_TIMEx_MasterConfigSynchronization>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b58:	f000 f884 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b5c:	bf00      	nop
 8000b5e:	3718      	adds	r7, #24
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000070 	.word	0x20000070

08000b68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6e:	f107 0310 	add.w	r3, r7, #16
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b7c:	4b2d      	ldr	r3, [pc, #180]	; (8000c34 <MX_GPIO_Init+0xcc>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	4a2c      	ldr	r2, [pc, #176]	; (8000c34 <MX_GPIO_Init+0xcc>)
 8000b82:	f043 0310 	orr.w	r3, r3, #16
 8000b86:	6193      	str	r3, [r2, #24]
 8000b88:	4b2a      	ldr	r3, [pc, #168]	; (8000c34 <MX_GPIO_Init+0xcc>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	f003 0310 	and.w	r3, r3, #16
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b94:	4b27      	ldr	r3, [pc, #156]	; (8000c34 <MX_GPIO_Init+0xcc>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	4a26      	ldr	r2, [pc, #152]	; (8000c34 <MX_GPIO_Init+0xcc>)
 8000b9a:	f043 0304 	orr.w	r3, r3, #4
 8000b9e:	6193      	str	r3, [r2, #24]
 8000ba0:	4b24      	ldr	r3, [pc, #144]	; (8000c34 <MX_GPIO_Init+0xcc>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	f003 0304 	and.w	r3, r3, #4
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bac:	4b21      	ldr	r3, [pc, #132]	; (8000c34 <MX_GPIO_Init+0xcc>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	4a20      	ldr	r2, [pc, #128]	; (8000c34 <MX_GPIO_Init+0xcc>)
 8000bb2:	f043 0308 	orr.w	r3, r3, #8
 8000bb6:	6193      	str	r3, [r2, #24]
 8000bb8:	4b1e      	ldr	r3, [pc, #120]	; (8000c34 <MX_GPIO_Init+0xcc>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	f003 0308 	and.w	r3, r3, #8
 8000bc0:	607b      	str	r3, [r7, #4]
 8000bc2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	21a0      	movs	r1, #160	; 0xa0
 8000bc8:	481b      	ldr	r0, [pc, #108]	; (8000c38 <MX_GPIO_Init+0xd0>)
 8000bca:	f000 fc9e 	bl	800150a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A_Pin|B_Pin|C_Pin|D_Pin
 8000bce:	2200      	movs	r2, #0
 8000bd0:	217f      	movs	r1, #127	; 0x7f
 8000bd2:	481a      	ldr	r0, [pc, #104]	; (8000c3c <MX_GPIO_Init+0xd4>)
 8000bd4:	f000 fc99 	bl	800150a <HAL_GPIO_WritePin>
                          |E_Pin|F_Pin|G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RES_Btn_Pin INC_Btn_Pin DEC_Btn_Pin */
  GPIO_InitStruct.Pin = RES_Btn_Pin|INC_Btn_Pin|DEC_Btn_Pin;
 8000bd8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000bdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bde:	2300      	movs	r3, #0
 8000be0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be2:	2301      	movs	r3, #1
 8000be4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be6:	f107 0310 	add.w	r3, r7, #16
 8000bea:	4619      	mov	r1, r3
 8000bec:	4814      	ldr	r0, [pc, #80]	; (8000c40 <MX_GPIO_Init+0xd8>)
 8000bee:	f000 faf9 	bl	80011e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 8000bf2:	23a0      	movs	r3, #160	; 0xa0
 8000bf4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c02:	f107 0310 	add.w	r3, r7, #16
 8000c06:	4619      	mov	r1, r3
 8000c08:	480b      	ldr	r0, [pc, #44]	; (8000c38 <MX_GPIO_Init+0xd0>)
 8000c0a:	f000 faeb 	bl	80011e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : A_Pin B_Pin C_Pin D_Pin
                           E_Pin F_Pin G_Pin */
  GPIO_InitStruct.Pin = A_Pin|B_Pin|C_Pin|D_Pin
 8000c0e:	237f      	movs	r3, #127	; 0x7f
 8000c10:	613b      	str	r3, [r7, #16]
                          |E_Pin|F_Pin|G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c12:	2301      	movs	r3, #1
 8000c14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1e:	f107 0310 	add.w	r3, r7, #16
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	; (8000c3c <MX_GPIO_Init+0xd4>)
 8000c26:	f000 fadd 	bl	80011e4 <HAL_GPIO_Init>

}
 8000c2a:	bf00      	nop
 8000c2c:	3720      	adds	r7, #32
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40021000 	.word	0x40021000
 8000c38:	40010800 	.word	0x40010800
 8000c3c:	40010c00 	.word	0x40010c00
 8000c40:	40011000 	.word	0x40011000

08000c44 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//	int counter = 500;
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
		timerRun();
 8000c4c:	f000 f864 	bl	8000d18 <timerRun>
		getKeyInput_INCBtn();
 8000c50:	f7ff fb42 	bl	80002d8 <getKeyInput_INCBtn>
		getKeyInput_RESBtn();
 8000c54:	f7ff fae8 	bl	8000228 <getKeyInput_RESBtn>
		getKeyInput_DECBtn();
 8000c58:	f7ff fb96 	bl	8000388 <getKeyInput_DECBtn>
	}
 8000c5c:	bf00      	nop
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c68:	b672      	cpsid	i
}
 8000c6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c6c:	e7fe      	b.n	8000c6c <Error_Handler+0x8>
	...

08000c70 <setTimer1>:
int timer3_counter = 0;
int timer3_flag = 0;



void setTimer1(int duration) {
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TICK;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4a08      	ldr	r2, [pc, #32]	; (8000c9c <setTimer1+0x2c>)
 8000c7c:	fb82 1203 	smull	r1, r2, r2, r3
 8000c80:	1092      	asrs	r2, r2, #2
 8000c82:	17db      	asrs	r3, r3, #31
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	4a06      	ldr	r2, [pc, #24]	; (8000ca0 <setTimer1+0x30>)
 8000c88:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000c8a:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <setTimer1+0x34>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
}
 8000c90:	bf00      	nop
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bc80      	pop	{r7}
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	66666667 	.word	0x66666667
 8000ca0:	200000b8 	.word	0x200000b8
 8000ca4:	200000bc 	.word	0x200000bc

08000ca8 <setTimer2>:

void setTimer2(int duration) {
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TICK;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	4a08      	ldr	r2, [pc, #32]	; (8000cd4 <setTimer2+0x2c>)
 8000cb4:	fb82 1203 	smull	r1, r2, r2, r3
 8000cb8:	1092      	asrs	r2, r2, #2
 8000cba:	17db      	asrs	r3, r3, #31
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	4a06      	ldr	r2, [pc, #24]	; (8000cd8 <setTimer2+0x30>)
 8000cc0:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000cc2:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <setTimer2+0x34>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	66666667 	.word	0x66666667
 8000cd8:	200000c0 	.word	0x200000c0
 8000cdc:	200000c4 	.word	0x200000c4

08000ce0 <setTimer3>:

void setTimer3(int duration) {
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TICK;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a08      	ldr	r2, [pc, #32]	; (8000d0c <setTimer3+0x2c>)
 8000cec:	fb82 1203 	smull	r1, r2, r2, r3
 8000cf0:	1092      	asrs	r2, r2, #2
 8000cf2:	17db      	asrs	r3, r3, #31
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	4a06      	ldr	r2, [pc, #24]	; (8000d10 <setTimer3+0x30>)
 8000cf8:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8000cfa:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <setTimer3+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bc80      	pop	{r7}
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	66666667 	.word	0x66666667
 8000d10:	200000c8 	.word	0x200000c8
 8000d14:	200000cc 	.word	0x200000cc

08000d18 <timerRun>:

void timerRun() {
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
	if(timer1_counter > 0) {
 8000d1c:	4b19      	ldr	r3, [pc, #100]	; (8000d84 <timerRun+0x6c>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	dd0b      	ble.n	8000d3c <timerRun+0x24>
		timer1_counter--;
 8000d24:	4b17      	ldr	r3, [pc, #92]	; (8000d84 <timerRun+0x6c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	3b01      	subs	r3, #1
 8000d2a:	4a16      	ldr	r2, [pc, #88]	; (8000d84 <timerRun+0x6c>)
 8000d2c:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0) {
 8000d2e:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <timerRun+0x6c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	dc02      	bgt.n	8000d3c <timerRun+0x24>
			timer1_flag = 1;
 8000d36:	4b14      	ldr	r3, [pc, #80]	; (8000d88 <timerRun+0x70>)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0) {
 8000d3c:	4b13      	ldr	r3, [pc, #76]	; (8000d8c <timerRun+0x74>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	dd0b      	ble.n	8000d5c <timerRun+0x44>
		timer2_counter--;
 8000d44:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <timerRun+0x74>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	3b01      	subs	r3, #1
 8000d4a:	4a10      	ldr	r2, [pc, #64]	; (8000d8c <timerRun+0x74>)
 8000d4c:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0) {
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <timerRun+0x74>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	dc02      	bgt.n	8000d5c <timerRun+0x44>
			timer2_flag = 1;
 8000d56:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <timerRun+0x78>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer3_counter > 0) {
 8000d5c:	4b0d      	ldr	r3, [pc, #52]	; (8000d94 <timerRun+0x7c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	dd0b      	ble.n	8000d7c <timerRun+0x64>
		timer3_counter--;
 8000d64:	4b0b      	ldr	r3, [pc, #44]	; (8000d94 <timerRun+0x7c>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	4a0a      	ldr	r2, [pc, #40]	; (8000d94 <timerRun+0x7c>)
 8000d6c:	6013      	str	r3, [r2, #0]
		if(timer3_counter <= 0) {
 8000d6e:	4b09      	ldr	r3, [pc, #36]	; (8000d94 <timerRun+0x7c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	dc02      	bgt.n	8000d7c <timerRun+0x64>
			timer3_flag = 1;
 8000d76:	4b08      	ldr	r3, [pc, #32]	; (8000d98 <timerRun+0x80>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	200000b8 	.word	0x200000b8
 8000d88:	200000bc 	.word	0x200000bc
 8000d8c:	200000c0 	.word	0x200000c0
 8000d90:	200000c4 	.word	0x200000c4
 8000d94:	200000c8 	.word	0x200000c8
 8000d98:	200000cc 	.word	0x200000cc

08000d9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000da2:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <HAL_MspInit+0x5c>)
 8000da4:	699b      	ldr	r3, [r3, #24]
 8000da6:	4a14      	ldr	r2, [pc, #80]	; (8000df8 <HAL_MspInit+0x5c>)
 8000da8:	f043 0301 	orr.w	r3, r3, #1
 8000dac:	6193      	str	r3, [r2, #24]
 8000dae:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <HAL_MspInit+0x5c>)
 8000db0:	699b      	ldr	r3, [r3, #24]
 8000db2:	f003 0301 	and.w	r3, r3, #1
 8000db6:	60bb      	str	r3, [r7, #8]
 8000db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dba:	4b0f      	ldr	r3, [pc, #60]	; (8000df8 <HAL_MspInit+0x5c>)
 8000dbc:	69db      	ldr	r3, [r3, #28]
 8000dbe:	4a0e      	ldr	r2, [pc, #56]	; (8000df8 <HAL_MspInit+0x5c>)
 8000dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dc4:	61d3      	str	r3, [r2, #28]
 8000dc6:	4b0c      	ldr	r3, [pc, #48]	; (8000df8 <HAL_MspInit+0x5c>)
 8000dc8:	69db      	ldr	r3, [r3, #28]
 8000dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dce:	607b      	str	r3, [r7, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <HAL_MspInit+0x60>)
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	4a04      	ldr	r2, [pc, #16]	; (8000dfc <HAL_MspInit+0x60>)
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dee:	bf00      	nop
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	40010000 	.word	0x40010000

08000e00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e10:	d113      	bne.n	8000e3a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e12:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <HAL_TIM_Base_MspInit+0x44>)
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	4a0b      	ldr	r2, [pc, #44]	; (8000e44 <HAL_TIM_Base_MspInit+0x44>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	61d3      	str	r3, [r2, #28]
 8000e1e:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <HAL_TIM_Base_MspInit+0x44>)
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	201c      	movs	r0, #28
 8000e30:	f000 f9a1 	bl	8001176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e34:	201c      	movs	r0, #28
 8000e36:	f000 f9ba 	bl	80011ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40021000 	.word	0x40021000

08000e48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e4c:	e7fe      	b.n	8000e4c <NMI_Handler+0x4>

08000e4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e4e:	b480      	push	{r7}
 8000e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e52:	e7fe      	b.n	8000e52 <HardFault_Handler+0x4>

08000e54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e58:	e7fe      	b.n	8000e58 <MemManage_Handler+0x4>

08000e5a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e5e:	e7fe      	b.n	8000e5e <BusFault_Handler+0x4>

08000e60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e64:	e7fe      	b.n	8000e64 <UsageFault_Handler+0x4>

08000e66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bc80      	pop	{r7}
 8000e70:	4770      	bx	lr

08000e72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr

08000e7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr

08000e8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e8e:	f000 f87f 	bl	8000f90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e9c:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <TIM2_IRQHandler+0x10>)
 8000e9e:	f000 ffe9 	bl	8001e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000070 	.word	0x20000070

08000eac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000eb8:	480c      	ldr	r0, [pc, #48]	; (8000eec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eba:	490d      	ldr	r1, [pc, #52]	; (8000ef0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ebc:	4a0d      	ldr	r2, [pc, #52]	; (8000ef4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ebe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ec0:	e002      	b.n	8000ec8 <LoopCopyDataInit>

08000ec2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ec2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ec6:	3304      	adds	r3, #4

08000ec8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ec8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ecc:	d3f9      	bcc.n	8000ec2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ece:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ed0:	4c0a      	ldr	r4, [pc, #40]	; (8000efc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ed2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed4:	e001      	b.n	8000eda <LoopFillZerobss>

08000ed6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ed6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ed8:	3204      	adds	r2, #4

08000eda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000edc:	d3fb      	bcc.n	8000ed6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ede:	f7ff ffe5 	bl	8000eac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ee2:	f001 fb0f 	bl	8002504 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ee6:	f7ff fd99 	bl	8000a1c <main>
  bx lr
 8000eea:	4770      	bx	lr
  ldr r0, =_sdata
 8000eec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef0:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 8000ef4:	08002644 	.word	0x08002644
  ldr r2, =_sbss
 8000ef8:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8000efc:	200000d4 	.word	0x200000d4

08000f00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f00:	e7fe      	b.n	8000f00 <ADC1_2_IRQHandler>
	...

08000f04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f08:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <HAL_Init+0x28>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <HAL_Init+0x28>)
 8000f0e:	f043 0310 	orr.w	r3, r3, #16
 8000f12:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f14:	2003      	movs	r0, #3
 8000f16:	f000 f923 	bl	8001160 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f1a:	200f      	movs	r0, #15
 8000f1c:	f000 f808 	bl	8000f30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f20:	f7ff ff3c 	bl	8000d9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40022000 	.word	0x40022000

08000f30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f38:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <HAL_InitTick+0x54>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <HAL_InitTick+0x58>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	4619      	mov	r1, r3
 8000f42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 f93b 	bl	80011ca <HAL_SYSTICK_Config>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e00e      	b.n	8000f7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2b0f      	cmp	r3, #15
 8000f62:	d80a      	bhi.n	8000f7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f64:	2200      	movs	r2, #0
 8000f66:	6879      	ldr	r1, [r7, #4]
 8000f68:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6c:	f000 f903 	bl	8001176 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f70:	4a06      	ldr	r2, [pc, #24]	; (8000f8c <HAL_InitTick+0x5c>)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f76:	2300      	movs	r3, #0
 8000f78:	e000      	b.n	8000f7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20000034 	.word	0x20000034
 8000f88:	2000003c 	.word	0x2000003c
 8000f8c:	20000038 	.word	0x20000038

08000f90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f94:	4b05      	ldr	r3, [pc, #20]	; (8000fac <HAL_IncTick+0x1c>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	461a      	mov	r2, r3
 8000f9a:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <HAL_IncTick+0x20>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	4a03      	ldr	r2, [pc, #12]	; (8000fb0 <HAL_IncTick+0x20>)
 8000fa2:	6013      	str	r3, [r2, #0]
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr
 8000fac:	2000003c 	.word	0x2000003c
 8000fb0:	200000d0 	.word	0x200000d0

08000fb4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb8:	4b02      	ldr	r3, [pc, #8]	; (8000fc4 <HAL_GetTick+0x10>)
 8000fba:	681b      	ldr	r3, [r3, #0]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr
 8000fc4:	200000d0 	.word	0x200000d0

08000fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <__NVIC_SetPriorityGrouping+0x44>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fde:	68ba      	ldr	r2, [r7, #8]
 8000fe0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ff0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ffa:	4a04      	ldr	r2, [pc, #16]	; (800100c <__NVIC_SetPriorityGrouping+0x44>)
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	60d3      	str	r3, [r2, #12]
}
 8001000:	bf00      	nop
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	bc80      	pop	{r7}
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001014:	4b04      	ldr	r3, [pc, #16]	; (8001028 <__NVIC_GetPriorityGrouping+0x18>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	0a1b      	lsrs	r3, r3, #8
 800101a:	f003 0307 	and.w	r3, r3, #7
}
 800101e:	4618      	mov	r0, r3
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	e000ed00 	.word	0xe000ed00

0800102c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	2b00      	cmp	r3, #0
 800103c:	db0b      	blt.n	8001056 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	f003 021f 	and.w	r2, r3, #31
 8001044:	4906      	ldr	r1, [pc, #24]	; (8001060 <__NVIC_EnableIRQ+0x34>)
 8001046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104a:	095b      	lsrs	r3, r3, #5
 800104c:	2001      	movs	r0, #1
 800104e:	fa00 f202 	lsl.w	r2, r0, r2
 8001052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	bc80      	pop	{r7}
 800105e:	4770      	bx	lr
 8001060:	e000e100 	.word	0xe000e100

08001064 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001074:	2b00      	cmp	r3, #0
 8001076:	db0a      	blt.n	800108e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	b2da      	uxtb	r2, r3
 800107c:	490c      	ldr	r1, [pc, #48]	; (80010b0 <__NVIC_SetPriority+0x4c>)
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	0112      	lsls	r2, r2, #4
 8001084:	b2d2      	uxtb	r2, r2
 8001086:	440b      	add	r3, r1
 8001088:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800108c:	e00a      	b.n	80010a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	b2da      	uxtb	r2, r3
 8001092:	4908      	ldr	r1, [pc, #32]	; (80010b4 <__NVIC_SetPriority+0x50>)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 030f 	and.w	r3, r3, #15
 800109a:	3b04      	subs	r3, #4
 800109c:	0112      	lsls	r2, r2, #4
 800109e:	b2d2      	uxtb	r2, r2
 80010a0:	440b      	add	r3, r1
 80010a2:	761a      	strb	r2, [r3, #24]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	e000e100 	.word	0xe000e100
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b089      	sub	sp, #36	; 0x24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	f1c3 0307 	rsb	r3, r3, #7
 80010d2:	2b04      	cmp	r3, #4
 80010d4:	bf28      	it	cs
 80010d6:	2304      	movcs	r3, #4
 80010d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3304      	adds	r3, #4
 80010de:	2b06      	cmp	r3, #6
 80010e0:	d902      	bls.n	80010e8 <NVIC_EncodePriority+0x30>
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	3b03      	subs	r3, #3
 80010e6:	e000      	b.n	80010ea <NVIC_EncodePriority+0x32>
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ec:	f04f 32ff 	mov.w	r2, #4294967295
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43da      	mvns	r2, r3
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	401a      	ands	r2, r3
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001100:	f04f 31ff 	mov.w	r1, #4294967295
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	fa01 f303 	lsl.w	r3, r1, r3
 800110a:	43d9      	mvns	r1, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	4313      	orrs	r3, r2
         );
}
 8001112:	4618      	mov	r0, r3
 8001114:	3724      	adds	r7, #36	; 0x24
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3b01      	subs	r3, #1
 8001128:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800112c:	d301      	bcc.n	8001132 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800112e:	2301      	movs	r3, #1
 8001130:	e00f      	b.n	8001152 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001132:	4a0a      	ldr	r2, [pc, #40]	; (800115c <SysTick_Config+0x40>)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	3b01      	subs	r3, #1
 8001138:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800113a:	210f      	movs	r1, #15
 800113c:	f04f 30ff 	mov.w	r0, #4294967295
 8001140:	f7ff ff90 	bl	8001064 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001144:	4b05      	ldr	r3, [pc, #20]	; (800115c <SysTick_Config+0x40>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800114a:	4b04      	ldr	r3, [pc, #16]	; (800115c <SysTick_Config+0x40>)
 800114c:	2207      	movs	r2, #7
 800114e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	e000e010 	.word	0xe000e010

08001160 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff2d 	bl	8000fc8 <__NVIC_SetPriorityGrouping>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001176:	b580      	push	{r7, lr}
 8001178:	b086      	sub	sp, #24
 800117a:	af00      	add	r7, sp, #0
 800117c:	4603      	mov	r3, r0
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	607a      	str	r2, [r7, #4]
 8001182:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001188:	f7ff ff42 	bl	8001010 <__NVIC_GetPriorityGrouping>
 800118c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68b9      	ldr	r1, [r7, #8]
 8001192:	6978      	ldr	r0, [r7, #20]
 8001194:	f7ff ff90 	bl	80010b8 <NVIC_EncodePriority>
 8001198:	4602      	mov	r2, r0
 800119a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119e:	4611      	mov	r1, r2
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff5f 	bl	8001064 <__NVIC_SetPriority>
}
 80011a6:	bf00      	nop
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b082      	sub	sp, #8
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	4603      	mov	r3, r0
 80011b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff35 	bl	800102c <__NVIC_EnableIRQ>
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff ffa2 	bl	800111c <SysTick_Config>
 80011d8:	4603      	mov	r3, r0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b08b      	sub	sp, #44	; 0x2c
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011ee:	2300      	movs	r3, #0
 80011f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80011f2:	2300      	movs	r3, #0
 80011f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011f6:	e161      	b.n	80014bc <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80011f8:	2201      	movs	r2, #1
 80011fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	4013      	ands	r3, r2
 800120a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	429a      	cmp	r2, r3
 8001212:	f040 8150 	bne.w	80014b6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	4a97      	ldr	r2, [pc, #604]	; (8001478 <HAL_GPIO_Init+0x294>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d05e      	beq.n	80012de <HAL_GPIO_Init+0xfa>
 8001220:	4a95      	ldr	r2, [pc, #596]	; (8001478 <HAL_GPIO_Init+0x294>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d875      	bhi.n	8001312 <HAL_GPIO_Init+0x12e>
 8001226:	4a95      	ldr	r2, [pc, #596]	; (800147c <HAL_GPIO_Init+0x298>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d058      	beq.n	80012de <HAL_GPIO_Init+0xfa>
 800122c:	4a93      	ldr	r2, [pc, #588]	; (800147c <HAL_GPIO_Init+0x298>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d86f      	bhi.n	8001312 <HAL_GPIO_Init+0x12e>
 8001232:	4a93      	ldr	r2, [pc, #588]	; (8001480 <HAL_GPIO_Init+0x29c>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d052      	beq.n	80012de <HAL_GPIO_Init+0xfa>
 8001238:	4a91      	ldr	r2, [pc, #580]	; (8001480 <HAL_GPIO_Init+0x29c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d869      	bhi.n	8001312 <HAL_GPIO_Init+0x12e>
 800123e:	4a91      	ldr	r2, [pc, #580]	; (8001484 <HAL_GPIO_Init+0x2a0>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d04c      	beq.n	80012de <HAL_GPIO_Init+0xfa>
 8001244:	4a8f      	ldr	r2, [pc, #572]	; (8001484 <HAL_GPIO_Init+0x2a0>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d863      	bhi.n	8001312 <HAL_GPIO_Init+0x12e>
 800124a:	4a8f      	ldr	r2, [pc, #572]	; (8001488 <HAL_GPIO_Init+0x2a4>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d046      	beq.n	80012de <HAL_GPIO_Init+0xfa>
 8001250:	4a8d      	ldr	r2, [pc, #564]	; (8001488 <HAL_GPIO_Init+0x2a4>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d85d      	bhi.n	8001312 <HAL_GPIO_Init+0x12e>
 8001256:	2b12      	cmp	r3, #18
 8001258:	d82a      	bhi.n	80012b0 <HAL_GPIO_Init+0xcc>
 800125a:	2b12      	cmp	r3, #18
 800125c:	d859      	bhi.n	8001312 <HAL_GPIO_Init+0x12e>
 800125e:	a201      	add	r2, pc, #4	; (adr r2, 8001264 <HAL_GPIO_Init+0x80>)
 8001260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001264:	080012df 	.word	0x080012df
 8001268:	080012b9 	.word	0x080012b9
 800126c:	080012cb 	.word	0x080012cb
 8001270:	0800130d 	.word	0x0800130d
 8001274:	08001313 	.word	0x08001313
 8001278:	08001313 	.word	0x08001313
 800127c:	08001313 	.word	0x08001313
 8001280:	08001313 	.word	0x08001313
 8001284:	08001313 	.word	0x08001313
 8001288:	08001313 	.word	0x08001313
 800128c:	08001313 	.word	0x08001313
 8001290:	08001313 	.word	0x08001313
 8001294:	08001313 	.word	0x08001313
 8001298:	08001313 	.word	0x08001313
 800129c:	08001313 	.word	0x08001313
 80012a0:	08001313 	.word	0x08001313
 80012a4:	08001313 	.word	0x08001313
 80012a8:	080012c1 	.word	0x080012c1
 80012ac:	080012d5 	.word	0x080012d5
 80012b0:	4a76      	ldr	r2, [pc, #472]	; (800148c <HAL_GPIO_Init+0x2a8>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d013      	beq.n	80012de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012b6:	e02c      	b.n	8001312 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	623b      	str	r3, [r7, #32]
          break;
 80012be:	e029      	b.n	8001314 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	68db      	ldr	r3, [r3, #12]
 80012c4:	3304      	adds	r3, #4
 80012c6:	623b      	str	r3, [r7, #32]
          break;
 80012c8:	e024      	b.n	8001314 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	68db      	ldr	r3, [r3, #12]
 80012ce:	3308      	adds	r3, #8
 80012d0:	623b      	str	r3, [r7, #32]
          break;
 80012d2:	e01f      	b.n	8001314 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	330c      	adds	r3, #12
 80012da:	623b      	str	r3, [r7, #32]
          break;
 80012dc:	e01a      	b.n	8001314 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d102      	bne.n	80012ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012e6:	2304      	movs	r3, #4
 80012e8:	623b      	str	r3, [r7, #32]
          break;
 80012ea:	e013      	b.n	8001314 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d105      	bne.n	8001300 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012f4:	2308      	movs	r3, #8
 80012f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	69fa      	ldr	r2, [r7, #28]
 80012fc:	611a      	str	r2, [r3, #16]
          break;
 80012fe:	e009      	b.n	8001314 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001300:	2308      	movs	r3, #8
 8001302:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	69fa      	ldr	r2, [r7, #28]
 8001308:	615a      	str	r2, [r3, #20]
          break;
 800130a:	e003      	b.n	8001314 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800130c:	2300      	movs	r3, #0
 800130e:	623b      	str	r3, [r7, #32]
          break;
 8001310:	e000      	b.n	8001314 <HAL_GPIO_Init+0x130>
          break;
 8001312:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	2bff      	cmp	r3, #255	; 0xff
 8001318:	d801      	bhi.n	800131e <HAL_GPIO_Init+0x13a>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	e001      	b.n	8001322 <HAL_GPIO_Init+0x13e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	3304      	adds	r3, #4
 8001322:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	2bff      	cmp	r3, #255	; 0xff
 8001328:	d802      	bhi.n	8001330 <HAL_GPIO_Init+0x14c>
 800132a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	e002      	b.n	8001336 <HAL_GPIO_Init+0x152>
 8001330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001332:	3b08      	subs	r3, #8
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	210f      	movs	r1, #15
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	fa01 f303 	lsl.w	r3, r1, r3
 8001344:	43db      	mvns	r3, r3
 8001346:	401a      	ands	r2, r3
 8001348:	6a39      	ldr	r1, [r7, #32]
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	fa01 f303 	lsl.w	r3, r1, r3
 8001350:	431a      	orrs	r2, r3
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135e:	2b00      	cmp	r3, #0
 8001360:	f000 80a9 	beq.w	80014b6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001364:	4b4a      	ldr	r3, [pc, #296]	; (8001490 <HAL_GPIO_Init+0x2ac>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	4a49      	ldr	r2, [pc, #292]	; (8001490 <HAL_GPIO_Init+0x2ac>)
 800136a:	f043 0301 	orr.w	r3, r3, #1
 800136e:	6193      	str	r3, [r2, #24]
 8001370:	4b47      	ldr	r3, [pc, #284]	; (8001490 <HAL_GPIO_Init+0x2ac>)
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	f003 0301 	and.w	r3, r3, #1
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800137c:	4a45      	ldr	r2, [pc, #276]	; (8001494 <HAL_GPIO_Init+0x2b0>)
 800137e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001380:	089b      	lsrs	r3, r3, #2
 8001382:	3302      	adds	r3, #2
 8001384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001388:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800138a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	220f      	movs	r2, #15
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	43db      	mvns	r3, r3
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	4013      	ands	r3, r2
 800139e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4a3d      	ldr	r2, [pc, #244]	; (8001498 <HAL_GPIO_Init+0x2b4>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d00d      	beq.n	80013c4 <HAL_GPIO_Init+0x1e0>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4a3c      	ldr	r2, [pc, #240]	; (800149c <HAL_GPIO_Init+0x2b8>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d007      	beq.n	80013c0 <HAL_GPIO_Init+0x1dc>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a3b      	ldr	r2, [pc, #236]	; (80014a0 <HAL_GPIO_Init+0x2bc>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d101      	bne.n	80013bc <HAL_GPIO_Init+0x1d8>
 80013b8:	2302      	movs	r3, #2
 80013ba:	e004      	b.n	80013c6 <HAL_GPIO_Init+0x1e2>
 80013bc:	2303      	movs	r3, #3
 80013be:	e002      	b.n	80013c6 <HAL_GPIO_Init+0x1e2>
 80013c0:	2301      	movs	r3, #1
 80013c2:	e000      	b.n	80013c6 <HAL_GPIO_Init+0x1e2>
 80013c4:	2300      	movs	r3, #0
 80013c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013c8:	f002 0203 	and.w	r2, r2, #3
 80013cc:	0092      	lsls	r2, r2, #2
 80013ce:	4093      	lsls	r3, r2
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013d6:	492f      	ldr	r1, [pc, #188]	; (8001494 <HAL_GPIO_Init+0x2b0>)
 80013d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013da:	089b      	lsrs	r3, r3, #2
 80013dc:	3302      	adds	r3, #2
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d006      	beq.n	80013fe <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013f0:	4b2c      	ldr	r3, [pc, #176]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	492b      	ldr	r1, [pc, #172]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	600b      	str	r3, [r1, #0]
 80013fc:	e006      	b.n	800140c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013fe:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	43db      	mvns	r3, r3
 8001406:	4927      	ldr	r1, [pc, #156]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 8001408:	4013      	ands	r3, r2
 800140a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d006      	beq.n	8001426 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001418:	4b22      	ldr	r3, [pc, #136]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 800141a:	685a      	ldr	r2, [r3, #4]
 800141c:	4921      	ldr	r1, [pc, #132]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	4313      	orrs	r3, r2
 8001422:	604b      	str	r3, [r1, #4]
 8001424:	e006      	b.n	8001434 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001426:	4b1f      	ldr	r3, [pc, #124]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 8001428:	685a      	ldr	r2, [r3, #4]
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	43db      	mvns	r3, r3
 800142e:	491d      	ldr	r1, [pc, #116]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 8001430:	4013      	ands	r3, r2
 8001432:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d006      	beq.n	800144e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001440:	4b18      	ldr	r3, [pc, #96]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	4917      	ldr	r1, [pc, #92]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	4313      	orrs	r3, r2
 800144a:	608b      	str	r3, [r1, #8]
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800144e:	4b15      	ldr	r3, [pc, #84]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 8001450:	689a      	ldr	r2, [r3, #8]
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	43db      	mvns	r3, r3
 8001456:	4913      	ldr	r1, [pc, #76]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 8001458:	4013      	ands	r3, r2
 800145a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d01f      	beq.n	80014a8 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001468:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 800146a:	68da      	ldr	r2, [r3, #12]
 800146c:	490d      	ldr	r1, [pc, #52]	; (80014a4 <HAL_GPIO_Init+0x2c0>)
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	4313      	orrs	r3, r2
 8001472:	60cb      	str	r3, [r1, #12]
 8001474:	e01f      	b.n	80014b6 <HAL_GPIO_Init+0x2d2>
 8001476:	bf00      	nop
 8001478:	10320000 	.word	0x10320000
 800147c:	10310000 	.word	0x10310000
 8001480:	10220000 	.word	0x10220000
 8001484:	10210000 	.word	0x10210000
 8001488:	10120000 	.word	0x10120000
 800148c:	10110000 	.word	0x10110000
 8001490:	40021000 	.word	0x40021000
 8001494:	40010000 	.word	0x40010000
 8001498:	40010800 	.word	0x40010800
 800149c:	40010c00 	.word	0x40010c00
 80014a0:	40011000 	.word	0x40011000
 80014a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014a8:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <HAL_GPIO_Init+0x2f4>)
 80014aa:	68da      	ldr	r2, [r3, #12]
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	43db      	mvns	r3, r3
 80014b0:	4909      	ldr	r1, [pc, #36]	; (80014d8 <HAL_GPIO_Init+0x2f4>)
 80014b2:	4013      	ands	r3, r2
 80014b4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80014b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b8:	3301      	adds	r3, #1
 80014ba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c2:	fa22 f303 	lsr.w	r3, r2, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f47f ae96 	bne.w	80011f8 <HAL_GPIO_Init+0x14>
  }
}
 80014cc:	bf00      	nop
 80014ce:	bf00      	nop
 80014d0:	372c      	adds	r7, #44	; 0x2c
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bc80      	pop	{r7}
 80014d6:	4770      	bx	lr
 80014d8:	40010400 	.word	0x40010400

080014dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	887b      	ldrh	r3, [r7, #2]
 80014ee:	4013      	ands	r3, r2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d002      	beq.n	80014fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014f4:	2301      	movs	r3, #1
 80014f6:	73fb      	strb	r3, [r7, #15]
 80014f8:	e001      	b.n	80014fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014fa:	2300      	movs	r3, #0
 80014fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr

0800150a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800150a:	b480      	push	{r7}
 800150c:	b083      	sub	sp, #12
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
 8001512:	460b      	mov	r3, r1
 8001514:	807b      	strh	r3, [r7, #2]
 8001516:	4613      	mov	r3, r2
 8001518:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800151a:	787b      	ldrb	r3, [r7, #1]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d003      	beq.n	8001528 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001520:	887a      	ldrh	r2, [r7, #2]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001526:	e003      	b.n	8001530 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001528:	887b      	ldrh	r3, [r7, #2]
 800152a:	041a      	lsls	r2, r3, #16
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	611a      	str	r2, [r3, #16]
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr

0800153a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800153a:	b480      	push	{r7}
 800153c:	b085      	sub	sp, #20
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	460b      	mov	r3, r1
 8001544:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	68db      	ldr	r3, [r3, #12]
 800154a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800154c:	887a      	ldrh	r2, [r7, #2]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	4013      	ands	r3, r2
 8001552:	041a      	lsls	r2, r3, #16
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	43d9      	mvns	r1, r3
 8001558:	887b      	ldrh	r3, [r7, #2]
 800155a:	400b      	ands	r3, r1
 800155c:	431a      	orrs	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	611a      	str	r2, [r3, #16]
}
 8001562:	bf00      	nop
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e272      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	f000 8087 	beq.w	800169a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800158c:	4b92      	ldr	r3, [pc, #584]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f003 030c 	and.w	r3, r3, #12
 8001594:	2b04      	cmp	r3, #4
 8001596:	d00c      	beq.n	80015b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001598:	4b8f      	ldr	r3, [pc, #572]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f003 030c 	and.w	r3, r3, #12
 80015a0:	2b08      	cmp	r3, #8
 80015a2:	d112      	bne.n	80015ca <HAL_RCC_OscConfig+0x5e>
 80015a4:	4b8c      	ldr	r3, [pc, #560]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015b0:	d10b      	bne.n	80015ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015b2:	4b89      	ldr	r3, [pc, #548]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d06c      	beq.n	8001698 <HAL_RCC_OscConfig+0x12c>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d168      	bne.n	8001698 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e24c      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015d2:	d106      	bne.n	80015e2 <HAL_RCC_OscConfig+0x76>
 80015d4:	4b80      	ldr	r3, [pc, #512]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a7f      	ldr	r2, [pc, #508]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80015da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015de:	6013      	str	r3, [r2, #0]
 80015e0:	e02e      	b.n	8001640 <HAL_RCC_OscConfig+0xd4>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d10c      	bne.n	8001604 <HAL_RCC_OscConfig+0x98>
 80015ea:	4b7b      	ldr	r3, [pc, #492]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a7a      	ldr	r2, [pc, #488]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80015f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	4b78      	ldr	r3, [pc, #480]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a77      	ldr	r2, [pc, #476]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80015fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001600:	6013      	str	r3, [r2, #0]
 8001602:	e01d      	b.n	8001640 <HAL_RCC_OscConfig+0xd4>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800160c:	d10c      	bne.n	8001628 <HAL_RCC_OscConfig+0xbc>
 800160e:	4b72      	ldr	r3, [pc, #456]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a71      	ldr	r2, [pc, #452]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 8001614:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001618:	6013      	str	r3, [r2, #0]
 800161a:	4b6f      	ldr	r3, [pc, #444]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a6e      	ldr	r2, [pc, #440]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 8001620:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001624:	6013      	str	r3, [r2, #0]
 8001626:	e00b      	b.n	8001640 <HAL_RCC_OscConfig+0xd4>
 8001628:	4b6b      	ldr	r3, [pc, #428]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a6a      	ldr	r2, [pc, #424]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 800162e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001632:	6013      	str	r3, [r2, #0]
 8001634:	4b68      	ldr	r3, [pc, #416]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a67      	ldr	r2, [pc, #412]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 800163a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800163e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d013      	beq.n	8001670 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001648:	f7ff fcb4 	bl	8000fb4 <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001650:	f7ff fcb0 	bl	8000fb4 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b64      	cmp	r3, #100	; 0x64
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e200      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001662:	4b5d      	ldr	r3, [pc, #372]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d0f0      	beq.n	8001650 <HAL_RCC_OscConfig+0xe4>
 800166e:	e014      	b.n	800169a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001670:	f7ff fca0 	bl	8000fb4 <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001678:	f7ff fc9c 	bl	8000fb4 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b64      	cmp	r3, #100	; 0x64
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e1ec      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800168a:	4b53      	ldr	r3, [pc, #332]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f0      	bne.n	8001678 <HAL_RCC_OscConfig+0x10c>
 8001696:	e000      	b.n	800169a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d063      	beq.n	800176e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016a6:	4b4c      	ldr	r3, [pc, #304]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f003 030c 	and.w	r3, r3, #12
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d00b      	beq.n	80016ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80016b2:	4b49      	ldr	r3, [pc, #292]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b08      	cmp	r3, #8
 80016bc:	d11c      	bne.n	80016f8 <HAL_RCC_OscConfig+0x18c>
 80016be:	4b46      	ldr	r3, [pc, #280]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d116      	bne.n	80016f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016ca:	4b43      	ldr	r3, [pc, #268]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d005      	beq.n	80016e2 <HAL_RCC_OscConfig+0x176>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	691b      	ldr	r3, [r3, #16]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d001      	beq.n	80016e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e1c0      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e2:	4b3d      	ldr	r3, [pc, #244]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	4939      	ldr	r1, [pc, #228]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80016f2:	4313      	orrs	r3, r2
 80016f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016f6:	e03a      	b.n	800176e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	691b      	ldr	r3, [r3, #16]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d020      	beq.n	8001742 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001700:	4b36      	ldr	r3, [pc, #216]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001702:	2201      	movs	r2, #1
 8001704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001706:	f7ff fc55 	bl	8000fb4 <HAL_GetTick>
 800170a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800170c:	e008      	b.n	8001720 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800170e:	f7ff fc51 	bl	8000fb4 <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e1a1      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001720:	4b2d      	ldr	r3, [pc, #180]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0302 	and.w	r3, r3, #2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0f0      	beq.n	800170e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800172c:	4b2a      	ldr	r3, [pc, #168]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	695b      	ldr	r3, [r3, #20]
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	4927      	ldr	r1, [pc, #156]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 800173c:	4313      	orrs	r3, r2
 800173e:	600b      	str	r3, [r1, #0]
 8001740:	e015      	b.n	800176e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001742:	4b26      	ldr	r3, [pc, #152]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001748:	f7ff fc34 	bl	8000fb4 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001750:	f7ff fc30 	bl	8000fb4 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e180      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001762:	4b1d      	ldr	r3, [pc, #116]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f0      	bne.n	8001750 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0308 	and.w	r3, r3, #8
 8001776:	2b00      	cmp	r3, #0
 8001778:	d03a      	beq.n	80017f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d019      	beq.n	80017b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001782:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <HAL_RCC_OscConfig+0x274>)
 8001784:	2201      	movs	r2, #1
 8001786:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001788:	f7ff fc14 	bl	8000fb4 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001790:	f7ff fc10 	bl	8000fb4 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e160      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017a2:	4b0d      	ldr	r3, [pc, #52]	; (80017d8 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d0f0      	beq.n	8001790 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80017ae:	2001      	movs	r0, #1
 80017b0:	f000 faa6 	bl	8001d00 <RCC_Delay>
 80017b4:	e01c      	b.n	80017f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017b6:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <HAL_RCC_OscConfig+0x274>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017bc:	f7ff fbfa 	bl	8000fb4 <HAL_GetTick>
 80017c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017c2:	e00f      	b.n	80017e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017c4:	f7ff fbf6 	bl	8000fb4 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d908      	bls.n	80017e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e146      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
 80017d6:	bf00      	nop
 80017d8:	40021000 	.word	0x40021000
 80017dc:	42420000 	.word	0x42420000
 80017e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017e4:	4b92      	ldr	r3, [pc, #584]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80017e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d1e9      	bne.n	80017c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	f000 80a6 	beq.w	800194a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017fe:	2300      	movs	r3, #0
 8001800:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001802:	4b8b      	ldr	r3, [pc, #556]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001804:	69db      	ldr	r3, [r3, #28]
 8001806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d10d      	bne.n	800182a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800180e:	4b88      	ldr	r3, [pc, #544]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	4a87      	ldr	r2, [pc, #540]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001818:	61d3      	str	r3, [r2, #28]
 800181a:	4b85      	ldr	r3, [pc, #532]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001826:	2301      	movs	r3, #1
 8001828:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800182a:	4b82      	ldr	r3, [pc, #520]	; (8001a34 <HAL_RCC_OscConfig+0x4c8>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001832:	2b00      	cmp	r3, #0
 8001834:	d118      	bne.n	8001868 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001836:	4b7f      	ldr	r3, [pc, #508]	; (8001a34 <HAL_RCC_OscConfig+0x4c8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a7e      	ldr	r2, [pc, #504]	; (8001a34 <HAL_RCC_OscConfig+0x4c8>)
 800183c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001840:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001842:	f7ff fbb7 	bl	8000fb4 <HAL_GetTick>
 8001846:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001848:	e008      	b.n	800185c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800184a:	f7ff fbb3 	bl	8000fb4 <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b64      	cmp	r3, #100	; 0x64
 8001856:	d901      	bls.n	800185c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e103      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185c:	4b75      	ldr	r3, [pc, #468]	; (8001a34 <HAL_RCC_OscConfig+0x4c8>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001864:	2b00      	cmp	r3, #0
 8001866:	d0f0      	beq.n	800184a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d106      	bne.n	800187e <HAL_RCC_OscConfig+0x312>
 8001870:	4b6f      	ldr	r3, [pc, #444]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001872:	6a1b      	ldr	r3, [r3, #32]
 8001874:	4a6e      	ldr	r2, [pc, #440]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	6213      	str	r3, [r2, #32]
 800187c:	e02d      	b.n	80018da <HAL_RCC_OscConfig+0x36e>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d10c      	bne.n	80018a0 <HAL_RCC_OscConfig+0x334>
 8001886:	4b6a      	ldr	r3, [pc, #424]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001888:	6a1b      	ldr	r3, [r3, #32]
 800188a:	4a69      	ldr	r2, [pc, #420]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 800188c:	f023 0301 	bic.w	r3, r3, #1
 8001890:	6213      	str	r3, [r2, #32]
 8001892:	4b67      	ldr	r3, [pc, #412]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	4a66      	ldr	r2, [pc, #408]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001898:	f023 0304 	bic.w	r3, r3, #4
 800189c:	6213      	str	r3, [r2, #32]
 800189e:	e01c      	b.n	80018da <HAL_RCC_OscConfig+0x36e>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	2b05      	cmp	r3, #5
 80018a6:	d10c      	bne.n	80018c2 <HAL_RCC_OscConfig+0x356>
 80018a8:	4b61      	ldr	r3, [pc, #388]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80018aa:	6a1b      	ldr	r3, [r3, #32]
 80018ac:	4a60      	ldr	r2, [pc, #384]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80018ae:	f043 0304 	orr.w	r3, r3, #4
 80018b2:	6213      	str	r3, [r2, #32]
 80018b4:	4b5e      	ldr	r3, [pc, #376]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80018b6:	6a1b      	ldr	r3, [r3, #32]
 80018b8:	4a5d      	ldr	r2, [pc, #372]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80018ba:	f043 0301 	orr.w	r3, r3, #1
 80018be:	6213      	str	r3, [r2, #32]
 80018c0:	e00b      	b.n	80018da <HAL_RCC_OscConfig+0x36e>
 80018c2:	4b5b      	ldr	r3, [pc, #364]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80018c4:	6a1b      	ldr	r3, [r3, #32]
 80018c6:	4a5a      	ldr	r2, [pc, #360]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80018c8:	f023 0301 	bic.w	r3, r3, #1
 80018cc:	6213      	str	r3, [r2, #32]
 80018ce:	4b58      	ldr	r3, [pc, #352]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80018d0:	6a1b      	ldr	r3, [r3, #32]
 80018d2:	4a57      	ldr	r2, [pc, #348]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80018d4:	f023 0304 	bic.w	r3, r3, #4
 80018d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d015      	beq.n	800190e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e2:	f7ff fb67 	bl	8000fb4 <HAL_GetTick>
 80018e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018e8:	e00a      	b.n	8001900 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ea:	f7ff fb63 	bl	8000fb4 <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d901      	bls.n	8001900 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e0b1      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001900:	4b4b      	ldr	r3, [pc, #300]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001902:	6a1b      	ldr	r3, [r3, #32]
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d0ee      	beq.n	80018ea <HAL_RCC_OscConfig+0x37e>
 800190c:	e014      	b.n	8001938 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800190e:	f7ff fb51 	bl	8000fb4 <HAL_GetTick>
 8001912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001914:	e00a      	b.n	800192c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001916:	f7ff fb4d 	bl	8000fb4 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	f241 3288 	movw	r2, #5000	; 0x1388
 8001924:	4293      	cmp	r3, r2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e09b      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800192c:	4b40      	ldr	r3, [pc, #256]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 800192e:	6a1b      	ldr	r3, [r3, #32]
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1ee      	bne.n	8001916 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001938:	7dfb      	ldrb	r3, [r7, #23]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d105      	bne.n	800194a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800193e:	4b3c      	ldr	r3, [pc, #240]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	4a3b      	ldr	r2, [pc, #236]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001944:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001948:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 8087 	beq.w	8001a62 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001954:	4b36      	ldr	r3, [pc, #216]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 030c 	and.w	r3, r3, #12
 800195c:	2b08      	cmp	r3, #8
 800195e:	d061      	beq.n	8001a24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	69db      	ldr	r3, [r3, #28]
 8001964:	2b02      	cmp	r3, #2
 8001966:	d146      	bne.n	80019f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001968:	4b33      	ldr	r3, [pc, #204]	; (8001a38 <HAL_RCC_OscConfig+0x4cc>)
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196e:	f7ff fb21 	bl	8000fb4 <HAL_GetTick>
 8001972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001974:	e008      	b.n	8001988 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001976:	f7ff fb1d 	bl	8000fb4 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b02      	cmp	r3, #2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e06d      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001988:	4b29      	ldr	r3, [pc, #164]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1f0      	bne.n	8001976 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800199c:	d108      	bne.n	80019b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800199e:	4b24      	ldr	r3, [pc, #144]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	4921      	ldr	r1, [pc, #132]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019b0:	4b1f      	ldr	r3, [pc, #124]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a19      	ldr	r1, [r3, #32]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c0:	430b      	orrs	r3, r1
 80019c2:	491b      	ldr	r1, [pc, #108]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80019c4:	4313      	orrs	r3, r2
 80019c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019c8:	4b1b      	ldr	r3, [pc, #108]	; (8001a38 <HAL_RCC_OscConfig+0x4cc>)
 80019ca:	2201      	movs	r2, #1
 80019cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ce:	f7ff faf1 	bl	8000fb4 <HAL_GetTick>
 80019d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d6:	f7ff faed 	bl	8000fb4 <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e03d      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019e8:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d0f0      	beq.n	80019d6 <HAL_RCC_OscConfig+0x46a>
 80019f4:	e035      	b.n	8001a62 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <HAL_RCC_OscConfig+0x4cc>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019fc:	f7ff fada 	bl	8000fb4 <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a04:	f7ff fad6 	bl	8000fb4 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e026      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a16:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <HAL_RCC_OscConfig+0x4c4>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1f0      	bne.n	8001a04 <HAL_RCC_OscConfig+0x498>
 8001a22:	e01e      	b.n	8001a62 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	69db      	ldr	r3, [r3, #28]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d107      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e019      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40007000 	.word	0x40007000
 8001a38:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a3c:	4b0b      	ldr	r3, [pc, #44]	; (8001a6c <HAL_RCC_OscConfig+0x500>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a1b      	ldr	r3, [r3, #32]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d106      	bne.n	8001a5e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d001      	beq.n	8001a62 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e000      	b.n	8001a64 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3718      	adds	r7, #24
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40021000 	.word	0x40021000

08001a70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d101      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e0d0      	b.n	8001c26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a84:	4b6a      	ldr	r3, [pc, #424]	; (8001c30 <HAL_RCC_ClockConfig+0x1c0>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0307 	and.w	r3, r3, #7
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d910      	bls.n	8001ab4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a92:	4b67      	ldr	r3, [pc, #412]	; (8001c30 <HAL_RCC_ClockConfig+0x1c0>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f023 0207 	bic.w	r2, r3, #7
 8001a9a:	4965      	ldr	r1, [pc, #404]	; (8001c30 <HAL_RCC_ClockConfig+0x1c0>)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aa2:	4b63      	ldr	r3, [pc, #396]	; (8001c30 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	683a      	ldr	r2, [r7, #0]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d001      	beq.n	8001ab4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e0b8      	b.n	8001c26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d020      	beq.n	8001b02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d005      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001acc:	4b59      	ldr	r3, [pc, #356]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	4a58      	ldr	r2, [pc, #352]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ad6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0308 	and.w	r3, r3, #8
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d005      	beq.n	8001af0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ae4:	4b53      	ldr	r3, [pc, #332]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	4a52      	ldr	r2, [pc, #328]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001aea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001aee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001af0:	4b50      	ldr	r3, [pc, #320]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	494d      	ldr	r1, [pc, #308]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d040      	beq.n	8001b90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d107      	bne.n	8001b26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b16:	4b47      	ldr	r3, [pc, #284]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d115      	bne.n	8001b4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e07f      	b.n	8001c26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d107      	bne.n	8001b3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b2e:	4b41      	ldr	r3, [pc, #260]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d109      	bne.n	8001b4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e073      	b.n	8001c26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b3e:	4b3d      	ldr	r3, [pc, #244]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e06b      	b.n	8001c26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b4e:	4b39      	ldr	r3, [pc, #228]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f023 0203 	bic.w	r2, r3, #3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	4936      	ldr	r1, [pc, #216]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b60:	f7ff fa28 	bl	8000fb4 <HAL_GetTick>
 8001b64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b66:	e00a      	b.n	8001b7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b68:	f7ff fa24 	bl	8000fb4 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e053      	b.n	8001c26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b7e:	4b2d      	ldr	r3, [pc, #180]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f003 020c 	and.w	r2, r3, #12
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d1eb      	bne.n	8001b68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b90:	4b27      	ldr	r3, [pc, #156]	; (8001c30 <HAL_RCC_ClockConfig+0x1c0>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0307 	and.w	r3, r3, #7
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d210      	bcs.n	8001bc0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b9e:	4b24      	ldr	r3, [pc, #144]	; (8001c30 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f023 0207 	bic.w	r2, r3, #7
 8001ba6:	4922      	ldr	r1, [pc, #136]	; (8001c30 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bae:	4b20      	ldr	r3, [pc, #128]	; (8001c30 <HAL_RCC_ClockConfig+0x1c0>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d001      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e032      	b.n	8001c26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d008      	beq.n	8001bde <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bcc:	4b19      	ldr	r3, [pc, #100]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	4916      	ldr	r1, [pc, #88]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0308 	and.w	r3, r3, #8
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d009      	beq.n	8001bfe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001bea:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	00db      	lsls	r3, r3, #3
 8001bf8:	490e      	ldr	r1, [pc, #56]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bfe:	f000 f821 	bl	8001c44 <HAL_RCC_GetSysClockFreq>
 8001c02:	4602      	mov	r2, r0
 8001c04:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <HAL_RCC_ClockConfig+0x1c4>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	091b      	lsrs	r3, r3, #4
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	490a      	ldr	r1, [pc, #40]	; (8001c38 <HAL_RCC_ClockConfig+0x1c8>)
 8001c10:	5ccb      	ldrb	r3, [r1, r3]
 8001c12:	fa22 f303 	lsr.w	r3, r2, r3
 8001c16:	4a09      	ldr	r2, [pc, #36]	; (8001c3c <HAL_RCC_ClockConfig+0x1cc>)
 8001c18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c1a:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <HAL_RCC_ClockConfig+0x1d0>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff f986 	bl	8000f30 <HAL_InitTick>

  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40022000 	.word	0x40022000
 8001c34:	40021000 	.word	0x40021000
 8001c38:	0800262c 	.word	0x0800262c
 8001c3c:	20000034 	.word	0x20000034
 8001c40:	20000038 	.word	0x20000038

08001c44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c44:	b490      	push	{r4, r7}
 8001c46:	b08a      	sub	sp, #40	; 0x28
 8001c48:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c4a:	4b29      	ldr	r3, [pc, #164]	; (8001cf0 <HAL_RCC_GetSysClockFreq+0xac>)
 8001c4c:	1d3c      	adds	r4, r7, #4
 8001c4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c54:	f240 2301 	movw	r3, #513	; 0x201
 8001c58:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61bb      	str	r3, [r7, #24]
 8001c62:	2300      	movs	r3, #0
 8001c64:	627b      	str	r3, [r7, #36]	; 0x24
 8001c66:	2300      	movs	r3, #0
 8001c68:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c6e:	4b21      	ldr	r3, [pc, #132]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	f003 030c 	and.w	r3, r3, #12
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	d002      	beq.n	8001c84 <HAL_RCC_GetSysClockFreq+0x40>
 8001c7e:	2b08      	cmp	r3, #8
 8001c80:	d003      	beq.n	8001c8a <HAL_RCC_GetSysClockFreq+0x46>
 8001c82:	e02b      	b.n	8001cdc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c84:	4b1c      	ldr	r3, [pc, #112]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001c86:	623b      	str	r3, [r7, #32]
      break;
 8001c88:	e02b      	b.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	0c9b      	lsrs	r3, r3, #18
 8001c8e:	f003 030f 	and.w	r3, r3, #15
 8001c92:	3328      	adds	r3, #40	; 0x28
 8001c94:	443b      	add	r3, r7
 8001c96:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c9a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d012      	beq.n	8001ccc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ca6:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	0c5b      	lsrs	r3, r3, #17
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	3328      	adds	r3, #40	; 0x28
 8001cb2:	443b      	add	r3, r7
 8001cb4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001cb8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	4a0e      	ldr	r2, [pc, #56]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001cbe:	fb03 f202 	mul.w	r2, r3, r2
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cca:	e004      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	4a0b      	ldr	r2, [pc, #44]	; (8001cfc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cd0:	fb02 f303 	mul.w	r3, r2, r3
 8001cd4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd8:	623b      	str	r3, [r7, #32]
      break;
 8001cda:	e002      	b.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001cdc:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001cde:	623b      	str	r3, [r7, #32]
      break;
 8001ce0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ce2:	6a3b      	ldr	r3, [r7, #32]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3728      	adds	r7, #40	; 0x28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc90      	pop	{r4, r7}
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	0800261c 	.word	0x0800261c
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	007a1200 	.word	0x007a1200
 8001cfc:	003d0900 	.word	0x003d0900

08001d00 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d08:	4b0a      	ldr	r3, [pc, #40]	; (8001d34 <RCC_Delay+0x34>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a0a      	ldr	r2, [pc, #40]	; (8001d38 <RCC_Delay+0x38>)
 8001d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d12:	0a5b      	lsrs	r3, r3, #9
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d1c:	bf00      	nop
  }
  while (Delay --);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	1e5a      	subs	r2, r3, #1
 8001d22:	60fa      	str	r2, [r7, #12]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d1f9      	bne.n	8001d1c <RCC_Delay+0x1c>
}
 8001d28:	bf00      	nop
 8001d2a:	bf00      	nop
 8001d2c:	3714      	adds	r7, #20
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr
 8001d34:	20000034 	.word	0x20000034
 8001d38:	10624dd3 	.word	0x10624dd3

08001d3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d101      	bne.n	8001d4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e041      	b.n	8001dd2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d106      	bne.n	8001d68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7ff f84c 	bl	8000e00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3304      	adds	r3, #4
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	f000 fa6a 	bl	8002254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
	...

08001ddc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d001      	beq.n	8001df4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e035      	b.n	8001e60 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2202      	movs	r2, #2
 8001df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0201 	orr.w	r2, r2, #1
 8001e0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a16      	ldr	r2, [pc, #88]	; (8001e6c <HAL_TIM_Base_Start_IT+0x90>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d009      	beq.n	8001e2a <HAL_TIM_Base_Start_IT+0x4e>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e1e:	d004      	beq.n	8001e2a <HAL_TIM_Base_Start_IT+0x4e>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a12      	ldr	r2, [pc, #72]	; (8001e70 <HAL_TIM_Base_Start_IT+0x94>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d111      	bne.n	8001e4e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2b06      	cmp	r3, #6
 8001e3a:	d010      	beq.n	8001e5e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 0201 	orr.w	r2, r2, #1
 8001e4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e4c:	e007      	b.n	8001e5e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f042 0201 	orr.w	r2, r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3714      	adds	r7, #20
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40012c00 	.word	0x40012c00
 8001e70:	40000400 	.word	0x40000400

08001e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d122      	bne.n	8001ed0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d11b      	bne.n	8001ed0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f06f 0202 	mvn.w	r2, #2
 8001ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	f003 0303 	and.w	r3, r3, #3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f9b1 	bl	800221e <HAL_TIM_IC_CaptureCallback>
 8001ebc:	e005      	b.n	8001eca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 f9a4 	bl	800220c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f000 f9b3 	bl	8002230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	f003 0304 	and.w	r3, r3, #4
 8001eda:	2b04      	cmp	r3, #4
 8001edc:	d122      	bne.n	8001f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b04      	cmp	r3, #4
 8001eea:	d11b      	bne.n	8001f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f06f 0204 	mvn.w	r2, #4
 8001ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2202      	movs	r2, #2
 8001efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f987 	bl	800221e <HAL_TIM_IC_CaptureCallback>
 8001f10:	e005      	b.n	8001f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f97a 	bl	800220c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f989 	bl	8002230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	691b      	ldr	r3, [r3, #16]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b08      	cmp	r3, #8
 8001f30:	d122      	bne.n	8001f78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	f003 0308 	and.w	r3, r3, #8
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d11b      	bne.n	8001f78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f06f 0208 	mvn.w	r2, #8
 8001f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2204      	movs	r2, #4
 8001f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f95d 	bl	800221e <HAL_TIM_IC_CaptureCallback>
 8001f64:	e005      	b.n	8001f72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f950 	bl	800220c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 f95f 	bl	8002230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	f003 0310 	and.w	r3, r3, #16
 8001f82:	2b10      	cmp	r3, #16
 8001f84:	d122      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	f003 0310 	and.w	r3, r3, #16
 8001f90:	2b10      	cmp	r3, #16
 8001f92:	d11b      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f06f 0210 	mvn.w	r2, #16
 8001f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2208      	movs	r2, #8
 8001fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f933 	bl	800221e <HAL_TIM_IC_CaptureCallback>
 8001fb8:	e005      	b.n	8001fc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f000 f926 	bl	800220c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 f935 	bl	8002230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d10e      	bne.n	8001ff8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d107      	bne.n	8001ff8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f06f 0201 	mvn.w	r2, #1
 8001ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7fe fe26 	bl	8000c44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002002:	2b80      	cmp	r3, #128	; 0x80
 8002004:	d10e      	bne.n	8002024 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002010:	2b80      	cmp	r3, #128	; 0x80
 8002012:	d107      	bne.n	8002024 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800201c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 fa67 	bl	80024f2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800202e:	2b40      	cmp	r3, #64	; 0x40
 8002030:	d10e      	bne.n	8002050 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800203c:	2b40      	cmp	r3, #64	; 0x40
 800203e:	d107      	bne.n	8002050 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f8f9 	bl	8002242 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	f003 0320 	and.w	r3, r3, #32
 800205a:	2b20      	cmp	r3, #32
 800205c:	d10e      	bne.n	800207c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	f003 0320 	and.w	r3, r3, #32
 8002068:	2b20      	cmp	r3, #32
 800206a:	d107      	bne.n	800207c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f06f 0220 	mvn.w	r2, #32
 8002074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 fa32 	bl	80024e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800207c:	bf00      	nop
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002094:	2b01      	cmp	r3, #1
 8002096:	d101      	bne.n	800209c <HAL_TIM_ConfigClockSource+0x18>
 8002098:	2302      	movs	r3, #2
 800209a:	e0b3      	b.n	8002204 <HAL_TIM_ConfigClockSource+0x180>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2202      	movs	r2, #2
 80020a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80020ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80020c2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020d4:	d03e      	beq.n	8002154 <HAL_TIM_ConfigClockSource+0xd0>
 80020d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020da:	f200 8087 	bhi.w	80021ec <HAL_TIM_ConfigClockSource+0x168>
 80020de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020e2:	f000 8085 	beq.w	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
 80020e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020ea:	d87f      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x168>
 80020ec:	2b70      	cmp	r3, #112	; 0x70
 80020ee:	d01a      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0xa2>
 80020f0:	2b70      	cmp	r3, #112	; 0x70
 80020f2:	d87b      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x168>
 80020f4:	2b60      	cmp	r3, #96	; 0x60
 80020f6:	d050      	beq.n	800219a <HAL_TIM_ConfigClockSource+0x116>
 80020f8:	2b60      	cmp	r3, #96	; 0x60
 80020fa:	d877      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x168>
 80020fc:	2b50      	cmp	r3, #80	; 0x50
 80020fe:	d03c      	beq.n	800217a <HAL_TIM_ConfigClockSource+0xf6>
 8002100:	2b50      	cmp	r3, #80	; 0x50
 8002102:	d873      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x168>
 8002104:	2b40      	cmp	r3, #64	; 0x40
 8002106:	d058      	beq.n	80021ba <HAL_TIM_ConfigClockSource+0x136>
 8002108:	2b40      	cmp	r3, #64	; 0x40
 800210a:	d86f      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x168>
 800210c:	2b30      	cmp	r3, #48	; 0x30
 800210e:	d064      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x156>
 8002110:	2b30      	cmp	r3, #48	; 0x30
 8002112:	d86b      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x168>
 8002114:	2b20      	cmp	r3, #32
 8002116:	d060      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x156>
 8002118:	2b20      	cmp	r3, #32
 800211a:	d867      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x168>
 800211c:	2b00      	cmp	r3, #0
 800211e:	d05c      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x156>
 8002120:	2b10      	cmp	r3, #16
 8002122:	d05a      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002124:	e062      	b.n	80021ec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6818      	ldr	r0, [r3, #0]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	6899      	ldr	r1, [r3, #8]
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685a      	ldr	r2, [r3, #4]
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	f000 f95c 	bl	80023f2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002148:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	609a      	str	r2, [r3, #8]
      break;
 8002152:	e04e      	b.n	80021f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6818      	ldr	r0, [r3, #0]
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	6899      	ldr	r1, [r3, #8]
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	f000 f945 	bl	80023f2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002176:	609a      	str	r2, [r3, #8]
      break;
 8002178:	e03b      	b.n	80021f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	6859      	ldr	r1, [r3, #4]
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	461a      	mov	r2, r3
 8002188:	f000 f8bc 	bl	8002304 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2150      	movs	r1, #80	; 0x50
 8002192:	4618      	mov	r0, r3
 8002194:	f000 f913 	bl	80023be <TIM_ITRx_SetConfig>
      break;
 8002198:	e02b      	b.n	80021f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6818      	ldr	r0, [r3, #0]
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	6859      	ldr	r1, [r3, #4]
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	461a      	mov	r2, r3
 80021a8:	f000 f8da 	bl	8002360 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2160      	movs	r1, #96	; 0x60
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 f903 	bl	80023be <TIM_ITRx_SetConfig>
      break;
 80021b8:	e01b      	b.n	80021f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6818      	ldr	r0, [r3, #0]
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	6859      	ldr	r1, [r3, #4]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	461a      	mov	r2, r3
 80021c8:	f000 f89c 	bl	8002304 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2140      	movs	r1, #64	; 0x40
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 f8f3 	bl	80023be <TIM_ITRx_SetConfig>
      break;
 80021d8:	e00b      	b.n	80021f2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4619      	mov	r1, r3
 80021e4:	4610      	mov	r0, r2
 80021e6:	f000 f8ea 	bl	80023be <TIM_ITRx_SetConfig>
        break;
 80021ea:	e002      	b.n	80021f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80021ec:	bf00      	nop
 80021ee:	e000      	b.n	80021f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80021f0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	bc80      	pop	{r7}
 800221c:	4770      	bx	lr

0800221e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800221e:	b480      	push	{r7}
 8002220:	b083      	sub	sp, #12
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr

08002230 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr

08002242 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr

08002254 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a25      	ldr	r2, [pc, #148]	; (80022fc <TIM_Base_SetConfig+0xa8>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d007      	beq.n	800227c <TIM_Base_SetConfig+0x28>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002272:	d003      	beq.n	800227c <TIM_Base_SetConfig+0x28>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a22      	ldr	r2, [pc, #136]	; (8002300 <TIM_Base_SetConfig+0xac>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d108      	bne.n	800228e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4313      	orrs	r3, r2
 800228c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a1a      	ldr	r2, [pc, #104]	; (80022fc <TIM_Base_SetConfig+0xa8>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d007      	beq.n	80022a6 <TIM_Base_SetConfig+0x52>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800229c:	d003      	beq.n	80022a6 <TIM_Base_SetConfig+0x52>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a17      	ldr	r2, [pc, #92]	; (8002300 <TIM_Base_SetConfig+0xac>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d108      	bne.n	80022b8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a07      	ldr	r2, [pc, #28]	; (80022fc <TIM_Base_SetConfig+0xa8>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d103      	bne.n	80022ec <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	691a      	ldr	r2, [r3, #16]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	615a      	str	r2, [r3, #20]
}
 80022f2:	bf00      	nop
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	40012c00 	.word	0x40012c00
 8002300:	40000400 	.word	0x40000400

08002304 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002304:	b480      	push	{r7}
 8002306:	b087      	sub	sp, #28
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	f023 0201 	bic.w	r2, r3, #1
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800232e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	011b      	lsls	r3, r3, #4
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	4313      	orrs	r3, r2
 8002338:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f023 030a 	bic.w	r3, r3, #10
 8002340:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	4313      	orrs	r3, r2
 8002348:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	621a      	str	r2, [r3, #32]
}
 8002356:	bf00      	nop
 8002358:	371c      	adds	r7, #28
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr

08002360 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002360:	b480      	push	{r7}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6a1b      	ldr	r3, [r3, #32]
 8002370:	f023 0210 	bic.w	r2, r3, #16
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6a1b      	ldr	r3, [r3, #32]
 8002382:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800238a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	031b      	lsls	r3, r3, #12
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	4313      	orrs	r3, r2
 8002394:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800239c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	011b      	lsls	r3, r3, #4
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	621a      	str	r2, [r3, #32]
}
 80023b4:	bf00      	nop
 80023b6:	371c      	adds	r7, #28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr

080023be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80023be:	b480      	push	{r7}
 80023c0:	b085      	sub	sp, #20
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
 80023c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	4313      	orrs	r3, r2
 80023dc:	f043 0307 	orr.w	r3, r3, #7
 80023e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	609a      	str	r2, [r3, #8]
}
 80023e8:	bf00      	nop
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b087      	sub	sp, #28
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	60f8      	str	r0, [r7, #12]
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	607a      	str	r2, [r7, #4]
 80023fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800240c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	021a      	lsls	r2, r3, #8
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	431a      	orrs	r2, r3
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	4313      	orrs	r3, r2
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	4313      	orrs	r3, r2
 800241e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	609a      	str	r2, [r3, #8]
}
 8002426:	bf00      	nop
 8002428:	371c      	adds	r7, #28
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr

08002430 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002440:	2b01      	cmp	r3, #1
 8002442:	d101      	bne.n	8002448 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002444:	2302      	movs	r3, #2
 8002446:	e041      	b.n	80024cc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2202      	movs	r2, #2
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800246e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68fa      	ldr	r2, [r7, #12]
 8002476:	4313      	orrs	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a14      	ldr	r2, [pc, #80]	; (80024d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d009      	beq.n	80024a0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002494:	d004      	beq.n	80024a0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a10      	ldr	r2, [pc, #64]	; (80024dc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d10c      	bne.n	80024ba <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	68ba      	ldr	r2, [r7, #8]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3714      	adds	r7, #20
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	40012c00 	.word	0x40012c00
 80024dc:	40000400 	.word	0x40000400

080024e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr

080024f2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024f2:	b480      	push	{r7}
 80024f4:	b083      	sub	sp, #12
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr

08002504 <__libc_init_array>:
 8002504:	b570      	push	{r4, r5, r6, lr}
 8002506:	2600      	movs	r6, #0
 8002508:	4d0c      	ldr	r5, [pc, #48]	; (800253c <__libc_init_array+0x38>)
 800250a:	4c0d      	ldr	r4, [pc, #52]	; (8002540 <__libc_init_array+0x3c>)
 800250c:	1b64      	subs	r4, r4, r5
 800250e:	10a4      	asrs	r4, r4, #2
 8002510:	42a6      	cmp	r6, r4
 8002512:	d109      	bne.n	8002528 <__libc_init_array+0x24>
 8002514:	f000 f822 	bl	800255c <_init>
 8002518:	2600      	movs	r6, #0
 800251a:	4d0a      	ldr	r5, [pc, #40]	; (8002544 <__libc_init_array+0x40>)
 800251c:	4c0a      	ldr	r4, [pc, #40]	; (8002548 <__libc_init_array+0x44>)
 800251e:	1b64      	subs	r4, r4, r5
 8002520:	10a4      	asrs	r4, r4, #2
 8002522:	42a6      	cmp	r6, r4
 8002524:	d105      	bne.n	8002532 <__libc_init_array+0x2e>
 8002526:	bd70      	pop	{r4, r5, r6, pc}
 8002528:	f855 3b04 	ldr.w	r3, [r5], #4
 800252c:	4798      	blx	r3
 800252e:	3601      	adds	r6, #1
 8002530:	e7ee      	b.n	8002510 <__libc_init_array+0xc>
 8002532:	f855 3b04 	ldr.w	r3, [r5], #4
 8002536:	4798      	blx	r3
 8002538:	3601      	adds	r6, #1
 800253a:	e7f2      	b.n	8002522 <__libc_init_array+0x1e>
 800253c:	0800263c 	.word	0x0800263c
 8002540:	0800263c 	.word	0x0800263c
 8002544:	0800263c 	.word	0x0800263c
 8002548:	08002640 	.word	0x08002640

0800254c <memset>:
 800254c:	4603      	mov	r3, r0
 800254e:	4402      	add	r2, r0
 8002550:	4293      	cmp	r3, r2
 8002552:	d100      	bne.n	8002556 <memset+0xa>
 8002554:	4770      	bx	lr
 8002556:	f803 1b01 	strb.w	r1, [r3], #1
 800255a:	e7f9      	b.n	8002550 <memset+0x4>

0800255c <_init>:
 800255c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800255e:	bf00      	nop
 8002560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002562:	bc08      	pop	{r3}
 8002564:	469e      	mov	lr, r3
 8002566:	4770      	bx	lr

08002568 <_fini>:
 8002568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800256a:	bf00      	nop
 800256c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800256e:	bc08      	pop	{r3}
 8002570:	469e      	mov	lr, r3
 8002572:	4770      	bx	lr
