
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 5.21

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.16    0.32    0.24    0.44 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.32    0.00    0.44 ^ credit_count[4]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.04    0.04   library removal time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: mem[0][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[0][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.09    0.39    0.39 v mem[0][7]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         mem[0][7] (net)
                  0.09    0.00    0.39 v _689_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.16    0.12    0.51 ^ _689_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _351_ (net)
                  0.16    0.00    0.51 ^ _706_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.07    0.06    0.57 v _706_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _017_ (net)
                  0.07    0.00    0.57 v data_out[7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  0.57   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: credit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.16    0.32    0.24    0.44 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.32    0.00    0.44 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    15    0.23    0.23    0.23    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.67 ^ credit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ credit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)


Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.07    0.30    0.56    0.56 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         read_ptr[2] (net)
                  0.30    0.00    0.56 ^ _495_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     9    0.16    0.22    0.17    0.73 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _176_ (net)
                  0.22    0.00    0.73 v _496_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.24    0.97 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _431_ (net)
                  0.18    0.00    0.97 v _908_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.27    0.46    1.43 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _433_ (net)
                  0.27    0.00    1.43 ^ _476_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.06    0.17    0.34    1.77 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         net30 (net)
                  0.17    0.00    1.77 v _477_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.02    0.25    0.20    1.97 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _163_ (net)
                  0.25    0.00    1.97 ^ _482_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.07    0.27    0.30    2.27 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _167_ (net)
                  0.27    0.00    2.27 ^ _487_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.11    0.12    0.20    2.47 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _171_ (net)
                  0.12    0.00    2.47 ^ _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.08    0.32    0.38    2.85 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _436_ (net)
                  0.32    0.00    2.85 ^ _909_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.28    0.34    3.19 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _429_ (net)
                  0.28    0.00    3.19 ^ _922_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.16    0.38    3.57 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _463_ (net)
                  0.16    0.00    3.57 v _517_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.27    0.19    3.76 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _187_ (net)
                  0.27    0.00    3.76 ^ _519_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.15    0.10    3.87 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _189_ (net)
                  0.15    0.00    3.87 v _520_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.23    4.09 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _190_ (net)
                  0.09    0.00    4.09 v _521_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.21    4.30 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _191_ (net)
                  0.09    0.00    4.30 v _522_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.31    4.62 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _009_ (net)
                  0.07    0.00    4.62 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  4.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -4.62   data arrival time
-----------------------------------------------------------------------------
                                  5.21   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: credit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.16    0.32    0.24    0.44 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.32    0.00    0.44 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    15    0.23    0.23    0.23    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.67 ^ credit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ credit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)


Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.07    0.30    0.56    0.56 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         read_ptr[2] (net)
                  0.30    0.00    0.56 ^ _495_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     9    0.16    0.22    0.17    0.73 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _176_ (net)
                  0.22    0.00    0.73 v _496_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.24    0.97 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _431_ (net)
                  0.18    0.00    0.97 v _908_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.27    0.46    1.43 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _433_ (net)
                  0.27    0.00    1.43 ^ _476_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.06    0.17    0.34    1.77 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         net30 (net)
                  0.17    0.00    1.77 v _477_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.02    0.25    0.20    1.97 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _163_ (net)
                  0.25    0.00    1.97 ^ _482_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.07    0.27    0.30    2.27 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _167_ (net)
                  0.27    0.00    2.27 ^ _487_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.11    0.12    0.20    2.47 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _171_ (net)
                  0.12    0.00    2.47 ^ _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.08    0.32    0.38    2.85 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _436_ (net)
                  0.32    0.00    2.85 ^ _909_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.28    0.34    3.19 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _429_ (net)
                  0.28    0.00    3.19 ^ _922_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.16    0.38    3.57 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _463_ (net)
                  0.16    0.00    3.57 v _517_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.27    0.19    3.76 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _187_ (net)
                  0.27    0.00    3.76 ^ _519_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.15    0.10    3.87 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _189_ (net)
                  0.15    0.00    3.87 v _520_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.23    4.09 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _190_ (net)
                  0.09    0.00    4.09 v _521_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.21    4.30 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _191_ (net)
                  0.09    0.00    4.30 v _522_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.31    4.62 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _009_ (net)
                  0.07    0.00    4.62 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  4.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -4.62   data arrival time
-----------------------------------------------------------------------------
                                  5.21   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.2756903171539307

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8127

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2726649343967438

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9341

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    0.56 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.17    0.73 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
   0.24    0.97 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.46    1.43 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.34    1.77 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.20    1.97 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
   0.30    2.27 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.20    2.47 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.38    2.85 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.34    3.19 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.38    3.57 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.19    3.76 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.10    3.87 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.23    4.09 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.21    4.30 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.31    4.62 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    4.62 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           4.62   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
  -0.17    9.83   library setup time
           9.83   data required time
---------------------------------------------------------
           9.83   data required time
          -4.62   data arrival time
---------------------------------------------------------
           5.21   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[0][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[0][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.39    0.39 v mem[0][7]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    0.51 ^ _689_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.06    0.57 v _706_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    0.57 v data_out[7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           0.57   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ data_out[7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.57   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
4.6172

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
5.2145

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
112.936412

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.71e-02   8.42e-03   9.03e-08   3.56e-02  35.3%
Combinational          4.26e-02   2.25e-02   1.29e-07   6.52e-02  64.7%
Clock                  0.00e+00   0.00e+00   3.87e-07   3.87e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.98e-02   3.09e-02   6.06e-07   1.01e-01 100.0%
                          69.3%      30.7%       0.0%
