<stg><name>equalizer</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="2" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="2" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="3" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="14" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="25" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="26" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="27" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="34" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="43" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="43" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="p_4_0_0_0112_phi" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="45" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="45" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %tmp_out_data_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_data_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %tmp_out_keep_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %tmp_out_strb_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %tmp_out_user_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_user_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32">
<![CDATA[
entry:4 %tmp_out_id_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_id_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %tmp_out_dest_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %state = alloca i32 1

]]></Node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:7 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="62">
<![CDATA[
entry:31 %sext_ln72 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln72"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln72

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %store_ln26 = store i32 0, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
entry:34 %br_ln26 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
while.body:0 %tmp_out_data_V_1 = load i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="tmp_out_data_V_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4">
<![CDATA[
while.body:1 %tmp_out_keep_V_1 = load i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4">
<![CDATA[
while.body:2 %tmp_out_strb_V_1 = load i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1">
<![CDATA[
while.body:3 %tmp_out_user_V_1 = load i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="tmp_out_user_V_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1">
<![CDATA[
while.body:4 %tmp_out_id_V_1 = load i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="tmp_out_id_V_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1">
<![CDATA[
while.body:5 %tmp_out_dest_V_1 = load i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body:6 %state_2 = load i32 %state

]]></Node>
<StgValue><ssdm name="state_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:7 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
while.body:8 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="44">
<![CDATA[
while.body:9 %tmp_data_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="44">
<![CDATA[
while.body:10 %tmp_keep_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="44">
<![CDATA[
while.body:11 %tmp_strb_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="44">
<![CDATA[
while.body:12 %tmp_user_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="44">
<![CDATA[
while.body:13 %tmp_last_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="44">
<![CDATA[
while.body:14 %tmp_id_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="44">
<![CDATA[
while.body:15 %tmp_dest_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
while.body:16 %switch_ln29 = switch i32 %state_2, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %for.inc.preheader, i32 4096, void %for.inc24.preheader

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.preheader:0 %br_ln66 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:0 %br_ln39 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.inc24:0 %i = phi i6 %add_ln66, void %for.inc24.split, i6 32, void %for.inc24.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:1 %accumulate = phi i32 %accumulate_2, void %for.inc24.split, i32 0, void %for.inc24.preheader

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="6">
<![CDATA[
for.inc24:2 %zext_ln66 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc24:3 %icmp_ln66 = icmp_eq  i6 %i, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc24:4 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc24:5 %br_ln66 = br i1 %icmp_ln66, void %for.inc24.split, void %for.end26

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc24.split:1 %add_ln66 = add i6 %i, i6 63

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
for.inc24.split:2 %zext_ln68 = zext i6 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:3 %signal_shift_reg_addr = getelementptr i32 %signal_shift_reg, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="signal_shift_reg_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:4 %signal_shift_reg_load = load i6 %signal_shift_reg_addr

]]></Node>
<StgValue><ssdm name="signal_shift_reg_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc24.split:7 %shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
for.inc24.split:8 %zext_ln69 = zext i8 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24.split:9 %add_ln69 = add i64 %zext_ln69, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24.split:10 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="62">
<![CDATA[
for.inc24.split:11 %sext_ln69 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln69"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24.split:12 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln69

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:4 %signal_shift_reg_load = load i6 %signal_shift_reg_addr

]]></Node>
<StgValue><ssdm name="signal_shift_reg_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:5 %signal_shift_reg_addr_1 = getelementptr i32 %signal_shift_reg, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="signal_shift_reg_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc24.split:6 %store_ln68 = store i32 %signal_shift_reg_load, i6 %signal_shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.split:13 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.split:13 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.split:13 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.split:13 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.split:13 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.split:13 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.split:13 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="127" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24.split:14 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.split:15 %mul_ln69 = mul i32 %gmem_addr_2_read, i32 %signal_shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.split:15 %mul_ln69 = mul i32 %gmem_addr_2_read, i32 %signal_shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc24.split:0 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.split:16 %accumulate_2 = add i32 %mul_ln69, i32 %accumulate

]]></Node>
<StgValue><ssdm name="accumulate_2"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.split:17 %br_ln66 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="133" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end26:0 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end26:4 %store_ln73 = store i32 %tmp_data_V, i32 0

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="135" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end26:0 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="136" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end26:0 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="137" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end26:0 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="138" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end26:0 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="139" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end26:0 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end26:0 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="141" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end26:1 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="142" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end26:2 %mul_ln72 = mul i32 %gmem_addr_read, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="143" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end26:2 %mul_ln72 = mul i32 %gmem_addr_read, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="144" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end26:3 %accumulate_3 = add i32 %mul_ln72, i32 %accumulate

]]></Node>
<StgValue><ssdm name="accumulate_3"/></StgValue>
</operation>

<operation id="145" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end26:5 %br_ln83 = br i1 %tmp_last_V, void %if.end44, void %for.end26.sw.epilog_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="146" st_id="25" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
if.end44:0 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_3, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="147" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end44:1 %store_ln94 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="148" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end44:2 %store_ln94 = store i1 %tmp_id_V, i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="149" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end44:3 %store_ln94 = store i1 %tmp_user_V, i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="150" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end44:4 %store_ln94 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="151" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end44:5 %store_ln94 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="152" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end44:6 %store_ln94 = store i32 %accumulate_3, i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="153" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end26.sw.epilog_crit_edge:0 %store_ln83 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="154" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end26.sw.epilog_crit_edge:1 %store_ln83 = store i1 %tmp_id_V, i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="155" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end26.sw.epilog_crit_edge:2 %store_ln83 = store i1 %tmp_user_V, i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="156" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26.sw.epilog_crit_edge:3 %store_ln83 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="157" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.end26.sw.epilog_crit_edge:4 %store_ln83 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="158" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end26.sw.epilog_crit_edge:5 %store_ln83 = store i32 %accumulate_3, i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="159" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
for.end26.sw.epilog_crit_edge:6 %br_ln83 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="160" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
sw.epilog:0 %tmp_last_V_1 = phi i1 %tmp_last_V, void %while.body, i1 1, void %for.end26.sw.epilog_crit_edge

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="161" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
sw.epilog:1 %state_1 = phi i32 %state_2, void %while.body, i32 4096, void %for.end26.sw.epilog_crit_edge

]]></Node>
<StgValue><ssdm name="state_1"/></StgValue>
</operation>

<operation id="162" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sw.epilog:2 %tmp_out_data_V_4 = load i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="tmp_out_data_V_4"/></StgValue>
</operation>

<operation id="163" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
sw.epilog:3 %tmp_out_keep_V_4 = load i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V_4"/></StgValue>
</operation>

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
sw.epilog:4 %tmp_out_strb_V_4 = load i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V_4"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.epilog:5 %tmp_out_user_V_4 = load i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="tmp_out_user_V_4"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.epilog:6 %tmp_out_id_V_4 = load i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="tmp_out_id_V_4"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.epilog:7 %tmp_out_dest_V_4 = load i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V_4"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog:8 %br_ln94 = br i1 %tmp_last_V_1, void %if.end50, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
while.end:0 %tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %for.end, i1 %tmp_out_dest_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
while.end:1 %tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %for.end, i1 %tmp_out_id_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
while.end:2 %tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %for.end, i1 %tmp_out_user_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
while.end:3 %tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %for.end, i4 %tmp_out_strb_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
while.end:4 %tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %for.end, i4 %tmp_out_keep_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.end:5 %tmp_data_V_4 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %for.end, i32 %tmp_out_data_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
while.end:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
if.end44:0 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_3, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
if.end44:7 %br_ln94 = br void %if.end50

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end50:0 %state_3241 = phi i32 4096, void %if.end44, i32 %select_ln17, void %sw.bb, i32 %select_ln17_1, void %for.end, i32 %state_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="state_3241"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end50:1 %store_ln26 = store i32 %state_3241, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_2" val="17"/>
<literal name="p_4_0_0_0112_phi" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
if.end50:2 %br_ln26 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="181" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.inc:0 %j = phi i6 %add_ln39, void %for.inc.split, i6 32, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %tmp_data_V_1 = phi i32 %tmp_data_V_2, void %for.inc.split, i32 %tmp_data_V, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="183" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:2 %p_4_0_0_0112_phi = phi i1 %tmp_last_V_2, void %for.inc.split, i1 0, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="p_4_0_0_0112_phi"/></StgValue>
</operation>

<operation id="184" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:3 %icmp_ln39 = icmp_eq  i6 %j, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="185" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="186" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln39 = br i1 %icmp_ln39, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.split:1 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %j, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:2 %zext_ln40 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="189" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %add_ln40 = add i64 %zext_ln40, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="62">
<![CDATA[
for.inc.split:5 %sext_ln40 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln40

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:13 %add_ln39 = add i6 %j, i6 63

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="194" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="195" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:8 %write_ln40 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_1, i32 %tmp_data_V_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="196" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="197" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="198" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="199" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="200" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="201" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="202" st_id="34" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
for.inc.split:10 %empty_21 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="203" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="44">
<![CDATA[
for.inc.split:11 %tmp_data_V_2 = extractvalue i44 %empty_21

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="204" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="44">
<![CDATA[
for.inc.split:12 %tmp_last_V_2 = extractvalue i44 %empty_21

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="205" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:14 %br_ln39 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="206" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:0 %icmp_ln45 = icmp_eq  i32 %tmp_data_V_1, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">
</state>

<state id="37" st_id="37">
</state>

<state id="38" st_id="38">
</state>

<state id="39" st_id="39">
</state>

<state id="40" st_id="40">
</state>

<state id="41" st_id="41">
</state>

<state id="42" st_id="42">
</state>

<state id="43" st_id="43">

<operation id="207" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:1 %select_ln17_1 = select i1 %icmp_ln45, i32 4096, i32 17

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="208" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:2 %br_ln94 = br i1 %p_4_0_0_0112_phi, void %if.end50, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="209" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:0 %icmp_ln31 = icmp_eq  i32 %tmp_data_V, i32 48879

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="210" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb:1 %select_ln17 = select i1 %icmp_ln31, i32 17, i32 0

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="211" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:2 %br_ln94 = br i1 %tmp_last_V, void %if.end50, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="212" st_id="46" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
while.end:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="213" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0">
<![CDATA[
while.end:7 %ret_ln100 = ret

]]></Node>
<StgValue><ssdm name="ret_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="272" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="273" name="output_r_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</port>
<port id="274" name="output_r_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</port>
<port id="275" name="output_r_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</port>
<port id="276" name="output_r_V_user_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</port>
<port id="277" name="output_r_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</port>
<port id="278" name="output_r_V_id_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</port>
<port id="279" name="output_r_V_dest_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</port>
<port id="280" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
<port id="281" name="input_r_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</port>
<port id="282" name="input_r_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</port>
<port id="283" name="input_r_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</port>
<port id="284" name="input_r_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</port>
<port id="285" name="input_r_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</port>
<port id="286" name="input_r_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</port>
<port id="287" name="input_r_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</port>
<port id="288" name="signal_shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="290" from="StgValue_289" to="tmp_out_data_V" fromId="289" toId="47">
</dataflow>
<dataflow id="291" from="StgValue_289" to="tmp_out_keep_V" fromId="289" toId="48">
</dataflow>
<dataflow id="292" from="StgValue_289" to="tmp_out_strb_V" fromId="289" toId="49">
</dataflow>
<dataflow id="293" from="StgValue_289" to="tmp_out_user_V" fromId="289" toId="50">
</dataflow>
<dataflow id="294" from="StgValue_289" to="tmp_out_id_V" fromId="289" toId="51">
</dataflow>
<dataflow id="295" from="StgValue_289" to="tmp_out_dest_V" fromId="289" toId="52">
</dataflow>
<dataflow id="296" from="StgValue_289" to="state" fromId="289" toId="53">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="297" toId="54">
</dataflow>
<dataflow id="300" from="empty_10" to="spectopmodule_ln3" fromId="299" toId="54">
</dataflow>
<dataflow id="302" from="_ssdm_op_SpecInterface" to="specinterface_ln3" fromId="301" toId="55">
</dataflow>
<dataflow id="304" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="306" from="empty_11" to="specinterface_ln3" fromId="305" toId="55">
</dataflow>
<dataflow id="307" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="308" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="310" from="empty_0" to="specinterface_ln3" fromId="309" toId="55">
</dataflow>
<dataflow id="311" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="312" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="313" from="empty_0" to="specinterface_ln3" fromId="309" toId="55">
</dataflow>
<dataflow id="314" from="empty_0" to="specinterface_ln3" fromId="309" toId="55">
</dataflow>
<dataflow id="315" from="empty_0" to="specinterface_ln3" fromId="309" toId="55">
</dataflow>
<dataflow id="316" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="317" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="318" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="319" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="320" from="empty_0" to="specinterface_ln3" fromId="309" toId="55">
</dataflow>
<dataflow id="321" from="empty_0" to="specinterface_ln3" fromId="309" toId="55">
</dataflow>
<dataflow id="323" from="StgValue_322" to="specinterface_ln3" fromId="322" toId="55">
</dataflow>
<dataflow id="324" from="StgValue_303" to="specinterface_ln3" fromId="303" toId="55">
</dataflow>
<dataflow id="325" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="301" toId="56">
</dataflow>
<dataflow id="326" from="gmem" to="specinterface_ln0" fromId="272" toId="56">
</dataflow>
<dataflow id="328" from="empty" to="specinterface_ln0" fromId="327" toId="56">
</dataflow>
<dataflow id="329" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="56">
</dataflow>
<dataflow id="330" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="56">
</dataflow>
<dataflow id="331" from="empty_0" to="specinterface_ln0" fromId="309" toId="56">
</dataflow>
<dataflow id="332" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="56">
</dataflow>
<dataflow id="334" from="StgValue_333" to="specinterface_ln0" fromId="333" toId="56">
</dataflow>
<dataflow id="336" from="empty_1" to="specinterface_ln0" fromId="335" toId="56">
</dataflow>
<dataflow id="338" from="empty_2" to="specinterface_ln0" fromId="337" toId="56">
</dataflow>
<dataflow id="339" from="empty_0" to="specinterface_ln0" fromId="309" toId="56">
</dataflow>
<dataflow id="341" from="StgValue_340" to="specinterface_ln0" fromId="340" toId="56">
</dataflow>
<dataflow id="342" from="StgValue_340" to="specinterface_ln0" fromId="340" toId="56">
</dataflow>
<dataflow id="343" from="StgValue_340" to="specinterface_ln0" fromId="340" toId="56">
</dataflow>
<dataflow id="344" from="StgValue_340" to="specinterface_ln0" fromId="340" toId="56">
</dataflow>
<dataflow id="345" from="empty_0" to="specinterface_ln0" fromId="309" toId="56">
</dataflow>
<dataflow id="346" from="empty_0" to="specinterface_ln0" fromId="309" toId="56">
</dataflow>
<dataflow id="347" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="56">
</dataflow>
<dataflow id="348" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="56">
</dataflow>
<dataflow id="350" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="57">
</dataflow>
<dataflow id="351" from="gmem" to="specbitsmap_ln0" fromId="272" toId="57">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="301" toId="58">
</dataflow>
<dataflow id="353" from="output_r_V_data_V" to="specinterface_ln0" fromId="273" toId="58">
</dataflow>
<dataflow id="354" from="output_r_V_keep_V" to="specinterface_ln0" fromId="274" toId="58">
</dataflow>
<dataflow id="355" from="output_r_V_strb_V" to="specinterface_ln0" fromId="275" toId="58">
</dataflow>
<dataflow id="356" from="output_r_V_user_V" to="specinterface_ln0" fromId="276" toId="58">
</dataflow>
<dataflow id="357" from="output_r_V_last_V" to="specinterface_ln0" fromId="277" toId="58">
</dataflow>
<dataflow id="358" from="output_r_V_id_V" to="specinterface_ln0" fromId="278" toId="58">
</dataflow>
<dataflow id="359" from="output_r_V_dest_V" to="specinterface_ln0" fromId="279" toId="58">
</dataflow>
<dataflow id="361" from="empty_3" to="specinterface_ln0" fromId="360" toId="58">
</dataflow>
<dataflow id="362" from="StgValue_289" to="specinterface_ln0" fromId="289" toId="58">
</dataflow>
<dataflow id="363" from="StgValue_289" to="specinterface_ln0" fromId="289" toId="58">
</dataflow>
<dataflow id="365" from="empty_4" to="specinterface_ln0" fromId="364" toId="58">
</dataflow>
<dataflow id="366" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="58">
</dataflow>
<dataflow id="367" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="58">
</dataflow>
<dataflow id="368" from="empty_0" to="specinterface_ln0" fromId="309" toId="58">
</dataflow>
<dataflow id="369" from="empty_0" to="specinterface_ln0" fromId="309" toId="58">
</dataflow>
<dataflow id="370" from="empty_0" to="specinterface_ln0" fromId="309" toId="58">
</dataflow>
<dataflow id="371" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="58">
</dataflow>
<dataflow id="372" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="58">
</dataflow>
<dataflow id="373" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="58">
</dataflow>
<dataflow id="374" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="58">
</dataflow>
<dataflow id="375" from="empty_0" to="specinterface_ln0" fromId="309" toId="58">
</dataflow>
<dataflow id="376" from="empty_0" to="specinterface_ln0" fromId="309" toId="58">
</dataflow>
<dataflow id="377" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="58">
</dataflow>
<dataflow id="378" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="58">
</dataflow>
<dataflow id="379" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="59">
</dataflow>
<dataflow id="380" from="output_r_V_data_V" to="specbitsmap_ln0" fromId="273" toId="59">
</dataflow>
<dataflow id="381" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="60">
</dataflow>
<dataflow id="382" from="output_r_V_keep_V" to="specbitsmap_ln0" fromId="274" toId="60">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="61">
</dataflow>
<dataflow id="384" from="output_r_V_strb_V" to="specbitsmap_ln0" fromId="275" toId="61">
</dataflow>
<dataflow id="385" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="62">
</dataflow>
<dataflow id="386" from="output_r_V_user_V" to="specbitsmap_ln0" fromId="276" toId="62">
</dataflow>
<dataflow id="387" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="63">
</dataflow>
<dataflow id="388" from="output_r_V_last_V" to="specbitsmap_ln0" fromId="277" toId="63">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="64">
</dataflow>
<dataflow id="390" from="output_r_V_id_V" to="specbitsmap_ln0" fromId="278" toId="64">
</dataflow>
<dataflow id="391" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="65">
</dataflow>
<dataflow id="392" from="output_r_V_dest_V" to="specbitsmap_ln0" fromId="279" toId="65">
</dataflow>
<dataflow id="393" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="301" toId="66">
</dataflow>
<dataflow id="394" from="coefs" to="specinterface_ln0" fromId="280" toId="66">
</dataflow>
<dataflow id="396" from="empty_5" to="specinterface_ln0" fromId="395" toId="66">
</dataflow>
<dataflow id="397" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="66">
</dataflow>
<dataflow id="398" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="66">
</dataflow>
<dataflow id="399" from="empty_0" to="specinterface_ln0" fromId="309" toId="66">
</dataflow>
<dataflow id="400" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="66">
</dataflow>
<dataflow id="401" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="66">
</dataflow>
<dataflow id="403" from="empty_6" to="specinterface_ln0" fromId="402" toId="66">
</dataflow>
<dataflow id="405" from="empty_7" to="specinterface_ln0" fromId="404" toId="66">
</dataflow>
<dataflow id="406" from="empty_0" to="specinterface_ln0" fromId="309" toId="66">
</dataflow>
<dataflow id="407" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="66">
</dataflow>
<dataflow id="408" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="66">
</dataflow>
<dataflow id="409" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="66">
</dataflow>
<dataflow id="410" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="66">
</dataflow>
<dataflow id="411" from="empty_0" to="specinterface_ln0" fromId="309" toId="66">
</dataflow>
<dataflow id="413" from="empty_8" to="specinterface_ln0" fromId="412" toId="66">
</dataflow>
<dataflow id="414" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="66">
</dataflow>
<dataflow id="415" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="66">
</dataflow>
<dataflow id="416" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="301" toId="67">
</dataflow>
<dataflow id="417" from="coefs" to="specinterface_ln0" fromId="280" toId="67">
</dataflow>
<dataflow id="419" from="empty_9" to="specinterface_ln0" fromId="418" toId="67">
</dataflow>
<dataflow id="420" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="67">
</dataflow>
<dataflow id="421" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="67">
</dataflow>
<dataflow id="422" from="empty_0" to="specinterface_ln0" fromId="309" toId="67">
</dataflow>
<dataflow id="423" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="67">
</dataflow>
<dataflow id="424" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="67">
</dataflow>
<dataflow id="425" from="empty_0" to="specinterface_ln0" fromId="309" toId="67">
</dataflow>
<dataflow id="426" from="empty_0" to="specinterface_ln0" fromId="309" toId="67">
</dataflow>
<dataflow id="427" from="empty_0" to="specinterface_ln0" fromId="309" toId="67">
</dataflow>
<dataflow id="428" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="67">
</dataflow>
<dataflow id="429" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="67">
</dataflow>
<dataflow id="430" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="67">
</dataflow>
<dataflow id="431" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="67">
</dataflow>
<dataflow id="432" from="empty_0" to="specinterface_ln0" fromId="309" toId="67">
</dataflow>
<dataflow id="433" from="empty_8" to="specinterface_ln0" fromId="412" toId="67">
</dataflow>
<dataflow id="434" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="67">
</dataflow>
<dataflow id="435" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="67">
</dataflow>
<dataflow id="436" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="301" toId="68">
</dataflow>
<dataflow id="437" from="input_r_V_data_V" to="specinterface_ln0" fromId="281" toId="68">
</dataflow>
<dataflow id="438" from="input_r_V_keep_V" to="specinterface_ln0" fromId="282" toId="68">
</dataflow>
<dataflow id="439" from="input_r_V_strb_V" to="specinterface_ln0" fromId="283" toId="68">
</dataflow>
<dataflow id="440" from="input_r_V_user_V" to="specinterface_ln0" fromId="284" toId="68">
</dataflow>
<dataflow id="441" from="input_r_V_last_V" to="specinterface_ln0" fromId="285" toId="68">
</dataflow>
<dataflow id="442" from="input_r_V_id_V" to="specinterface_ln0" fromId="286" toId="68">
</dataflow>
<dataflow id="443" from="input_r_V_dest_V" to="specinterface_ln0" fromId="287" toId="68">
</dataflow>
<dataflow id="444" from="empty_3" to="specinterface_ln0" fromId="360" toId="68">
</dataflow>
<dataflow id="445" from="StgValue_289" to="specinterface_ln0" fromId="289" toId="68">
</dataflow>
<dataflow id="446" from="StgValue_289" to="specinterface_ln0" fromId="289" toId="68">
</dataflow>
<dataflow id="447" from="empty_4" to="specinterface_ln0" fromId="364" toId="68">
</dataflow>
<dataflow id="448" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="68">
</dataflow>
<dataflow id="449" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="68">
</dataflow>
<dataflow id="450" from="empty_0" to="specinterface_ln0" fromId="309" toId="68">
</dataflow>
<dataflow id="451" from="empty_0" to="specinterface_ln0" fromId="309" toId="68">
</dataflow>
<dataflow id="452" from="empty_0" to="specinterface_ln0" fromId="309" toId="68">
</dataflow>
<dataflow id="453" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="68">
</dataflow>
<dataflow id="454" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="68">
</dataflow>
<dataflow id="455" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="68">
</dataflow>
<dataflow id="456" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="68">
</dataflow>
<dataflow id="457" from="empty_0" to="specinterface_ln0" fromId="309" toId="68">
</dataflow>
<dataflow id="458" from="empty_0" to="specinterface_ln0" fromId="309" toId="68">
</dataflow>
<dataflow id="459" from="StgValue_322" to="specinterface_ln0" fromId="322" toId="68">
</dataflow>
<dataflow id="460" from="StgValue_303" to="specinterface_ln0" fromId="303" toId="68">
</dataflow>
<dataflow id="461" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="69">
</dataflow>
<dataflow id="462" from="input_r_V_data_V" to="specbitsmap_ln0" fromId="281" toId="69">
</dataflow>
<dataflow id="463" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="70">
</dataflow>
<dataflow id="464" from="input_r_V_keep_V" to="specbitsmap_ln0" fromId="282" toId="70">
</dataflow>
<dataflow id="465" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="71">
</dataflow>
<dataflow id="466" from="input_r_V_strb_V" to="specbitsmap_ln0" fromId="283" toId="71">
</dataflow>
<dataflow id="467" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="72">
</dataflow>
<dataflow id="468" from="input_r_V_user_V" to="specbitsmap_ln0" fromId="284" toId="72">
</dataflow>
<dataflow id="469" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="73">
</dataflow>
<dataflow id="470" from="input_r_V_last_V" to="specbitsmap_ln0" fromId="285" toId="73">
</dataflow>
<dataflow id="471" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="74">
</dataflow>
<dataflow id="472" from="input_r_V_id_V" to="specbitsmap_ln0" fromId="286" toId="74">
</dataflow>
<dataflow id="473" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="349" toId="75">
</dataflow>
<dataflow id="474" from="input_r_V_dest_V" to="specbitsmap_ln0" fromId="287" toId="75">
</dataflow>
<dataflow id="476" from="_ssdm_op_Read.s_axilite.i64" to="coefs_read" fromId="475" toId="76">
</dataflow>
<dataflow id="477" from="coefs" to="coefs_read" fromId="280" toId="76">
</dataflow>
<dataflow id="479" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="478" toId="77">
</dataflow>
<dataflow id="480" from="coefs_read" to="trunc_ln" fromId="76" toId="77">
</dataflow>
<dataflow id="482" from="StgValue_481" to="trunc_ln" fromId="481" toId="77">
</dataflow>
<dataflow id="484" from="StgValue_483" to="trunc_ln" fromId="483" toId="77">
</dataflow>
<dataflow id="485" from="trunc_ln" to="sext_ln72" fromId="77" toId="78">
</dataflow>
<dataflow id="486" from="gmem" to="gmem_addr" fromId="272" toId="79">
</dataflow>
<dataflow id="487" from="sext_ln72" to="gmem_addr" fromId="78" toId="79">
</dataflow>
<dataflow id="488" from="StgValue_303" to="store_ln26" fromId="303" toId="80">
</dataflow>
<dataflow id="489" from="state" to="store_ln26" fromId="53" toId="80">
</dataflow>
<dataflow id="490" from="tmp_out_data_V" to="tmp_out_data_V_1" fromId="47" toId="82">
</dataflow>
<dataflow id="491" from="tmp_out_keep_V" to="tmp_out_keep_V_1" fromId="48" toId="83">
</dataflow>
<dataflow id="492" from="tmp_out_strb_V" to="tmp_out_strb_V_1" fromId="49" toId="84">
</dataflow>
<dataflow id="493" from="tmp_out_user_V" to="tmp_out_user_V_1" fromId="50" toId="85">
</dataflow>
<dataflow id="494" from="tmp_out_id_V" to="tmp_out_id_V_1" fromId="51" toId="86">
</dataflow>
<dataflow id="495" from="tmp_out_dest_V" to="tmp_out_dest_V_1" fromId="52" toId="87">
</dataflow>
<dataflow id="496" from="state" to="state_2" fromId="53" toId="88">
</dataflow>
<dataflow id="498" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="497" toId="89">
</dataflow>
<dataflow id="500" from="empty_14" to="specloopname_ln18" fromId="499" toId="89">
</dataflow>
<dataflow id="502" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty" fromId="501" toId="90">
</dataflow>
<dataflow id="503" from="input_r_V_data_V" to="empty" fromId="281" toId="90">
</dataflow>
<dataflow id="504" from="input_r_V_keep_V" to="empty" fromId="282" toId="90">
</dataflow>
<dataflow id="505" from="input_r_V_strb_V" to="empty" fromId="283" toId="90">
</dataflow>
<dataflow id="506" from="input_r_V_user_V" to="empty" fromId="284" toId="90">
</dataflow>
<dataflow id="507" from="input_r_V_last_V" to="empty" fromId="285" toId="90">
</dataflow>
<dataflow id="508" from="input_r_V_id_V" to="empty" fromId="286" toId="90">
</dataflow>
<dataflow id="509" from="input_r_V_dest_V" to="empty" fromId="287" toId="90">
</dataflow>
<dataflow id="510" from="empty" to="tmp_data_V" fromId="90" toId="91">
</dataflow>
<dataflow id="511" from="empty" to="tmp_keep_V" fromId="90" toId="92">
</dataflow>
<dataflow id="512" from="empty" to="tmp_strb_V" fromId="90" toId="93">
</dataflow>
<dataflow id="513" from="empty" to="tmp_user_V" fromId="90" toId="94">
</dataflow>
<dataflow id="514" from="empty" to="tmp_last_V" fromId="90" toId="95">
</dataflow>
<dataflow id="515" from="empty" to="tmp_id_V" fromId="90" toId="96">
</dataflow>
<dataflow id="516" from="empty" to="tmp_dest_V" fromId="90" toId="97">
</dataflow>
<dataflow id="517" from="state_2" to="switch_ln29" fromId="88" toId="98">
</dataflow>
<dataflow id="518" from="StgValue_303" to="switch_ln29" fromId="303" toId="98">
</dataflow>
<dataflow id="520" from="StgValue_519" to="switch_ln29" fromId="519" toId="98">
</dataflow>
<dataflow id="522" from="StgValue_521" to="switch_ln29" fromId="521" toId="98">
</dataflow>
<dataflow id="523" from="add_ln66" to="i" fromId="107" toId="101">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="524" from="br_ln66" to="i" fromId="132" toId="101">
<BackEdge/>
</dataflow>
<dataflow id="526" from="StgValue_525" to="i" fromId="525" toId="101">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="527" from="br_ln66" to="i" fromId="99" toId="101">
</dataflow>
<dataflow id="528" from="accumulate_2" to="accumulate" fromId="131" toId="102">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="529" from="br_ln66" to="accumulate" fromId="132" toId="102">
<BackEdge/>
</dataflow>
<dataflow id="530" from="StgValue_303" to="accumulate" fromId="303" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="531" from="br_ln66" to="accumulate" fromId="99" toId="102">
</dataflow>
<dataflow id="532" from="i" to="zext_ln66" fromId="101" toId="103">
</dataflow>
<dataflow id="533" from="i" to="icmp_ln66" fromId="101" toId="104">
</dataflow>
<dataflow id="535" from="StgValue_534" to="icmp_ln66" fromId="534" toId="104">
</dataflow>
<dataflow id="537" from="_ssdm_op_SpecLoopTripCount" to="empty_22" fromId="536" toId="105">
</dataflow>
<dataflow id="539" from="StgValue_538" to="empty_22" fromId="538" toId="105">
</dataflow>
<dataflow id="540" from="StgValue_538" to="empty_22" fromId="538" toId="105">
</dataflow>
<dataflow id="541" from="StgValue_538" to="empty_22" fromId="538" toId="105">
</dataflow>
<dataflow id="542" from="icmp_ln66" to="br_ln66" fromId="104" toId="106">
</dataflow>
<dataflow id="543" from="i" to="add_ln66" fromId="101" toId="107">
</dataflow>
<dataflow id="545" from="StgValue_544" to="add_ln66" fromId="544" toId="107">
</dataflow>
<dataflow id="546" from="add_ln66" to="zext_ln68" fromId="107" toId="108">
</dataflow>
<dataflow id="547" from="signal_shift_reg" to="signal_shift_reg_addr" fromId="288" toId="109">
</dataflow>
<dataflow id="549" from="StgValue_548" to="signal_shift_reg_addr" fromId="548" toId="109">
</dataflow>
<dataflow id="550" from="zext_ln68" to="signal_shift_reg_addr" fromId="108" toId="109">
</dataflow>
<dataflow id="551" from="signal_shift_reg_addr" to="signal_shift_reg_load" fromId="109" toId="110">
</dataflow>
<dataflow id="553" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln1" fromId="552" toId="111">
</dataflow>
<dataflow id="554" from="i" to="shl_ln1" fromId="101" toId="111">
</dataflow>
<dataflow id="556" from="StgValue_555" to="shl_ln1" fromId="555" toId="111">
</dataflow>
<dataflow id="557" from="shl_ln1" to="zext_ln69" fromId="111" toId="112">
</dataflow>
<dataflow id="558" from="zext_ln69" to="add_ln69" fromId="112" toId="113">
</dataflow>
<dataflow id="559" from="coefs_read" to="add_ln69" fromId="76" toId="113">
</dataflow>
<dataflow id="560" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="478" toId="114">
</dataflow>
<dataflow id="561" from="add_ln69" to="trunc_ln2" fromId="113" toId="114">
</dataflow>
<dataflow id="562" from="StgValue_481" to="trunc_ln2" fromId="481" toId="114">
</dataflow>
<dataflow id="563" from="StgValue_483" to="trunc_ln2" fromId="483" toId="114">
</dataflow>
<dataflow id="564" from="trunc_ln2" to="sext_ln69" fromId="114" toId="115">
</dataflow>
<dataflow id="565" from="gmem" to="gmem_addr_2" fromId="272" toId="116">
</dataflow>
<dataflow id="566" from="sext_ln69" to="gmem_addr_2" fromId="115" toId="116">
</dataflow>
<dataflow id="567" from="signal_shift_reg_addr" to="signal_shift_reg_load" fromId="109" toId="117">
</dataflow>
<dataflow id="568" from="signal_shift_reg" to="signal_shift_reg_addr_1" fromId="288" toId="118">
</dataflow>
<dataflow id="569" from="StgValue_548" to="signal_shift_reg_addr_1" fromId="548" toId="118">
</dataflow>
<dataflow id="570" from="zext_ln66" to="signal_shift_reg_addr_1" fromId="103" toId="118">
</dataflow>
<dataflow id="571" from="signal_shift_reg_load" to="store_ln68" fromId="117" toId="119">
</dataflow>
<dataflow id="572" from="signal_shift_reg_addr_1" to="store_ln68" fromId="118" toId="119">
</dataflow>
<dataflow id="574" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="573" toId="120">
</dataflow>
<dataflow id="575" from="gmem_addr_2" to="gmem_load_req" fromId="116" toId="120">
</dataflow>
<dataflow id="576" from="StgValue_289" to="gmem_load_req" fromId="289" toId="120">
</dataflow>
<dataflow id="577" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="573" toId="121">
</dataflow>
<dataflow id="578" from="gmem_addr_2" to="gmem_load_req" fromId="116" toId="121">
</dataflow>
<dataflow id="579" from="StgValue_289" to="gmem_load_req" fromId="289" toId="121">
</dataflow>
<dataflow id="580" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="573" toId="122">
</dataflow>
<dataflow id="581" from="gmem_addr_2" to="gmem_load_req" fromId="116" toId="122">
</dataflow>
<dataflow id="582" from="StgValue_289" to="gmem_load_req" fromId="289" toId="122">
</dataflow>
<dataflow id="583" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="573" toId="123">
</dataflow>
<dataflow id="584" from="gmem_addr_2" to="gmem_load_req" fromId="116" toId="123">
</dataflow>
<dataflow id="585" from="StgValue_289" to="gmem_load_req" fromId="289" toId="123">
</dataflow>
<dataflow id="586" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="573" toId="124">
</dataflow>
<dataflow id="587" from="gmem_addr_2" to="gmem_load_req" fromId="116" toId="124">
</dataflow>
<dataflow id="588" from="StgValue_289" to="gmem_load_req" fromId="289" toId="124">
</dataflow>
<dataflow id="589" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="573" toId="125">
</dataflow>
<dataflow id="590" from="gmem_addr_2" to="gmem_load_req" fromId="116" toId="125">
</dataflow>
<dataflow id="591" from="StgValue_289" to="gmem_load_req" fromId="289" toId="125">
</dataflow>
<dataflow id="592" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="573" toId="126">
</dataflow>
<dataflow id="593" from="gmem_addr_2" to="gmem_load_req" fromId="116" toId="126">
</dataflow>
<dataflow id="594" from="StgValue_289" to="gmem_load_req" fromId="289" toId="126">
</dataflow>
<dataflow id="596" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_2_read" fromId="595" toId="127">
</dataflow>
<dataflow id="597" from="gmem_addr_2" to="gmem_addr_2_read" fromId="116" toId="127">
</dataflow>
<dataflow id="598" from="gmem_addr_2_read" to="mul_ln69" fromId="127" toId="128">
</dataflow>
<dataflow id="599" from="signal_shift_reg_load" to="mul_ln69" fromId="117" toId="128">
</dataflow>
<dataflow id="600" from="gmem_addr_2_read" to="mul_ln69" fromId="127" toId="129">
</dataflow>
<dataflow id="601" from="signal_shift_reg_load" to="mul_ln69" fromId="117" toId="129">
</dataflow>
<dataflow id="602" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="497" toId="130">
</dataflow>
<dataflow id="604" from="empty_12" to="specloopname_ln9" fromId="603" toId="130">
</dataflow>
<dataflow id="605" from="mul_ln69" to="accumulate_2" fromId="129" toId="131">
</dataflow>
<dataflow id="606" from="accumulate" to="accumulate_2" fromId="102" toId="131">
</dataflow>
<dataflow id="607" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="573" toId="133">
</dataflow>
<dataflow id="608" from="gmem_addr" to="gmem_load_1_req" fromId="79" toId="133">
</dataflow>
<dataflow id="609" from="StgValue_289" to="gmem_load_1_req" fromId="289" toId="133">
</dataflow>
<dataflow id="610" from="tmp_data_V" to="store_ln73" fromId="91" toId="134">
</dataflow>
<dataflow id="612" from="StgValue_611" to="store_ln73" fromId="611" toId="134">
</dataflow>
<dataflow id="613" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="573" toId="135">
</dataflow>
<dataflow id="614" from="gmem_addr" to="gmem_load_1_req" fromId="79" toId="135">
</dataflow>
<dataflow id="615" from="StgValue_289" to="gmem_load_1_req" fromId="289" toId="135">
</dataflow>
<dataflow id="616" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="573" toId="136">
</dataflow>
<dataflow id="617" from="gmem_addr" to="gmem_load_1_req" fromId="79" toId="136">
</dataflow>
<dataflow id="618" from="StgValue_289" to="gmem_load_1_req" fromId="289" toId="136">
</dataflow>
<dataflow id="619" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="573" toId="137">
</dataflow>
<dataflow id="620" from="gmem_addr" to="gmem_load_1_req" fromId="79" toId="137">
</dataflow>
<dataflow id="621" from="StgValue_289" to="gmem_load_1_req" fromId="289" toId="137">
</dataflow>
<dataflow id="622" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="573" toId="138">
</dataflow>
<dataflow id="623" from="gmem_addr" to="gmem_load_1_req" fromId="79" toId="138">
</dataflow>
<dataflow id="624" from="StgValue_289" to="gmem_load_1_req" fromId="289" toId="138">
</dataflow>
<dataflow id="625" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="573" toId="139">
</dataflow>
<dataflow id="626" from="gmem_addr" to="gmem_load_1_req" fromId="79" toId="139">
</dataflow>
<dataflow id="627" from="StgValue_289" to="gmem_load_1_req" fromId="289" toId="139">
</dataflow>
<dataflow id="628" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="573" toId="140">
</dataflow>
<dataflow id="629" from="gmem_addr" to="gmem_load_1_req" fromId="79" toId="140">
</dataflow>
<dataflow id="630" from="StgValue_289" to="gmem_load_1_req" fromId="289" toId="140">
</dataflow>
<dataflow id="631" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="595" toId="141">
</dataflow>
<dataflow id="632" from="gmem_addr" to="gmem_addr_read" fromId="79" toId="141">
</dataflow>
<dataflow id="633" from="gmem_addr_read" to="mul_ln72" fromId="141" toId="142">
</dataflow>
<dataflow id="634" from="tmp_data_V" to="mul_ln72" fromId="91" toId="142">
</dataflow>
<dataflow id="635" from="gmem_addr_read" to="mul_ln72" fromId="141" toId="143">
</dataflow>
<dataflow id="636" from="tmp_data_V" to="mul_ln72" fromId="91" toId="143">
</dataflow>
<dataflow id="637" from="mul_ln72" to="accumulate_3" fromId="143" toId="144">
</dataflow>
<dataflow id="638" from="accumulate" to="accumulate_3" fromId="102" toId="144">
</dataflow>
<dataflow id="639" from="tmp_last_V" to="br_ln83" fromId="95" toId="145">
</dataflow>
<dataflow id="641" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="640" toId="146">
</dataflow>
<dataflow id="642" from="output_r_V_data_V" to="write_ln304" fromId="273" toId="146">
</dataflow>
<dataflow id="643" from="output_r_V_keep_V" to="write_ln304" fromId="274" toId="146">
</dataflow>
<dataflow id="644" from="output_r_V_strb_V" to="write_ln304" fromId="275" toId="146">
</dataflow>
<dataflow id="645" from="output_r_V_user_V" to="write_ln304" fromId="276" toId="146">
</dataflow>
<dataflow id="646" from="output_r_V_last_V" to="write_ln304" fromId="277" toId="146">
</dataflow>
<dataflow id="647" from="output_r_V_id_V" to="write_ln304" fromId="278" toId="146">
</dataflow>
<dataflow id="648" from="output_r_V_dest_V" to="write_ln304" fromId="279" toId="146">
</dataflow>
<dataflow id="649" from="accumulate_3" to="write_ln304" fromId="144" toId="146">
</dataflow>
<dataflow id="650" from="tmp_keep_V" to="write_ln304" fromId="92" toId="146">
</dataflow>
<dataflow id="651" from="tmp_strb_V" to="write_ln304" fromId="93" toId="146">
</dataflow>
<dataflow id="652" from="tmp_user_V" to="write_ln304" fromId="94" toId="146">
</dataflow>
<dataflow id="654" from="StgValue_653" to="write_ln304" fromId="653" toId="146">
</dataflow>
<dataflow id="655" from="tmp_id_V" to="write_ln304" fromId="96" toId="146">
</dataflow>
<dataflow id="656" from="tmp_dest_V" to="write_ln304" fromId="97" toId="146">
</dataflow>
<dataflow id="657" from="tmp_dest_V" to="store_ln94" fromId="97" toId="147">
</dataflow>
<dataflow id="658" from="tmp_out_dest_V" to="store_ln94" fromId="52" toId="147">
</dataflow>
<dataflow id="659" from="tmp_id_V" to="store_ln94" fromId="96" toId="148">
</dataflow>
<dataflow id="660" from="tmp_out_id_V" to="store_ln94" fromId="51" toId="148">
</dataflow>
<dataflow id="661" from="tmp_user_V" to="store_ln94" fromId="94" toId="149">
</dataflow>
<dataflow id="662" from="tmp_out_user_V" to="store_ln94" fromId="50" toId="149">
</dataflow>
<dataflow id="663" from="tmp_strb_V" to="store_ln94" fromId="93" toId="150">
</dataflow>
<dataflow id="664" from="tmp_out_strb_V" to="store_ln94" fromId="49" toId="150">
</dataflow>
<dataflow id="665" from="tmp_keep_V" to="store_ln94" fromId="92" toId="151">
</dataflow>
<dataflow id="666" from="tmp_out_keep_V" to="store_ln94" fromId="48" toId="151">
</dataflow>
<dataflow id="667" from="accumulate_3" to="store_ln94" fromId="144" toId="152">
</dataflow>
<dataflow id="668" from="tmp_out_data_V" to="store_ln94" fromId="47" toId="152">
</dataflow>
<dataflow id="669" from="tmp_dest_V" to="store_ln83" fromId="97" toId="153">
</dataflow>
<dataflow id="670" from="tmp_out_dest_V" to="store_ln83" fromId="52" toId="153">
</dataflow>
<dataflow id="671" from="tmp_id_V" to="store_ln83" fromId="96" toId="154">
</dataflow>
<dataflow id="672" from="tmp_out_id_V" to="store_ln83" fromId="51" toId="154">
</dataflow>
<dataflow id="673" from="tmp_user_V" to="store_ln83" fromId="94" toId="155">
</dataflow>
<dataflow id="674" from="tmp_out_user_V" to="store_ln83" fromId="50" toId="155">
</dataflow>
<dataflow id="675" from="tmp_strb_V" to="store_ln83" fromId="93" toId="156">
</dataflow>
<dataflow id="676" from="tmp_out_strb_V" to="store_ln83" fromId="49" toId="156">
</dataflow>
<dataflow id="677" from="tmp_keep_V" to="store_ln83" fromId="92" toId="157">
</dataflow>
<dataflow id="678" from="tmp_out_keep_V" to="store_ln83" fromId="48" toId="157">
</dataflow>
<dataflow id="679" from="accumulate_3" to="store_ln83" fromId="144" toId="158">
</dataflow>
<dataflow id="680" from="tmp_out_data_V" to="store_ln83" fromId="47" toId="158">
</dataflow>
<dataflow id="681" from="tmp_last_V" to="tmp_last_V_1" fromId="95" toId="160">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="682" from="switch_ln29" to="tmp_last_V_1" fromId="98" toId="160">
</dataflow>
<dataflow id="684" from="StgValue_683" to="tmp_last_V_1" fromId="683" toId="160">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="685" from="br_ln83" to="tmp_last_V_1" fromId="159" toId="160">
</dataflow>
<dataflow id="686" from="state_2" to="state_1" fromId="88" toId="161">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="687" from="switch_ln29" to="state_1" fromId="98" toId="161">
</dataflow>
<dataflow id="688" from="StgValue_521" to="state_1" fromId="521" toId="161">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="689" from="br_ln83" to="state_1" fromId="159" toId="161">
</dataflow>
<dataflow id="690" from="tmp_out_data_V" to="tmp_out_data_V_4" fromId="47" toId="162">
</dataflow>
<dataflow id="691" from="tmp_out_keep_V" to="tmp_out_keep_V_4" fromId="48" toId="163">
</dataflow>
<dataflow id="692" from="tmp_out_strb_V" to="tmp_out_strb_V_4" fromId="49" toId="164">
</dataflow>
<dataflow id="693" from="tmp_out_user_V" to="tmp_out_user_V_4" fromId="50" toId="165">
</dataflow>
<dataflow id="694" from="tmp_out_id_V" to="tmp_out_id_V_4" fromId="51" toId="166">
</dataflow>
<dataflow id="695" from="tmp_out_dest_V" to="tmp_out_dest_V_4" fromId="52" toId="167">
</dataflow>
<dataflow id="696" from="tmp_last_V_1" to="br_ln94" fromId="160" toId="168">
</dataflow>
<dataflow id="697" from="tmp_out_dest_V_1" to="tmp_dest_V_1" fromId="87" toId="169">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="698" from="br_ln94" to="tmp_dest_V_1" fromId="211" toId="169">
</dataflow>
<dataflow id="699" from="tmp_out_dest_V_1" to="tmp_dest_V_1" fromId="87" toId="169">
<condition id="-1">
<or_exp><and_exp><literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="700" from="br_ln94" to="tmp_dest_V_1" fromId="208" toId="169">
</dataflow>
<dataflow id="701" from="tmp_out_dest_V_4" to="tmp_dest_V_1" fromId="167" toId="169">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="702" from="br_ln94" to="tmp_dest_V_1" fromId="168" toId="169">
</dataflow>
<dataflow id="703" from="tmp_out_id_V_1" to="tmp_id_V_1" fromId="86" toId="170">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="704" from="br_ln94" to="tmp_id_V_1" fromId="211" toId="170">
</dataflow>
<dataflow id="705" from="tmp_out_id_V_1" to="tmp_id_V_1" fromId="86" toId="170">
<condition id="-1">
<or_exp><and_exp><literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="706" from="br_ln94" to="tmp_id_V_1" fromId="208" toId="170">
</dataflow>
<dataflow id="707" from="tmp_out_id_V_4" to="tmp_id_V_1" fromId="166" toId="170">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="708" from="br_ln94" to="tmp_id_V_1" fromId="168" toId="170">
</dataflow>
<dataflow id="709" from="tmp_out_user_V_1" to="tmp_user_V_1" fromId="85" toId="171">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="710" from="br_ln94" to="tmp_user_V_1" fromId="211" toId="171">
</dataflow>
<dataflow id="711" from="tmp_out_user_V_1" to="tmp_user_V_1" fromId="85" toId="171">
<condition id="-1">
<or_exp><and_exp><literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="712" from="br_ln94" to="tmp_user_V_1" fromId="208" toId="171">
</dataflow>
<dataflow id="713" from="tmp_out_user_V_4" to="tmp_user_V_1" fromId="165" toId="171">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="714" from="br_ln94" to="tmp_user_V_1" fromId="168" toId="171">
</dataflow>
<dataflow id="715" from="tmp_out_strb_V_1" to="tmp_strb_V_1" fromId="84" toId="172">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="716" from="br_ln94" to="tmp_strb_V_1" fromId="211" toId="172">
</dataflow>
<dataflow id="717" from="tmp_out_strb_V_1" to="tmp_strb_V_1" fromId="84" toId="172">
<condition id="-1">
<or_exp><and_exp><literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="718" from="br_ln94" to="tmp_strb_V_1" fromId="208" toId="172">
</dataflow>
<dataflow id="719" from="tmp_out_strb_V_4" to="tmp_strb_V_1" fromId="164" toId="172">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="720" from="br_ln94" to="tmp_strb_V_1" fromId="168" toId="172">
</dataflow>
<dataflow id="721" from="tmp_out_keep_V_1" to="tmp_keep_V_1" fromId="83" toId="173">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="722" from="br_ln94" to="tmp_keep_V_1" fromId="211" toId="173">
</dataflow>
<dataflow id="723" from="tmp_out_keep_V_1" to="tmp_keep_V_1" fromId="83" toId="173">
<condition id="-1">
<or_exp><and_exp><literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="724" from="br_ln94" to="tmp_keep_V_1" fromId="208" toId="173">
</dataflow>
<dataflow id="725" from="tmp_out_keep_V_4" to="tmp_keep_V_1" fromId="163" toId="173">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="726" from="br_ln94" to="tmp_keep_V_1" fromId="168" toId="173">
</dataflow>
<dataflow id="727" from="tmp_out_data_V_1" to="tmp_data_V_4" fromId="82" toId="174">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="728" from="br_ln94" to="tmp_data_V_4" fromId="211" toId="174">
</dataflow>
<dataflow id="729" from="tmp_out_data_V_1" to="tmp_data_V_4" fromId="82" toId="174">
<condition id="-1">
<or_exp><and_exp><literal name="p_4_0_0_0112_phi" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="730" from="br_ln94" to="tmp_data_V_4" fromId="208" toId="174">
</dataflow>
<dataflow id="731" from="tmp_out_data_V_4" to="tmp_data_V_4" fromId="162" toId="174">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="732" from="br_ln94" to="tmp_data_V_4" fromId="168" toId="174">
</dataflow>
<dataflow id="733" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="640" toId="175">
</dataflow>
<dataflow id="734" from="output_r_V_data_V" to="write_ln304" fromId="273" toId="175">
</dataflow>
<dataflow id="735" from="output_r_V_keep_V" to="write_ln304" fromId="274" toId="175">
</dataflow>
<dataflow id="736" from="output_r_V_strb_V" to="write_ln304" fromId="275" toId="175">
</dataflow>
<dataflow id="737" from="output_r_V_user_V" to="write_ln304" fromId="276" toId="175">
</dataflow>
<dataflow id="738" from="output_r_V_last_V" to="write_ln304" fromId="277" toId="175">
</dataflow>
<dataflow id="739" from="output_r_V_id_V" to="write_ln304" fromId="278" toId="175">
</dataflow>
<dataflow id="740" from="output_r_V_dest_V" to="write_ln304" fromId="279" toId="175">
</dataflow>
<dataflow id="741" from="tmp_data_V_4" to="write_ln304" fromId="174" toId="175">
</dataflow>
<dataflow id="742" from="tmp_keep_V_1" to="write_ln304" fromId="173" toId="175">
</dataflow>
<dataflow id="743" from="tmp_strb_V_1" to="write_ln304" fromId="172" toId="175">
</dataflow>
<dataflow id="744" from="tmp_user_V_1" to="write_ln304" fromId="171" toId="175">
</dataflow>
<dataflow id="745" from="StgValue_683" to="write_ln304" fromId="683" toId="175">
</dataflow>
<dataflow id="746" from="tmp_id_V_1" to="write_ln304" fromId="170" toId="175">
</dataflow>
<dataflow id="747" from="tmp_dest_V_1" to="write_ln304" fromId="169" toId="175">
</dataflow>
<dataflow id="748" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="640" toId="176">
</dataflow>
<dataflow id="749" from="output_r_V_data_V" to="write_ln304" fromId="273" toId="176">
</dataflow>
<dataflow id="750" from="output_r_V_keep_V" to="write_ln304" fromId="274" toId="176">
</dataflow>
<dataflow id="751" from="output_r_V_strb_V" to="write_ln304" fromId="275" toId="176">
</dataflow>
<dataflow id="752" from="output_r_V_user_V" to="write_ln304" fromId="276" toId="176">
</dataflow>
<dataflow id="753" from="output_r_V_last_V" to="write_ln304" fromId="277" toId="176">
</dataflow>
<dataflow id="754" from="output_r_V_id_V" to="write_ln304" fromId="278" toId="176">
</dataflow>
<dataflow id="755" from="output_r_V_dest_V" to="write_ln304" fromId="279" toId="176">
</dataflow>
<dataflow id="756" from="accumulate_3" to="write_ln304" fromId="144" toId="176">
</dataflow>
<dataflow id="757" from="tmp_keep_V" to="write_ln304" fromId="92" toId="176">
</dataflow>
<dataflow id="758" from="tmp_strb_V" to="write_ln304" fromId="93" toId="176">
</dataflow>
<dataflow id="759" from="tmp_user_V" to="write_ln304" fromId="94" toId="176">
</dataflow>
<dataflow id="760" from="StgValue_653" to="write_ln304" fromId="653" toId="176">
</dataflow>
<dataflow id="761" from="tmp_id_V" to="write_ln304" fromId="96" toId="176">
</dataflow>
<dataflow id="762" from="tmp_dest_V" to="write_ln304" fromId="97" toId="176">
</dataflow>
<dataflow id="763" from="StgValue_521" to="state_3241" fromId="521" toId="178">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="764" from="br_ln94" to="state_3241" fromId="177" toId="178">
</dataflow>
<dataflow id="765" from="select_ln17" to="state_3241" fromId="210" toId="178">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="766" from="br_ln94" to="state_3241" fromId="211" toId="178">
</dataflow>
<dataflow id="767" from="select_ln17_1" to="state_3241" fromId="207" toId="178">
<condition id="-1">
<or_exp><and_exp><literal name="p_4_0_0_0112_phi" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="768" from="br_ln94" to="state_3241" fromId="208" toId="178">
</dataflow>
<dataflow id="769" from="state_1" to="state_3241" fromId="161" toId="178">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="770" from="br_ln94" to="state_3241" fromId="168" toId="178">
</dataflow>
<dataflow id="771" from="state_3241" to="store_ln26" fromId="178" toId="179">
</dataflow>
<dataflow id="772" from="state" to="store_ln26" fromId="53" toId="179">
</dataflow>
<dataflow id="773" from="add_ln39" to="j" fromId="193" toId="181">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="774" from="br_ln39" to="j" fromId="205" toId="181">
<BackEdge/>
</dataflow>
<dataflow id="775" from="StgValue_525" to="j" fromId="525" toId="181">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="776" from="br_ln39" to="j" fromId="100" toId="181">
</dataflow>
<dataflow id="777" from="tmp_data_V_2" to="tmp_data_V_1" fromId="203" toId="182">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="778" from="br_ln39" to="tmp_data_V_1" fromId="205" toId="182">
<BackEdge/>
</dataflow>
<dataflow id="779" from="tmp_data_V" to="tmp_data_V_1" fromId="91" toId="182">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="780" from="br_ln39" to="tmp_data_V_1" fromId="100" toId="182">
</dataflow>
<dataflow id="781" from="tmp_last_V_2" to="p_4_0_0_0112_phi" fromId="204" toId="183">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="782" from="br_ln39" to="p_4_0_0_0112_phi" fromId="205" toId="183">
<BackEdge/>
</dataflow>
<dataflow id="784" from="StgValue_783" to="p_4_0_0_0112_phi" fromId="783" toId="183">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="785" from="br_ln39" to="p_4_0_0_0112_phi" fromId="100" toId="183">
</dataflow>
<dataflow id="786" from="j" to="icmp_ln39" fromId="181" toId="184">
</dataflow>
<dataflow id="787" from="StgValue_534" to="icmp_ln39" fromId="534" toId="184">
</dataflow>
<dataflow id="788" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="536" toId="185">
</dataflow>
<dataflow id="789" from="StgValue_538" to="empty_20" fromId="538" toId="185">
</dataflow>
<dataflow id="790" from="StgValue_538" to="empty_20" fromId="538" toId="185">
</dataflow>
<dataflow id="791" from="StgValue_538" to="empty_20" fromId="538" toId="185">
</dataflow>
<dataflow id="792" from="icmp_ln39" to="br_ln39" fromId="184" toId="186">
</dataflow>
<dataflow id="793" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln" fromId="552" toId="187">
</dataflow>
<dataflow id="794" from="j" to="shl_ln" fromId="181" toId="187">
</dataflow>
<dataflow id="795" from="StgValue_555" to="shl_ln" fromId="555" toId="187">
</dataflow>
<dataflow id="796" from="shl_ln" to="zext_ln40" fromId="187" toId="188">
</dataflow>
<dataflow id="797" from="zext_ln40" to="add_ln40" fromId="188" toId="189">
</dataflow>
<dataflow id="798" from="coefs_read" to="add_ln40" fromId="76" toId="189">
</dataflow>
<dataflow id="799" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="478" toId="190">
</dataflow>
<dataflow id="800" from="add_ln40" to="trunc_ln1" fromId="189" toId="190">
</dataflow>
<dataflow id="801" from="StgValue_481" to="trunc_ln1" fromId="481" toId="190">
</dataflow>
<dataflow id="802" from="StgValue_483" to="trunc_ln1" fromId="483" toId="190">
</dataflow>
<dataflow id="803" from="trunc_ln1" to="sext_ln40" fromId="190" toId="191">
</dataflow>
<dataflow id="804" from="gmem" to="gmem_addr_1" fromId="272" toId="192">
</dataflow>
<dataflow id="805" from="sext_ln40" to="gmem_addr_1" fromId="191" toId="192">
</dataflow>
<dataflow id="806" from="j" to="add_ln39" fromId="181" toId="193">
</dataflow>
<dataflow id="807" from="StgValue_544" to="add_ln39" fromId="544" toId="193">
</dataflow>
<dataflow id="809" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_1_req" fromId="808" toId="194">
</dataflow>
<dataflow id="810" from="gmem_addr_1" to="gmem_addr_1_req" fromId="192" toId="194">
</dataflow>
<dataflow id="811" from="StgValue_289" to="gmem_addr_1_req" fromId="289" toId="194">
</dataflow>
<dataflow id="813" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln40" fromId="812" toId="195">
</dataflow>
<dataflow id="814" from="gmem_addr_1" to="write_ln40" fromId="192" toId="195">
</dataflow>
<dataflow id="815" from="tmp_data_V_1" to="write_ln40" fromId="182" toId="195">
</dataflow>
<dataflow id="817" from="StgValue_816" to="write_ln40" fromId="816" toId="195">
</dataflow>
<dataflow id="819" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="818" toId="196">
</dataflow>
<dataflow id="820" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="192" toId="196">
</dataflow>
<dataflow id="821" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="818" toId="197">
</dataflow>
<dataflow id="822" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="192" toId="197">
</dataflow>
<dataflow id="823" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="818" toId="198">
</dataflow>
<dataflow id="824" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="192" toId="198">
</dataflow>
<dataflow id="825" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="818" toId="199">
</dataflow>
<dataflow id="826" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="192" toId="199">
</dataflow>
<dataflow id="827" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="497" toId="200">
</dataflow>
<dataflow id="829" from="empty_13" to="specloopname_ln17" fromId="828" toId="200">
</dataflow>
<dataflow id="830" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_1_resp" fromId="818" toId="201">
</dataflow>
<dataflow id="831" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="192" toId="201">
</dataflow>
<dataflow id="832" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty_21" fromId="501" toId="202">
</dataflow>
<dataflow id="833" from="input_r_V_data_V" to="empty_21" fromId="281" toId="202">
</dataflow>
<dataflow id="834" from="input_r_V_keep_V" to="empty_21" fromId="282" toId="202">
</dataflow>
<dataflow id="835" from="input_r_V_strb_V" to="empty_21" fromId="283" toId="202">
</dataflow>
<dataflow id="836" from="input_r_V_user_V" to="empty_21" fromId="284" toId="202">
</dataflow>
<dataflow id="837" from="input_r_V_last_V" to="empty_21" fromId="285" toId="202">
</dataflow>
<dataflow id="838" from="input_r_V_id_V" to="empty_21" fromId="286" toId="202">
</dataflow>
<dataflow id="839" from="input_r_V_dest_V" to="empty_21" fromId="287" toId="202">
</dataflow>
<dataflow id="840" from="empty_21" to="tmp_data_V_2" fromId="202" toId="203">
</dataflow>
<dataflow id="841" from="empty_21" to="tmp_last_V_2" fromId="202" toId="204">
</dataflow>
<dataflow id="842" from="tmp_data_V_1" to="icmp_ln45" fromId="182" toId="206">
</dataflow>
<dataflow id="844" from="StgValue_843" to="icmp_ln45" fromId="843" toId="206">
</dataflow>
<dataflow id="845" from="icmp_ln45" to="select_ln17_1" fromId="206" toId="207">
</dataflow>
<dataflow id="846" from="StgValue_521" to="select_ln17_1" fromId="521" toId="207">
</dataflow>
<dataflow id="847" from="StgValue_519" to="select_ln17_1" fromId="519" toId="207">
</dataflow>
<dataflow id="848" from="p_4_0_0_0112_phi" to="br_ln94" fromId="183" toId="208">
</dataflow>
<dataflow id="849" from="tmp_data_V" to="icmp_ln31" fromId="91" toId="209">
</dataflow>
<dataflow id="851" from="StgValue_850" to="icmp_ln31" fromId="850" toId="209">
</dataflow>
<dataflow id="852" from="icmp_ln31" to="select_ln17" fromId="209" toId="210">
</dataflow>
<dataflow id="853" from="StgValue_519" to="select_ln17" fromId="519" toId="210">
</dataflow>
<dataflow id="854" from="StgValue_303" to="select_ln17" fromId="303" toId="210">
</dataflow>
<dataflow id="855" from="tmp_last_V" to="br_ln94" fromId="95" toId="211">
</dataflow>
<dataflow id="856" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="640" toId="212">
</dataflow>
<dataflow id="857" from="output_r_V_data_V" to="write_ln304" fromId="273" toId="212">
</dataflow>
<dataflow id="858" from="output_r_V_keep_V" to="write_ln304" fromId="274" toId="212">
</dataflow>
<dataflow id="859" from="output_r_V_strb_V" to="write_ln304" fromId="275" toId="212">
</dataflow>
<dataflow id="860" from="output_r_V_user_V" to="write_ln304" fromId="276" toId="212">
</dataflow>
<dataflow id="861" from="output_r_V_last_V" to="write_ln304" fromId="277" toId="212">
</dataflow>
<dataflow id="862" from="output_r_V_id_V" to="write_ln304" fromId="278" toId="212">
</dataflow>
<dataflow id="863" from="output_r_V_dest_V" to="write_ln304" fromId="279" toId="212">
</dataflow>
<dataflow id="864" from="tmp_data_V_4" to="write_ln304" fromId="174" toId="212">
</dataflow>
<dataflow id="865" from="tmp_keep_V_1" to="write_ln304" fromId="173" toId="212">
</dataflow>
<dataflow id="866" from="tmp_strb_V_1" to="write_ln304" fromId="172" toId="212">
</dataflow>
<dataflow id="867" from="tmp_user_V_1" to="write_ln304" fromId="171" toId="212">
</dataflow>
<dataflow id="868" from="StgValue_683" to="write_ln304" fromId="683" toId="212">
</dataflow>
<dataflow id="869" from="tmp_id_V_1" to="write_ln304" fromId="170" toId="212">
</dataflow>
<dataflow id="870" from="tmp_dest_V_1" to="write_ln304" fromId="169" toId="212">
</dataflow>
<dataflow id="871" from="state_2" to="StgValue_2" fromId="88" toId="2">
</dataflow>
<dataflow id="872" from="icmp_ln66" to="StgValue_3" fromId="104" toId="3">
</dataflow>
<dataflow id="873" from="state_2" to="StgValue_25" fromId="88" toId="25">
</dataflow>
<dataflow id="874" from="tmp_last_V" to="StgValue_25" fromId="95" toId="25">
</dataflow>
<dataflow id="875" from="p_4_0_0_0112_phi" to="StgValue_25" fromId="183" toId="25">
</dataflow>
<dataflow id="876" from="tmp_last_V_1" to="StgValue_25" fromId="160" toId="25">
</dataflow>
<dataflow id="877" from="state_2" to="StgValue_26" fromId="88" toId="26">
</dataflow>
<dataflow id="878" from="tmp_last_V" to="StgValue_26" fromId="95" toId="26">
</dataflow>
<dataflow id="879" from="p_4_0_0_0112_phi" to="StgValue_26" fromId="183" toId="26">
</dataflow>
<dataflow id="880" from="tmp_last_V_1" to="StgValue_26" fromId="160" toId="26">
</dataflow>
<dataflow id="881" from="icmp_ln39" to="StgValue_27" fromId="184" toId="27">
</dataflow>
<dataflow id="882" from="p_4_0_0_0112_phi" to="StgValue_43" fromId="183" toId="43">
</dataflow>
<dataflow id="883" from="tmp_last_V" to="StgValue_45" fromId="95" toId="45">
</dataflow>
</dataflows>


</stg>
