
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003762                       # Number of seconds simulated
sim_ticks                                  3762131049                       # Number of ticks simulated
final_tick                               533333475303                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62068                       # Simulator instruction rate (inst/s)
host_op_rate                                    78551                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 115209                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889496                       # Number of bytes of host memory used
host_seconds                                 32654.86                       # Real time elapsed on the host
sim_insts                                  2026834652                       # Number of instructions simulated
sim_ops                                    2565087705                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       568192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       169344                       # Number of bytes read from this memory
system.physmem.bytes_read::total               748288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       152320                       # Number of bytes written to this memory
system.physmem.bytes_written::total            152320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4439                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1323                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5846                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1190                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1190                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1565070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    151029295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1292884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45012786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               198900036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1565070                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1292884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2857955                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40487691                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40487691                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40487691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1565070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    151029295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1292884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45012786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              239387727                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9021898                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084340                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532204                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206821                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1264926                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194626                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300153                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8863                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321702                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16783176                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084340                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494779                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039073                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        899415                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634149                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92487                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8646516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.381903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5050212     58.41%     58.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354413      4.10%     62.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336742      3.89%     66.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316054      3.66%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261688      3.03%     73.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189074      2.19%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134926      1.56%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209831      2.43%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793576     20.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8646516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341873                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.860271                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476870                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       865250                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437259                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41904                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825230                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496488                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3881                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19957324                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10440                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825230                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3659187                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         482137                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       100313                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290074                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       289572                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19360347                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        158472                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81002                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26843953                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90191078                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90191078                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10048781                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3615                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1893                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           706409                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899360                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23746                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414673                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18046974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3507                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605513                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23209                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5713396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17477905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          254                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8646516                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.689179                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.837778                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3163363     36.59%     36.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1715930     19.85%     56.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355947     15.68%     72.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816157      9.44%     81.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834061      9.65%     91.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380213      4.40%     95.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243776      2.82%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67299      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69770      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8646516                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63868     58.54%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20929     19.18%     77.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24303     22.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011463     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200525      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544199     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847732      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605513                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.618896                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109100                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007470                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37989850                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23764103                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234457                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14714613                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45539                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666998                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232971                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825230                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         391801                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15546                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18050482                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899360                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014941                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1884                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116324                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238425                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365302                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465923                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240210                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300103                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018010                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834180                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.592270                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245089                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234457                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202231                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24900860                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.577767                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369555                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5812137                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205958                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7821286                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.564857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.106617                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3234629     41.36%     41.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046965     26.17%     67.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849439     10.86%     78.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430347      5.50%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449901      5.75%     89.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225988      2.89%     92.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154849      1.98%     94.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89675      1.15%     95.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339493      4.34%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7821286                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339493                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25532965                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36928475                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 375382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.902190                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.902190                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.108414                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.108414                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64935959                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475602                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18719330                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 9021898                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3295261                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2684156                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       222578                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1350893                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1286507                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          348147                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9869                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3452913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17976892                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3295261                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1634654                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3987998                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1145105                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        595917                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1692105                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90643                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8957350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.482992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.316249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4969352     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          412837      4.61%     60.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          412827      4.61%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          513813      5.74%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          158814      1.77%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          200650      2.24%     74.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167704      1.87%     76.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          154456      1.72%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1966897     21.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8957350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365251                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.992584                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3620974                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       567676                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3812490                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35994                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        920209                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       558233                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21441135                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        920209                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3784648                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          53668                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       323638                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3682532                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       192648                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20706537                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        119710                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        51784                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29062127                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     96486969                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     96486969                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18069519                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10992608                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3853                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2057                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           528688                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1919932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       995054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9252                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       295994                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19469870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3868                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15684854                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        32895                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6481687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19583571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8957350                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909384                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3243247     36.21%     36.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1844578     20.59%     56.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1226150     13.69%     70.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       854700      9.54%     80.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       854424      9.54%     89.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       409823      4.58%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       387759      4.33%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62841      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73828      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8957350                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99395     75.67%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16543     12.59%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15423     11.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13107805     83.57%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196288      1.25%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1792      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1552057      9.90%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       826912      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15684854                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738532                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131361                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008375                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40491314                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25955551                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15247487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15816215                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        19659                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       740610                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246372                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        920209                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          29706                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4707                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19473742                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1919932                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       995054                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2040                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3689                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       125966                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       260408                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15414721                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1449912                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       270133                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2248620                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2201552                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            798708                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.708590                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15265185                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15247487                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9903810                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27949941                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690053                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354341                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10510680                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12956466                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6517323                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3663                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       224228                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8037141                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.612074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.157170                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3220576     40.07%     40.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2169790     27.00%     67.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       883084     10.99%     78.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       479152      5.96%     84.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       421041      5.24%     89.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       170692      2.12%     91.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191966      2.39%     93.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       113088      1.41%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       387752      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8037141                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10510680                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12956466                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1928004                       # Number of memory references committed
system.switch_cpus1.commit.loads              1179322                       # Number of loads committed
system.switch_cpus1.commit.membars               1820                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1880221                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11663373                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       267777                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       387752                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27122996                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39868623                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  64548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10510680                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12956466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10510680                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858355                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858355                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165019                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165019                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69194272                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21186837                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19800942                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3658                       # number of misc regfile writes
system.l20.replacements                          4490                       # number of replacements
system.l20.tagsinuse                      1023.435640                       # Cycle average of tags in use
system.l20.total_refs                           22551                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5514                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.089771                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.438020                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.836545                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   731.738684                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           273.422391                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010193                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007653                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.714589                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.267014                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999449                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6025                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6026                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             949                       # number of Writeback hits
system.l20.Writeback_hits::total                  949                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   47                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6072                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6073                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6072                       # number of overall hits
system.l20.overall_hits::total                   6073                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4439                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4485                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4439                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4485                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4439                       # number of overall misses
system.l20.overall_misses::total                 4485                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5888650                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    445679616                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      451568266                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5888650                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    445679616                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       451568266                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5888650                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    445679616                       # number of overall miss cycles
system.l20.overall_miss_latency::total      451568266                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10464                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10511                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          949                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              949                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10511                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10558                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10511                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10558                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.424216                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.426696                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.422319                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.424796                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.422319                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.424796                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100400.904708                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100684.117280                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100400.904708                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100684.117280                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100400.904708                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100684.117280                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 628                       # number of writebacks
system.l20.writebacks::total                      628                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4439                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4485                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4439                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4485                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4439                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4485                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5549251                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    412748991                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    418298242                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5549251                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    412748991                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    418298242                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5549251                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    412748991                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    418298242                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.424216                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.426696                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.422319                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.424796                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.422319                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.424796                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120635.891304                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92982.426447                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93266.051728                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 120635.891304                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92982.426447                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93266.051728                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 120635.891304                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92982.426447                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93266.051728                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1363                       # number of replacements
system.l21.tagsinuse                      1023.083858                       # Cycle average of tags in use
system.l21.total_refs                           61547                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2387                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.784248                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.122912                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    18.582456                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   498.219876                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           495.158613                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010862                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.018147                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.486543                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.483553                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999105                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2749                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2750                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             903                       # number of Writeback hits
system.l21.Writeback_hits::total                  903                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2790                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2791                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2790                       # number of overall hits
system.l21.overall_hits::total                   2791                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1323                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1361                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1323                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1361                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1323                       # number of overall misses
system.l21.overall_misses::total                 1361                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6507936                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    114566823                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      121074759                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6507936                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    114566823                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       121074759                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6507936                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    114566823                       # number of overall miss cycles
system.l21.overall_miss_latency::total      121074759                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4072                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4111                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          903                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              903                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4113                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4152                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4113                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4152                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.324902                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.331063                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.321663                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.327794                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.321663                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.327794                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 171261.473684                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86596.238095                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 88960.146216                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 171261.473684                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86596.238095                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 88960.146216                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 171261.473684                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86596.238095                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 88960.146216                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 562                       # number of writebacks
system.l21.writebacks::total                      562                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1323                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1361                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1323                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1361                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1323                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1361                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6220413                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    104248582                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    110468995                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6220413                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    104248582                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    110468995                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6220413                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    104248582                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    110468995                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.324902                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.331063                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.321663                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.327794                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.321663                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.327794                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163695.078947                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78797.114135                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81167.520206                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 163695.078947                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78797.114135                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81167.520206                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 163695.078947                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78797.114135                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81167.520206                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               580.695554                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642773                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   588                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1703474.103741                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.812818                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.882737                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068610                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861992                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930602                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634079                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634079                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634079                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634079                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634079                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634079                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           70                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           70                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           70                       # number of overall misses
system.cpu0.icache.overall_misses::total           70                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8300009                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8300009                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8300009                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8300009                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8300009                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8300009                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634149                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634149                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634149                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634149                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634149                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634149                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 118571.557143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 118571.557143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 118571.557143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           23                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           23                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6182608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6182608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6182608                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131544.851064                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10511                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373659                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10767                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16195.194483                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.365265                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.634735                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899864                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100136                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128892                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128892                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778487                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907379                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907379                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907379                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907379                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37885                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37885                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38043                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38043                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38043                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38043                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2064866059                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2064866059                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4152145                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4152145                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2069018204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2069018204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2069018204                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2069018204                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166777                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166777                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945422                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945422                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945422                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945422                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032470                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019555                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019555                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019555                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019555                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54503.525379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54503.525379                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26279.398734                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26279.398734                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54386.305076                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54386.305076                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54386.305076                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54386.305076                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu0.dcache.writebacks::total              949                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27421                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27421                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27532                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27532                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27532                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27532                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10464                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10464                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10511                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10511                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10511                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10511                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    499562137                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    499562137                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       808952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       808952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    500371089                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    500371089                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    500371089                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    500371089                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005403                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005403                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005403                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005403                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47741.029912                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47741.029912                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17211.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17211.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47604.518029                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47604.518029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47604.518029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47604.518029                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.397652                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008024792                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1988214.579882                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.397652                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059932                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809932                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1692044                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1692044                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1692044                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1692044                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1692044                       # number of overall hits
system.cpu1.icache.overall_hits::total        1692044                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total           61                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10635838                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10635838                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10635838                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10635838                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10635838                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10635838                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1692105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1692105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1692105                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1692105                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1692105                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1692105                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       174358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       174358                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       174358                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       174358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       174358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       174358                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6599478                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6599478                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6599478                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6599478                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6599478                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6599478                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169217.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169217.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169217.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169217.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169217.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169217.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4113                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148958309                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4369                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34094.371481                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.310348                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.689652                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872306                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127694                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1136031                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1136031                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       744729                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        744729                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1981                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1981                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1829                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1829                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1880760                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1880760                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1880760                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1880760                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         8114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8114                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          178                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          178                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8292                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8292                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8292                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8292                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    361765318                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    361765318                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6424980                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6424980                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    368190298                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    368190298                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    368190298                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    368190298                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1144145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1144145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       744907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       744907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1829                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1829                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1889052                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1889052                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1889052                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1889052                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007092                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007092                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000239                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000239                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004390                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004390                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004390                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004390                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44585.323885                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44585.323885                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36095.393258                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36095.393258                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44403.075012                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44403.075012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44403.075012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44403.075012                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          903                       # number of writebacks
system.cpu1.dcache.writebacks::total              903                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         4042                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4042                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          137                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         4179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         4179                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4179                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4072                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4072                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4113                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4113                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4113                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4113                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    141282769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    141282769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1076203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1076203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    142358972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    142358972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    142358972                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    142358972                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002177                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002177                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002177                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002177                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34696.161346                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34696.161346                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26248.853659                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26248.853659                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34611.955264                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34611.955264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34611.955264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34611.955264                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
