Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 00:40:01 -0000
Received: from icoremail.net (unknown [209.85.214.180])
	by mail-app4 (Coremail) with SMTP id cS_KCgCn3_AXI_Rbb3XgAQ--.39048S3;
	Tue, 20 Nov 2018 23:07:04 +0800 (CST)
Received: from mail-pl1-f180.google.com (unknown [209.85.214.180])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCnj0sTI_Rb9cReAA--.1804S3;
	Tue, 20 Nov 2018 23:06:59 +0800 (CST)
Received: by mail-pl1-f180.google.com with SMTP id s5-v6so1121389plq.11
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 07:06:59 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :message-id:subject:from:to:cc:date:in-reply-to:references
         :mime-version:content-transfer-encoding:sender:precedence:list-id;
        bh=W+L63grqqp5F1/TsNm/GWYsNSX2VzyRdJEzZgncBqqg=;
        b=gK4Xxr+ltIbAW4aIlltgo7bANAmZrzPO53RgWcoNLSAGAwddaRQ1KY8Jp7/34LVJCx
         HimjoU18eih20qVocKxUPXZrpBPi96yUo1UBrJQ8PH0OxOJZsPAQOlCLybWDfkafM+ij
         s/7g6hMG2pjpgPBY0/khY/n2kmy3VknfYCuNMgiyDWt1tgESNe19YFu4AcxxQT6REAK6
         Dyxt3tyIeriELQNESWFu6YfGkXnb/oMbnm2Zjt2grOZ3WhNEJTRkVkrqssn7MinCo0Ms
         uGQuBBal9y2HGtL8+2eorGRs0ZmAnEK8jl6UjTllKv8XmqCaayTDcNA7njhGu17vrahQ
         PrPQ==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AA+aEWb8HtJ/8iRM8OpYxu65q7N2b6j3Y6Q0JPrJ/ZTF+TECLHszeQYu
	JN1KmNtLjZSr/hqGJwRfzpDmH1HtX/JfRuVLsgIF03lbeZw/uHg=
X-Received: by 2002:a17:902:704c:: with SMTP id h12mr2628563plt.78.1542726419341;
        Tue, 20 Nov 2018 07:06:59 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp714189pju;
        Tue, 20 Nov 2018 07:06:58 -0800 (PST)
X-Google-Smtp-Source: AFSGD/W4nsrplNOrowsWr2vbStChpRC9OT5ffP5DyDprOLMN74IiRIhN+O4YJrYMtH59/rqE60rs
X-Received: by 2002:a63:344e:: with SMTP id b75mr2165592pga.184.1542726418395;
        Tue, 20 Nov 2018 07:06:58 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542726418; cv=none;
        d=google.com; s=arc-20160816;
        b=W82ydF0wb2kroa9LPQMXfSvxxTeZbKFGFK2O3DSCZmAEAGIKi2xEfyEnJ5jeURArQ1
         /U3n0ctXz+bg7ZpUgv2bhCFdqlGp+5k+xJaG2YZHH6XqfyNyestFUQhSiGhOZBsJuNRD
         iG2c1iAn84fmmyJDKZg3pkosvwcH5h7MWhoBuNcBAfeWtYGo7Uu4at864ehLZq/HOY8P
         3eW3qYmiQcE9Sa/Jks5o5tmKVJh26xBWKZiTRg2xp+16k8qpSGjLqO6d2KI2FQ5q5gCQ
         0S/Ez63MrKf2kE/ZC4rHQeRIV62RjhsWB0bW2EbhlOVCjJLK8kZYQWUHv/JWqMdKoMWE
         wEgQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :references:in-reply-to:date:cc:to:from:subject:message-id;
        bh=W+L63grqqp5F1/TsNm/GWYsNSX2VzyRdJEzZgncBqqg=;
        b=yqExxdEkXcaxxtJ9P8JIsKy5ZjUP2w8/8tma/zM5ulG48vt1dWUxkU7zNR8B54sYuN
         iyoBSiH+Q50V0Zakna5/jd1eORCAoIt4EjtJUzKG6jtotPx/NgzQFdyn0mqB7qtdNqWg
         hhAJASNqvobL8vxgFfeiqSX4FlRLvFo3kzVpy4tQXrnuw5F9gP3j6JXEnHTznHBZjzXX
         ShVsL7CB+g52ny0tTQCvXv50YaeQwmH6qQiN85NZJdajwIwxJsPcPWHyQirg0VVg/LYO
         sogF5q8tDmHblWWbfXSVOS6I6A+modB8a565HirTgKKsD2GYeRm+5RDKf9XTbHZRLGqq
         H/cg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id y5si40422194pgk.49.2018.11.20.07.06.41;
        Tue, 20 Nov 2018 07:06:58 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726659AbeKUBFa (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Tue, 20 Nov 2018 20:05:30 -0500
Received: from metis.ext.pengutronix.de ([85.220.165.71]:38743 "EHLO
        metis.ext.pengutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725940AbeKUBFa (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 20:05:30 -0500
Received: from kresse.hi.pengutronix.de ([2001:67c:670:100:1d::2a])
        by metis.ext.pengutronix.de with esmtp (Exim 4.89)
        (envelope-from <l.stach@pengutronix.de>)
        id 1gP78A-0008Cy-8d; Tue, 20 Nov 2018 15:35:58 +0100
Message-ID: <1542724556.2508.14.camel@pengutronix.de>
Subject: Re: [PATCH v2 1/3] PCI: dwc: allow to limit registers set length
From: Lucas Stach <l.stach@pengutronix.de>
To: Stefan Agner <stefan@agner.ch>, jingoohan1@gmail.com,
        gustavo.pimentel@synopsys.com, tpiepho@impinj.com
Cc: bhelgaas@google.com, linux-pci@vger.kernel.org,
        linux-kernel@vger.kernel.org
Date: Tue, 20 Nov 2018 15:35:56 +0100
In-Reply-To: <20181120132705.6917-1-stefan@agner.ch>
References: <20181120132705.6917-1-stefan@agner.ch>
Content-Type: text/plain; charset="UTF-8"
X-Mailer: Evolution 3.22.6-1+deb9u1 
Mime-Version: 1.0
Content-Transfer-Encoding: 8bit
X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::2a
X-SA-Exim-Mail-From: l.stach@pengutronix.de
X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false
X-PTX-Original-Recipient: linux-kernel@vger.kernel.org
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCnj0sTI_Rb9cReAA--.1804S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7Zw1kZF4DtF1fKw1UCr1DGFg_yoW8urWrpa
	n8tayIyF40kFs8uF4jq3Z8ury5A3ZrAFyDK39xK3WI9F9I9Fyjq3W8GFySv34ftr4jqr1a
	k395tF97Cr45JFUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26F4j6r4UJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkI
	ecxEwVCI4VW5WwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_JFI_Gr1lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVWUJVW8JwCYIxAIcVC2z280aVAFwI0_GcCE3s1lcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnIWIevJa73UjIFyTuYvjxUDK0P
	UUUUU

Am Dienstag, den 20.11.2018, 14:27 +0100 schrieb Stefan Agner:
> Add length to the struct dw_pcie and check that the accessors
> dw_pcie_(rd|wr)_own_conf() do not read/write beyond that point.
> 
> Signed-off-by: Stefan Agner <stefan@agner.ch>

FWIW:

Reviewed-by: Lucas Stach <l.stach@pengutronix.de>

> ---
>  drivers/pci/controller/dwc/pcie-designware-host.c | 4 ++++
>  drivers/pci/controller/dwc/pcie-designware.h      | 1 +
>  2 files changed, 5 insertions(+)
> 
> diff --git a/drivers/pci/controller/dwc/pcie-designware-host.c b/drivers/pci/controller/dwc/pcie-designware-host.c
> index 29a05759a294..b422538ee0bb 100644
> --- a/drivers/pci/controller/dwc/pcie-designware-host.c
> +++ b/drivers/pci/controller/dwc/pcie-designware-host.c
> @@ -29,6 +29,8 @@ static int dw_pcie_rd_own_conf(struct pcie_port *pp, int where, int size,
> >  		return pp->ops->rd_own_conf(pp, where, size, val);
>  
> >  	pci = to_dw_pcie_from_pp(pp);
> > +	if (pci->dbi_length && where + size > pci->dbi_length)
> > +		return PCIBIOS_BAD_REGISTER_NUMBER;
> >  	return dw_pcie_read(pci->dbi_base + where, size, val);
>  }
>  
> @@ -41,6 +43,8 @@ static int dw_pcie_wr_own_conf(struct pcie_port *pp, int where, int size,
> >  		return pp->ops->wr_own_conf(pp, where, size, val);
>  
> >  	pci = to_dw_pcie_from_pp(pp);
> > +	if (pci->dbi_length && where + size > pci->dbi_length)
> > +		return PCIBIOS_BAD_REGISTER_NUMBER;
> >  	return dw_pcie_write(pci->dbi_base + where, size, val);
>  }
>  
> diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h
> index 9f1a5e399b70..5be5f369abf2 100644
> --- a/drivers/pci/controller/dwc/pcie-designware.h
> +++ b/drivers/pci/controller/dwc/pcie-designware.h
> @@ -215,6 +215,7 @@ struct dw_pcie {
> > >  	struct device		*dev;
> > >  	void __iomem		*dbi_base;
> > >  	void __iomem		*dbi_base2;
> > > +	int			dbi_length;
> > >  	u32			num_viewport;
> > >  	u8			iatu_unroll_enabled;
> > >  	struct pcie_port	pp;
