{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646888297956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646888297956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  9 22:58:17 2022 " "Processing started: Wed Mar  9 22:58:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646888297956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888297956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_Gumnut -c ALU_Gumnut " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_Gumnut -c ALU_Gumnut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888297956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646888298071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646888298071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Gumnut.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Gumnut.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Gumnut " "Found entity 1: ALU_Gumnut" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646888303476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888303476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Gumnut " "Elaborating entity \"ALU_Gumnut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646888303500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_mem_fn ALU_Gumnut.v(33) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(33): object \"IR_mem_fn\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_branch_fn ALU_Gumnut.v(34) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(34): object \"IR_branch_fn\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_jump_fn ALU_Gumnut.v(35) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(35): object \"IR_jump_fn\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_misc_fn ALU_Gumnut.v(36) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(36): object \"IR_misc_fn\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_immed ALU_Gumnut.v(41) " "Verilog HDL warning at ALU_Gumnut.v(41): object IR_immed used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_count ALU_Gumnut.v(42) " "Verilog HDL warning at ALU_Gumnut.v(42): object IR_count used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 42 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_offset ALU_Gumnut.v(43) " "Verilog HDL warning at ALU_Gumnut.v(43): object IR_offset used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_shift ALU_Gumnut.v(49) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(49): object \"IR_decode_shift\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_jump ALU_Gumnut.v(51) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(51): object \"IR_decode_jump\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_branch ALU_Gumnut.v(52) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(52): object \"IR_decode_branch\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_misc ALU_Gumnut.v(53) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(53): object \"IR_decode_misc\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_C ALU_Gumnut.v(61) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(61): object \"ALU_C\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cc_C ALU_Gumnut.v(65) " "Verilog HDL warning at ALU_Gumnut.v(65): object cc_C used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1646888303501 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_fn ALU_Gumnut.v(85) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(85): inferring latch(es) for variable \"ALU_fn\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646888303502 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_right_operand ALU_Gumnut.v(85) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(85): inferring latch(es) for variable \"ALU_right_operand\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646888303502 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_tmp_result ALU_Gumnut.v(85) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(85): inferring latch(es) for variable \"ALU_tmp_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646888303502 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_shift_result ALU_Gumnut.v(85) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(85): inferring latch(es) for variable \"ALU_shift_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646888303502 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR_immed 0 ALU_Gumnut.v(41) " "Net \"IR_immed\" at ALU_Gumnut.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR_count 0 ALU_Gumnut.v(42) " "Net \"IR_count\" at ALU_Gumnut.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR_offset 0 ALU_Gumnut.v(43) " "Net \"IR_offset\" at ALU_Gumnut.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cc_C 0 ALU_Gumnut.v(65) " "Net \"cc_C\" at ALU_Gumnut.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[0\] ALU_Gumnut.v(120) " "Inferred latch for \"ALU_shift_result\[0\]\" at ALU_Gumnut.v(120)" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[1\] ALU_Gumnut.v(120) " "Inferred latch for \"ALU_shift_result\[1\]\" at ALU_Gumnut.v(120)" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[2\] ALU_Gumnut.v(120) " "Inferred latch for \"ALU_shift_result\[2\]\" at ALU_Gumnut.v(120)" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[3\] ALU_Gumnut.v(120) " "Inferred latch for \"ALU_shift_result\[3\]\" at ALU_Gumnut.v(120)" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[4\] ALU_Gumnut.v(120) " "Inferred latch for \"ALU_shift_result\[4\]\" at ALU_Gumnut.v(120)" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[5\] ALU_Gumnut.v(120) " "Inferred latch for \"ALU_shift_result\[5\]\" at ALU_Gumnut.v(120)" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[6\] ALU_Gumnut.v(120) " "Inferred latch for \"ALU_shift_result\[6\]\" at ALU_Gumnut.v(120)" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[7\] ALU_Gumnut.v(120) " "Inferred latch for \"ALU_shift_result\[7\]\" at ALU_Gumnut.v(120)" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888303503 "|ALU_Gumnut"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646888303898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646888304281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646888304281 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[3\] " "No output dependent on input pin \"IR\[3\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "No output dependent on input pin \"IR\[4\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "No output dependent on input pin \"IR\[5\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "No output dependent on input pin \"IR\[6\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "No output dependent on input pin \"IR\[7\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[8\] " "No output dependent on input pin \"IR\[8\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[9\] " "No output dependent on input pin \"IR\[9\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[10\] " "No output dependent on input pin \"IR\[10\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[11\] " "No output dependent on input pin \"IR\[11\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[12\] " "No output dependent on input pin \"IR\[12\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[13\] " "No output dependent on input pin \"IR\[13\]\"" {  } { { "ALU_Gumnut.v" "" { Text "/home/paok/Documents/Verilog_Labs/Gumnut-ALU/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646888304299 "|ALU_Gumnut|IR[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646888304299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646888304299 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646888304299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646888304299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646888304299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646888304304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  9 22:58:24 2022 " "Processing ended: Wed Mar  9 22:58:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646888304304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646888304304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646888304304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646888304304 ""}
