<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\impl\gwsynthesis\fpga_npu.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 28 22:44:26 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9503</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>9417</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>sclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sclk </td>
</tr>
<tr>
<td>3</td>
<td>rpll_clk</td>
<td>Base</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td></td>
<td></td>
<td>rpll_clk </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>22.857</td>
<td>43.750
<td>0.000</td>
<td>11.429</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>45.714</td>
<td>21.875
<td>0.000</td>
<td>22.857</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>68.571</td>
<td>14.583
<td>0.000</td>
<td>34.286</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>50.000(MHz)</td>
<td>156.031(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rpll_clk</td>
<td>47.250(MHz)</td>
<td>49.079(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.789</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.975</td>
</tr>
<tr>
<td>2</td>
<td>1.476</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.288</td>
</tr>
<tr>
<td>3</td>
<td>1.479</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.285</td>
</tr>
<tr>
<td>4</td>
<td>1.758</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[0]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.006</td>
</tr>
<tr>
<td>5</td>
<td>1.865</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.899</td>
</tr>
<tr>
<td>6</td>
<td>1.958</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.806</td>
</tr>
<tr>
<td>7</td>
<td>1.963</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.801</td>
</tr>
<tr>
<td>8</td>
<td>1.975</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[1]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.789</td>
</tr>
<tr>
<td>9</td>
<td>1.977</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.787</td>
</tr>
<tr>
<td>10</td>
<td>1.977</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.787</td>
</tr>
<tr>
<td>11</td>
<td>2.034</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_25_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.730</td>
</tr>
<tr>
<td>12</td>
<td>2.061</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_1_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.703</td>
</tr>
<tr>
<td>13</td>
<td>2.122</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_23_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.642</td>
</tr>
<tr>
<td>14</td>
<td>2.122</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_30_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.642</td>
</tr>
<tr>
<td>15</td>
<td>2.134</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_22_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.630</td>
</tr>
<tr>
<td>16</td>
<td>2.147</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.617</td>
</tr>
<tr>
<td>17</td>
<td>2.195</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_24_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.569</td>
</tr>
<tr>
<td>18</td>
<td>2.212</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[0]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.552</td>
</tr>
<tr>
<td>19</td>
<td>2.213</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.551</td>
</tr>
<tr>
<td>20</td>
<td>2.254</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.510</td>
</tr>
<tr>
<td>21</td>
<td>2.282</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.482</td>
</tr>
<tr>
<td>22</td>
<td>2.284</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.480</td>
</tr>
<tr>
<td>23</td>
<td>2.322</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[1]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.442</td>
</tr>
<tr>
<td>24</td>
<td>2.365</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_26_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.399</td>
</tr>
<tr>
<td>25</td>
<td>2.372</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_17_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.392</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s1/Q</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.286</td>
<td>npu_inst/sram_B_we_s0/Q</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>npu_inst/sram_A_we_s0/Q</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>npu_inst/tp_inst/k_4_s0/Q</td>
<td>npu_inst/tp_inst/k_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>npu_inst/tp_inst/j_1_s1/Q</td>
<td>npu_inst/tp_inst/j_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>npu_inst/tp_inst/k_1_s0/Q</td>
<td>npu_inst/tp_inst/k_1_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/Q</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_3_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_3_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.711</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>13</td>
<td>0.711</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>14</td>
<td>0.711</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>15</td>
<td>0.711</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/Q</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>16</td>
<td>0.711</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1/Q</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.711</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>npu_inst/tp_inst/k_0_s0/Q</td>
<td>npu_inst/tp_inst/k_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.712</td>
<td>npu_inst/tp_inst/dot_inst/i_2_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>21</td>
<td>0.712</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>22</td>
<td>0.714</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>23</td>
<td>0.714</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>24</td>
<td>0.715</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3/Q</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>25</td>
<td>0.715</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_2_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.506</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/RESET</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>2</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>3</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>4</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/done_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>5</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>6</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>7</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>8</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>9</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>10</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>11</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>12</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>13</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>14</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>15</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>16</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>17</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>18</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>19</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>20</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>21</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>22</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>23</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>24</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>25</td>
<td>16.518</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.603</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>2</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>3</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/done_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>4</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>5</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>6</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>7</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>8</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>9</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>10</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>11</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>12</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>13</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>14</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>15</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>16</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>17</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>18</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>19</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>20</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>21</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>22</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>23</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>24</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>25</td>
<td>3.152</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_to_sync_20_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_to_sync_21_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
</tr>
<tr>
<td>13.437</td>
<td>12.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n20_s45/S0</td>
</tr>
<tr>
<td>13.939</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n20_s45/O</td>
</tr>
<tr>
<td>15.893</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>npu_inst/tp_inst/mul_inst/n721_s10/I0</td>
</tr>
<tr>
<td>16.992</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n721_s10/F</td>
</tr>
<tr>
<td>16.997</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>npu_inst/tp_inst/mul_inst/n721_s9/I2</td>
</tr>
<tr>
<td>17.819</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n721_s9/F</td>
</tr>
<tr>
<td>20.219</td>
<td>2.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/dsp_b0[4]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.423, 12.130%; route: 17.094, 85.575%; tC2Q: 0.458, 2.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.429</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/n264_s2/I0</td>
</tr>
<tr>
<td>16.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n264_s2/F</td>
</tr>
<tr>
<td>19.532</td>
<td>3.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.310%; route: 15.877, 82.314%; tC2Q: 0.458, 2.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.928</td>
<td>2.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>npu_inst/tp_inst/dot_inst/n250_s2/I0</td>
</tr>
<tr>
<td>16.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n250_s2/F</td>
</tr>
<tr>
<td>19.529</td>
<td>2.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.312%; route: 15.874, 82.311%; tC2Q: 0.458, 2.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
</tr>
<tr>
<td>13.437</td>
<td>12.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n20_s45/S0</td>
</tr>
<tr>
<td>13.939</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n20_s45/O</td>
</tr>
<tr>
<td>15.893</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>npu_inst/tp_inst/mul_inst/n721_s10/I0</td>
</tr>
<tr>
<td>16.992</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n721_s10/F</td>
</tr>
<tr>
<td>16.997</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>npu_inst/tp_inst/mul_inst/n721_s9/I2</td>
</tr>
<tr>
<td>17.819</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n721_s9/F</td>
</tr>
<tr>
<td>18.624</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n649_s9/I2</td>
</tr>
<tr>
<td>19.250</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n649_s9/F</td>
</tr>
<tr>
<td>19.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/dsp_b0[0]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[0]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.049, 16.042%; route: 15.499, 81.546%; tC2Q: 0.458, 2.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>402</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I0</td>
</tr>
<tr>
<td>3.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R23C17[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>5.151</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n289_s10/I2</td>
</tr>
<tr>
<td>6.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n289_s10/F</td>
</tr>
<tr>
<td>7.385</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n289_s9/I3</td>
</tr>
<tr>
<td>8.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n289_s9/F</td>
</tr>
<tr>
<td>10.794</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n289_s13/I1</td>
</tr>
<tr>
<td>11.596</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C21[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n289_s13/F</td>
</tr>
<tr>
<td>12.019</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n321_s11/I0</td>
</tr>
<tr>
<td>13.051</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C22[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n321_s11/F</td>
</tr>
<tr>
<td>13.861</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n321_s9/I1</td>
</tr>
<tr>
<td>14.487</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n321_s9/F</td>
</tr>
<tr>
<td>17.074</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_4_s3/I2</td>
</tr>
<tr>
<td>18.106</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_4_s3/F</td>
</tr>
<tr>
<td>18.111</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_4_s1/I1</td>
</tr>
<tr>
<td>19.143</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_4_s1/F</td>
</tr>
<tr>
<td>19.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.477, 39.562%; route: 10.964, 58.013%; tC2Q: 0.458, 2.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.928</td>
<td>2.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/n249_s2/I0</td>
</tr>
<tr>
<td>16.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n249_s2/F</td>
</tr>
<tr>
<td>19.050</td>
<td>2.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.702%; route: 15.395, 81.861%; tC2Q: 0.458, 2.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.928</td>
<td>2.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n251_s2/I0</td>
</tr>
<tr>
<td>16.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n251_s2/F</td>
</tr>
<tr>
<td>19.045</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.707%; route: 15.389, 81.855%; tC2Q: 0.458, 2.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
</tr>
<tr>
<td>13.922</td>
<td>13.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n189_s45/S0</td>
</tr>
<tr>
<td>14.424</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n189_s45/O</td>
</tr>
<tr>
<td>16.556</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>npu_inst/tp_inst/mul_inst/n671_s10/I0</td>
</tr>
<tr>
<td>17.582</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n671_s10/F</td>
</tr>
<tr>
<td>18.001</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n671_s9/I2</td>
</tr>
<tr>
<td>19.033</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n671_s9/F</td>
</tr>
<tr>
<td>19.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/dsp_b0[1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[1]_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.560, 13.625%; route: 15.770, 83.935%; tC2Q: 0.458, 2.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.429</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n261_s2/I0</td>
</tr>
<tr>
<td>16.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n261_s2/F</td>
</tr>
<tr>
<td>19.031</td>
<td>2.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.718%; route: 15.376, 81.842%; tC2Q: 0.458, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.429</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/n255_s2/I0</td>
</tr>
<tr>
<td>16.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n255_s2/F</td>
</tr>
<tr>
<td>19.031</td>
<td>2.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.718%; route: 15.376, 81.842%; tC2Q: 0.458, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.932</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>npu_inst/tp_inst/dot_inst/n244_s2/I0</td>
</tr>
<tr>
<td>16.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n244_s2/F</td>
</tr>
<tr>
<td>18.974</td>
<td>2.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_25_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C43[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 13.599%; route: 15.725, 83.954%; tC2Q: 0.458, 2.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
</tr>
<tr>
<td>11.979</td>
<td>11.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n23_s45/S0</td>
</tr>
<tr>
<td>12.481</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n23_s45/O</td>
</tr>
<tr>
<td>15.573</td>
<td>3.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>npu_inst/tp_inst/mul_inst/n724_s10/I0</td>
</tr>
<tr>
<td>16.199</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n724_s10/F</td>
</tr>
<tr>
<td>16.204</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>npu_inst/tp_inst/mul_inst/n724_s9/I2</td>
</tr>
<tr>
<td>17.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n724_s9/F</td>
</tr>
<tr>
<td>18.947</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/dsp_b0[4]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_1_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.950, 10.426%; route: 16.295, 87.123%; tC2Q: 0.458, 2.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.439</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>npu_inst/tp_inst/dot_inst/n246_s2/I0</td>
</tr>
<tr>
<td>16.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n246_s2/F</td>
</tr>
<tr>
<td>18.886</td>
<td>2.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_23_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.840%; route: 15.231, 81.701%; tC2Q: 0.458, 2.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.439</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/n239_s2/I0</td>
</tr>
<tr>
<td>16.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n239_s2/F</td>
</tr>
<tr>
<td>18.886</td>
<td>2.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_30_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C43[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.840%; route: 15.231, 81.701%; tC2Q: 0.458, 2.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.928</td>
<td>2.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n247_s2/I0</td>
</tr>
<tr>
<td>16.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n247_s2/F</td>
</tr>
<tr>
<td>18.874</td>
<td>1.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_22_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.850%; route: 15.219, 81.689%; tC2Q: 0.458, 2.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.914</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n252_s2/I0</td>
</tr>
<tr>
<td>16.946</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C43[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n252_s2/F</td>
</tr>
<tr>
<td>18.861</td>
<td>1.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.862%; route: 15.205, 81.676%; tC2Q: 0.458, 2.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.932</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n245_s2/I0</td>
</tr>
<tr>
<td>16.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n245_s2/F</td>
</tr>
<tr>
<td>18.813</td>
<td>2.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_24_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C43[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 13.716%; route: 15.564, 83.816%; tC2Q: 0.458, 2.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
</tr>
<tr>
<td>13.922</td>
<td>13.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n189_s45/S0</td>
</tr>
<tr>
<td>14.424</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n189_s45/O</td>
</tr>
<tr>
<td>16.721</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>npu_inst/tp_inst/mul_inst/n725_s9/I1</td>
</tr>
<tr>
<td>17.747</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n725_s9/F</td>
</tr>
<tr>
<td>18.170</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>npu_inst/tp_inst/mul_inst/n653_s9/I2</td>
</tr>
<tr>
<td>18.796</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n653_s9/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/dsp_b0[0]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[0]_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.154, 11.610%; route: 15.940, 85.919%; tC2Q: 0.458, 2.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
</tr>
<tr>
<td>13.922</td>
<td>13.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n189_s45/S0</td>
</tr>
<tr>
<td>14.424</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n189_s45/O</td>
</tr>
<tr>
<td>16.721</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>npu_inst/tp_inst/mul_inst/n725_s9/I1</td>
</tr>
<tr>
<td>17.747</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n725_s9/F</td>
</tr>
<tr>
<td>18.795</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/dsp_b0[4]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.528, 8.237%; route: 16.565, 89.293%; tC2Q: 0.458, 2.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.306</td>
<td>2.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>npu_inst/tp_inst/dot_inst/n256_s2/I0</td>
</tr>
<tr>
<td>16.338</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n256_s2/F</td>
</tr>
<tr>
<td>18.754</td>
<td>2.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.954%; route: 15.098, 81.570%; tC2Q: 0.458, 2.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.439</td>
<td>2.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/n248_s2/I0</td>
</tr>
<tr>
<td>16.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n248_s2/F</td>
</tr>
<tr>
<td>18.726</td>
<td>2.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.978%; route: 15.070, 81.542%; tC2Q: 0.458, 2.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.276</td>
<td>2.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n253_s2/I0</td>
</tr>
<tr>
<td>16.308</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C42[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n253_s2/F</td>
</tr>
<tr>
<td>18.724</td>
<td>2.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 15.979%; route: 15.069, 81.541%; tC2Q: 0.458, 2.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
</tr>
<tr>
<td>13.768</td>
<td>13.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n185_s45/S0</td>
</tr>
<tr>
<td>14.270</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C36[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n185_s45/O</td>
</tr>
<tr>
<td>16.549</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][B]</td>
<td>npu_inst/tp_inst/mul_inst/n667_s10/I0</td>
</tr>
<tr>
<td>17.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n667_s10/F</td>
</tr>
<tr>
<td>17.587</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n667_s9/I2</td>
</tr>
<tr>
<td>18.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n667_s9/F</td>
</tr>
<tr>
<td>18.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/dsp_b0[1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[1]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/dsp_b0[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.633, 14.277%; route: 15.351, 83.237%; tC2Q: 0.458, 2.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>7.258</td>
<td>6.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>npu_inst/tp_inst/n13082_s3/I0</td>
</tr>
<tr>
<td>8.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13082_s3/F</td>
</tr>
<tr>
<td>12.452</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n56_s1/I3</td>
</tr>
<tr>
<td>13.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R8C41[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n56_s1/F</td>
</tr>
<tr>
<td>15.932</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/n243_s2/I0</td>
</tr>
<tr>
<td>16.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n243_s2/F</td>
</tr>
<tr>
<td>18.643</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_26_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C43[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 13.843%; route: 15.394, 83.666%; tC2Q: 0.458, 2.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>402</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I0</td>
</tr>
<tr>
<td>3.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R23C17[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>5.299</td>
<td>2.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n286_s10/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n286_s10/F</td>
</tr>
<tr>
<td>7.703</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n286_s9/I3</td>
</tr>
<tr>
<td>8.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n286_s9/F</td>
</tr>
<tr>
<td>9.664</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n286_s13/I1</td>
</tr>
<tr>
<td>10.486</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n286_s13/F</td>
</tr>
<tr>
<td>12.594</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n318_s11/I0</td>
</tr>
<tr>
<td>13.693</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n318_s11/F</td>
</tr>
<tr>
<td>14.520</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_17_s8/I0</td>
</tr>
<tr>
<td>15.619</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_17_s8/F</td>
</tr>
<tr>
<td>16.593</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_17_s3/I1</td>
</tr>
<tr>
<td>17.395</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_17_s3/F</td>
</tr>
<tr>
<td>17.814</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_17_s10/I3</td>
</tr>
<tr>
<td>18.636</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_17_s10/F</td>
</tr>
<tr>
<td>18.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[0]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_17_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.597, 41.305%; route: 10.337, 56.203%; tC2Q: 0.458, 2.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/tp_sram_C_we_s1/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">npu_inst/sram_C_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_B_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][B]</td>
<td>npu_inst/sram_B_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][B]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>npu_inst/sram_A_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/k_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/k_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>npu_inst/tp_inst/k_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C7[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_4_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>npu_inst/tp_inst/n11417_s10/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n11417_s10/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>npu_inst/tp_inst/k_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>npu_inst/tp_inst/k_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n233_s4/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n233_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mac_idx_2_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5033_s4/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5033_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mac_idx_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R26C13[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/n1754_s2/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/sub_inst/n1754_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C13[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/j_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/j_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>npu_inst/tp_inst/j_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R6C25[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/j_1_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>npu_inst/tp_inst/n13361_s8/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n13361_s8/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/j_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>npu_inst/tp_inst/j_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>npu_inst/tp_inst/j_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/k_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/k_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>npu_inst/tp_inst/k_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_1_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>npu_inst/tp_inst/n11420_s10/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n11420_s10/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>npu_inst/tp_inst/k_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>npu_inst/tp_inst/k_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.468</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.802</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C46[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.805</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>npu_inst/spi_inst/n10_s2/I0</td>
</tr>
<tr>
<td>5.177</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/n10_s2/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.468</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 69.966%; route: 1.342, 30.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 69.966%; route: 1.342, 30.034%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mul_count_3_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5028_s2/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5028_s2/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mul_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n237_s3/I0</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n237_s3/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_idx_1_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5577_s4/I1</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5577_s4/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_idx_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R27C16[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5576_s4/I2</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5576_s4/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R26C13[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_2_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/n1753_s2/I3</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/sub_inst/n1753_s2/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_2_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>npu_inst/tp_inst/add_inst/n1497_s2/I3</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/add_inst/n1497_s2/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>npu_inst/tp_inst/add_inst/n1498_s2/I2</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/add_inst/n1498_s2/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R3C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_2_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1533_s2/I3</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1533_s2/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/k_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/k_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>npu_inst/tp_inst/k_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_0_s0/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>npu_inst/tp_inst/n11421_s10/I0</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n11421_s10/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/k_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>npu_inst/tp_inst/k_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>npu_inst/tp_inst/k_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_2_s1/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n235_s4/I1</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n235_s4/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1540_s4/I1</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1540_s4/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R23C22[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/n_0_s1/Q</td>
</tr>
<tr>
<td>0.526</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5556_s4/I0</td>
</tr>
<tr>
<td>0.898</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5556_s4/F</td>
</tr>
<tr>
<td>0.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/n_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>260</td>
<td>R3C27[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_1_s1/Q</td>
</tr>
<tr>
<td>0.526</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1542_s4/I1</td>
</tr>
<tr>
<td>0.898</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1542_s4/F</td>
</tr>
<tr>
<td>0.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mul_count_0_s3/Q</td>
</tr>
<tr>
<td>0.527</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5035_s6/I3</td>
</tr>
<tr>
<td>0.899</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5035_s6/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mul_count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mul_count_2_s1/Q</td>
</tr>
<tr>
<td>0.527</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5029_s4/I0</td>
</tr>
<tr>
<td>0.899</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5029_s4/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mul_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/add_27_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/CLK</td>
</tr>
<tr>
<td>21.353</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C43[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/done_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.420%; route: 3.113, 67.623%; tC2Q: 0.458, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/done_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2948</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2935</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.940%; route: 2.105, 66.528%; tC2Q: 0.333, 10.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_to_sync_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_to_sync_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_to_sync_20_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_to_sync_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_to_sync_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_to_sync_21_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_out_sync2_reg_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2948</td>
<td>npu_inst/n117_6</td>
<td>16.506</td>
<td>2.777</td>
</tr>
<tr>
<td>2935</td>
<td>rpll_clk</td>
<td>0.789</td>
<td>0.262</td>
</tr>
<tr>
<td>517</td>
<td>npu_inst/tp_inst/mul_inst/k[0]</td>
<td>7.659</td>
<td>4.673</td>
</tr>
<tr>
<td>402</td>
<td>npu_inst/tp_inst/conv_inst/m[0]</td>
<td>1.865</td>
<td>3.432</td>
</tr>
<tr>
<td>385</td>
<td>npu_inst/tp_inst/conv_inst/m[1]</td>
<td>2.337</td>
<td>3.743</td>
</tr>
<tr>
<td>303</td>
<td>npu_inst/op_code_Z[0]</td>
<td>3.466</td>
<td>7.651</td>
</tr>
<tr>
<td>288</td>
<td>npu_inst/tp_inst/conv_dsp_ce</td>
<td>10.013</td>
<td>3.796</td>
</tr>
<tr>
<td>270</td>
<td>npu_inst/op_code_Z[1]</td>
<td>4.003</td>
<td>4.970</td>
</tr>
<tr>
<td>260</td>
<td>npu_inst/tp_inst/mul_inst/k[1]</td>
<td>8.982</td>
<td>4.006</td>
</tr>
<tr>
<td>171</td>
<td>npu_inst/tp_inst/conv_inst/n[0]</td>
<td>4.860</td>
<td>3.622</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C10</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 40 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sclk -period 20 -waveform {0 10} [get_ports {sclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rpll_clk -period 21.164 -waveform {0 10.582} [get_nets {rpll_clk}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {sclk}] -to [get_clocks {rpll_clk}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {rpll_clk}] -to [get_clocks {sclk}] </td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {sclk}] -group [get_clocks {rpll_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
