<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/arm/arm.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../aarch64/vm_version_aarch64.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_arm.cpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/arm.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 114,18 ***</span>
<span class="line-new-header">--- 114,35 ---</span>
      return ( 9 * 4 );
    }
  
  };
  
<span class="line-added">+ class Node::PD {</span>
<span class="line-added">+ public:</span>
<span class="line-added">+   enum NodeFlags {</span>
<span class="line-added">+     _last_flag = Node::_last_flag</span>
<span class="line-added">+   };</span>
<span class="line-added">+ };</span>
<span class="line-added">+ </span>
  %}
  
  source %{
  #define __ _masm.
  
  static FloatRegister reg_to_FloatRegister_object(int register_encoding);
  static Register reg_to_register_object(int register_encoding);
  
<span class="line-added">+ void PhaseOutput::pd_perform_mach_node_analysis() {</span>
<span class="line-added">+ }</span>
<span class="line-added">+ </span>
<span class="line-added">+ int MachNode::pd_alignment_required() const {</span>
<span class="line-added">+   return 1;</span>
<span class="line-added">+ }</span>
<span class="line-added">+ </span>
<span class="line-added">+ int MachNode::compute_padding(int current_offset) const {</span>
<span class="line-added">+   return 0;</span>
<span class="line-added">+ }</span>
  
  // ****************************************************************************
  
  // REQUIRED FUNCTIONALITY
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 135,11 ***</span>
    return true;
  }
  
  // emit an interrupt that is caught by the debugger (for debugging compiler)
  void emit_break(CodeBuffer &amp;cbuf) {
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
    __ breakpoint();
  }
  
  #ifndef PRODUCT
  void MachBreakpointNode::format( PhaseRegAlloc *, outputStream *st ) const {
<span class="line-new-header">--- 152,11 ---</span>
    return true;
  }
  
  // emit an interrupt that is caught by the debugger (for debugging compiler)
  void emit_break(CodeBuffer &amp;cbuf) {
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
    __ breakpoint();
  }
  
  #ifndef PRODUCT
  void MachBreakpointNode::format( PhaseRegAlloc *, outputStream *st ) const {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 155,19 ***</span>
    return MachNode::size(ra_);
  }
  
  
  void emit_nop(CodeBuffer &amp;cbuf) {
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
    __ nop();
  }
  
  
  void emit_call_reloc(CodeBuffer &amp;cbuf, const MachCallNode *n, MachOper *m, RelocationHolder const&amp; rspec) {
    int ret_addr_offset0 = n-&gt;as_MachCall()-&gt;ret_addr_offset();
    int call_site_offset = cbuf.insts()-&gt;mark_off();
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
    __ set_inst_mark(); // needed in emit_to_interp_stub() to locate the call
    address target = (address)m-&gt;method();
    assert(n-&gt;as_MachCall()-&gt;entry_point() == target, &quot;sanity&quot;);
    assert(maybe_far_call(n) == !__ reachable_from_cache(target), &quot;sanity&quot;);
    assert(cache_reachable() == __ cache_fully_reachable(), &quot;sanity&quot;);
<span class="line-new-header">--- 172,19 ---</span>
    return MachNode::size(ra_);
  }
  
  
  void emit_nop(CodeBuffer &amp;cbuf) {
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
    __ nop();
  }
  
  
  void emit_call_reloc(CodeBuffer &amp;cbuf, const MachCallNode *n, MachOper *m, RelocationHolder const&amp; rspec) {
    int ret_addr_offset0 = n-&gt;as_MachCall()-&gt;ret_addr_offset();
    int call_site_offset = cbuf.insts()-&gt;mark_off();
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
    __ set_inst_mark(); // needed in emit_to_interp_stub() to locate the call
    address target = (address)m-&gt;method();
    assert(n-&gt;as_MachCall()-&gt;entry_point() == target, &quot;sanity&quot;);
    assert(maybe_far_call(n) == !__ reachable_from_cache(target), &quot;sanity&quot;);
    assert(cache_reachable() == __ cache_fully_reachable(), &quot;sanity&quot;);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 192,11 ***</span>
  
  
  //=============================================================================
  const RegMask&amp; MachConstantBaseNode::_out_RegMask = PTR_REG_mask();
  
<span class="line-modified">! int Compile::ConstantTable::calculate_table_base_offset() const {</span>
    int offset = -(size() / 2);
    // flds, fldd: 8-bit  offset multiplied by 4: +/- 1024
    // ldr, ldrb : 12-bit offset:                 +/- 4096
    if (!Assembler::is_simm10(offset)) {
      offset = Assembler::min_simm10();
<span class="line-new-header">--- 209,11 ---</span>
  
  
  //=============================================================================
  const RegMask&amp; MachConstantBaseNode::_out_RegMask = PTR_REG_mask();
  
<span class="line-modified">! int ConstantTable::calculate_table_base_offset() const {</span>
    int offset = -(size() / 2);
    // flds, fldd: 8-bit  offset multiplied by 4: +/- 1024
    // ldr, ldrb : 12-bit offset:                 +/- 4096
    if (!Assembler::is_simm10(offset)) {
      offset = Assembler::min_simm10();
</pre>
<hr />
<pre>
<span class="line-old-header">*** 209,12 ***</span>
    ShouldNotReachHere();
  }
  
  void MachConstantBaseNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const {
    Compile* C = ra_-&gt;C;
<span class="line-modified">!   Compile::ConstantTable&amp; constant_table = C-&gt;constant_table();</span>
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
  
    Register r = as_Register(ra_-&gt;get_encode(this));
    CodeSection* consts_section = __ code()-&gt;consts();
    int consts_size = consts_section-&gt;align_at_start(consts_section-&gt;size());
    assert(constant_table.size() == consts_size, &quot;must be: %d == %d&quot;, constant_table.size(), consts_size);
<span class="line-new-header">--- 226,12 ---</span>
    ShouldNotReachHere();
  }
  
  void MachConstantBaseNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const {
    Compile* C = ra_-&gt;C;
<span class="line-modified">!   ConstantTable&amp; constant_table = C-&gt;output()-&gt;constant_table();</span>
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
  
    Register r = as_Register(ra_-&gt;get_encode(this));
    CodeSection* consts_section = __ code()-&gt;consts();
    int consts_size = consts_section-&gt;align_at_start(consts_section-&gt;size());
    assert(constant_table.size() == consts_size, &quot;must be: %d == %d&quot;, constant_table.size(), consts_size);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 243,23 ***</span>
  
    for (int i = 0; i &lt; OptoPrologueNops; i++) {
      st-&gt;print_cr(&quot;NOP&quot;); st-&gt;print(&quot;\t&quot;);
    }
  
<span class="line-modified">!   size_t framesize = C-&gt;frame_size_in_bytes();</span>
    assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
<span class="line-modified">!   int bangsize = C-&gt;bang_size_in_bytes();</span>
    // Remove two words for return addr and rbp,
    framesize -= 2*wordSize;
    bangsize -= 2*wordSize;
  
    // Calls to C2R adapters often do not accept exceptional returns.
    // We require that their callers must bang for them.  But be careful, because
    // some VM calls (such as call site linkage) can use several kilobytes of
    // stack.  But the stack safety zone should account for that.
    // See bugs 4446381, 4468289, 4497237.
<span class="line-modified">!   if (C-&gt;need_stack_bang(bangsize)) {</span>
      st-&gt;print_cr(&quot;! stack bang (%d bytes)&quot;, bangsize); st-&gt;print(&quot;\t&quot;);
    }
    st-&gt;print_cr(&quot;PUSH   R_FP|R_LR_LR&quot;); st-&gt;print(&quot;\t&quot;);
    if (framesize != 0) {
      st-&gt;print   (&quot;SUB    R_SP, R_SP, &quot; SIZE_FORMAT,framesize);
<span class="line-new-header">--- 260,23 ---</span>
  
    for (int i = 0; i &lt; OptoPrologueNops; i++) {
      st-&gt;print_cr(&quot;NOP&quot;); st-&gt;print(&quot;\t&quot;);
    }
  
<span class="line-modified">!   size_t framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
    assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
<span class="line-modified">!   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();</span>
    // Remove two words for return addr and rbp,
    framesize -= 2*wordSize;
    bangsize -= 2*wordSize;
  
    // Calls to C2R adapters often do not accept exceptional returns.
    // We require that their callers must bang for them.  But be careful, because
    // some VM calls (such as call site linkage) can use several kilobytes of
    // stack.  But the stack safety zone should account for that.
    // See bugs 4446381, 4468289, 4497237.
<span class="line-modified">!   if (C-&gt;output()-&gt;need_stack_bang(bangsize)) {</span>
      st-&gt;print_cr(&quot;! stack bang (%d bytes)&quot;, bangsize); st-&gt;print(&quot;\t&quot;);
    }
    st-&gt;print_cr(&quot;PUSH   R_FP|R_LR_LR&quot;); st-&gt;print(&quot;\t&quot;);
    if (framesize != 0) {
      st-&gt;print   (&quot;SUB    R_SP, R_SP, &quot; SIZE_FORMAT,framesize);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 267,46 ***</span>
  }
  #endif
  
  void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
    Compile* C = ra_-&gt;C;
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
  
    for (int i = 0; i &lt; OptoPrologueNops; i++) {
      __ nop();
    }
  
<span class="line-modified">!   size_t framesize = C-&gt;frame_size_in_bytes();</span>
    assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
<span class="line-modified">!   int bangsize = C-&gt;bang_size_in_bytes();</span>
    // Remove two words for return addr and fp,
    framesize -= 2*wordSize;
    bangsize -= 2*wordSize;
  
    // Calls to C2R adapters often do not accept exceptional returns.
    // We require that their callers must bang for them.  But be careful, because
    // some VM calls (such as call site linkage) can use several kilobytes of
    // stack.  But the stack safety zone should account for that.
    // See bugs 4446381, 4468289, 4497237.
<span class="line-modified">!   if (C-&gt;need_stack_bang(bangsize)) {</span>
      __ arm_stack_overflow_check(bangsize, Rtemp);
    }
  
    __ raw_push(FP, LR);
    if (framesize != 0) {
      __ sub_slow(SP, SP, framesize);
    }
  
    // offset from scratch buffer is not valid
    if (strcmp(cbuf.name(), &quot;Compile::Fill_buffer&quot;) == 0) {
<span class="line-modified">!     C-&gt;set_frame_complete( __ offset() );</span>
    }
  
    if (C-&gt;has_mach_constant_base_node()) {
      // NOTE: We set the table base offset here because users might be
      // emitted before MachConstantBaseNode.
<span class="line-modified">!     Compile::ConstantTable&amp; constant_table = C-&gt;constant_table();</span>
      constant_table.set_table_base_offset(constant_table.calculate_table_base_offset());
    }
  }
  
  uint MachPrologNode::size(PhaseRegAlloc *ra_) const {
<span class="line-new-header">--- 284,46 ---</span>
  }
  #endif
  
  void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
    Compile* C = ra_-&gt;C;
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
  
    for (int i = 0; i &lt; OptoPrologueNops; i++) {
      __ nop();
    }
  
<span class="line-modified">!   size_t framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
    assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
<span class="line-modified">!   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();</span>
    // Remove two words for return addr and fp,
    framesize -= 2*wordSize;
    bangsize -= 2*wordSize;
  
    // Calls to C2R adapters often do not accept exceptional returns.
    // We require that their callers must bang for them.  But be careful, because
    // some VM calls (such as call site linkage) can use several kilobytes of
    // stack.  But the stack safety zone should account for that.
    // See bugs 4446381, 4468289, 4497237.
<span class="line-modified">!   if (C-&gt;output()-&gt;need_stack_bang(bangsize)) {</span>
      __ arm_stack_overflow_check(bangsize, Rtemp);
    }
  
    __ raw_push(FP, LR);
    if (framesize != 0) {
      __ sub_slow(SP, SP, framesize);
    }
  
    // offset from scratch buffer is not valid
    if (strcmp(cbuf.name(), &quot;Compile::Fill_buffer&quot;) == 0) {
<span class="line-modified">!     C-&gt;output()-&gt;set_frame_complete( __ offset() );</span>
    }
  
    if (C-&gt;has_mach_constant_base_node()) {
      // NOTE: We set the table base offset here because users might be
      // emitted before MachConstantBaseNode.
<span class="line-modified">!     ConstantTable&amp; constant_table = C-&gt;output()-&gt;constant_table();</span>
      constant_table.set_table_base_offset(constant_table.calculate_table_base_offset());
    }
  }
  
  uint MachPrologNode::size(PhaseRegAlloc *ra_) const {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 320,11 ***</span>
  //=============================================================================
  #ifndef PRODUCT
  void MachEpilogNode::format( PhaseRegAlloc *ra_, outputStream *st ) const {
    Compile* C = ra_-&gt;C;
  
<span class="line-modified">!   size_t framesize = C-&gt;frame_size_in_bytes();</span>
    framesize -= 2*wordSize;
  
    if (framesize != 0) {
      st-&gt;print(&quot;ADD    R_SP, R_SP, &quot; SIZE_FORMAT &quot;\n\t&quot;,framesize);
    }
<span class="line-new-header">--- 337,11 ---</span>
  //=============================================================================
  #ifndef PRODUCT
  void MachEpilogNode::format( PhaseRegAlloc *ra_, outputStream *st ) const {
    Compile* C = ra_-&gt;C;
  
<span class="line-modified">!   size_t framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
    framesize -= 2*wordSize;
  
    if (framesize != 0) {
      st-&gt;print(&quot;ADD    R_SP, R_SP, &quot; SIZE_FORMAT &quot;\n\t&quot;,framesize);
    }
</pre>
<hr />
<pre>
<span class="line-old-header">*** 337,14 ***</span>
    }
  }
  #endif
  
  void MachEpilogNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
    Compile* C = ra_-&gt;C;
  
<span class="line-modified">!   size_t framesize = C-&gt;frame_size_in_bytes();</span>
    framesize -= 2*wordSize;
    if (framesize != 0) {
      __ add_slow(SP, SP, framesize);
    }
    __ raw_pop(FP, LR);
<span class="line-new-header">--- 354,14 ---</span>
    }
  }
  #endif
  
  void MachEpilogNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
    Compile* C = ra_-&gt;C;
  
<span class="line-modified">!   size_t framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
    framesize -= 2*wordSize;
    if (framesize != 0) {
      __ add_slow(SP, SP, framesize);
    }
    __ raw_pop(FP, LR);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 365,17 ***</span>
  
  const Pipeline * MachEpilogNode::pipeline() const {
    return MachNode::pipeline_class();
  }
  
<span class="line-removed">- int MachEpilogNode::safepoint_offset() const {</span>
<span class="line-removed">-   assert( do_polling(), &quot;no return for this epilog node&quot;);</span>
<span class="line-removed">-   //  return MacroAssembler::size_of_sethi(os::get_polling_page());</span>
<span class="line-removed">-   Unimplemented();</span>
<span class="line-removed">-   return 0;</span>
<span class="line-removed">- }</span>
<span class="line-removed">- </span>
  //=============================================================================
  
  // Figure out which register class each belongs in: rc_int, rc_float, rc_stack
  enum RC { rc_bad, rc_int, rc_float, rc_stack };
  static enum RC rc_class( OptoReg::Name reg ) {
<span class="line-new-header">--- 382,10 ---</span>
</pre>
<hr />
<pre>
<span class="line-old-header">*** 427,11 ***</span>
    // Shared code does not expect instruction set capability based bailouts here.
    // Handle offset unreachable bailout with minimal change in shared code.
    // Bailout only for real instruction emit.
    // This requires a single comment change in shared code. ( see output.cpp &quot;Normal&quot; instruction case )
  
<span class="line-modified">!   MacroAssembler _masm(cbuf);</span>
  
    // --------------------------------------
    // Check for mem-mem move.  Load into unused float registers and fall into
    // the float-store case.
    if (src_first_rc == rc_stack &amp;&amp; dst_first_rc == rc_stack) {
<span class="line-new-header">--- 437,11 ---</span>
    // Shared code does not expect instruction set capability based bailouts here.
    // Handle offset unreachable bailout with minimal change in shared code.
    // Bailout only for real instruction emit.
    // This requires a single comment change in shared code. ( see output.cpp &quot;Normal&quot; instruction case )
  
<span class="line-modified">!   C2_MacroAssembler _masm(cbuf);</span>
  
    // --------------------------------------
    // Check for mem-mem move.  Load into unused float registers and fall into
    // the float-store case.
    if (src_first_rc == rc_stack &amp;&amp; dst_first_rc == rc_stack) {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 788,11 ***</span>
    st-&gt;print(&quot;NOP \t# %d bytes pad for loops and calls&quot;, 4 * _count);
  }
  #endif
  
  void MachNopNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc * ) const {
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
    for(int i = 0; i &lt; _count; i += 1) {
      __ nop();
    }
  }
  
<span class="line-new-header">--- 798,11 ---</span>
    st-&gt;print(&quot;NOP \t# %d bytes pad for loops and calls&quot;, 4 * _count);
  }
  #endif
  
  void MachNopNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc * ) const {
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
    for(int i = 0; i &lt; _count; i += 1) {
      __ nop();
    }
  }
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 809,11 ***</span>
    st-&gt;print(&quot;ADD    %s,R_SP+#%d&quot;,Matcher::regName[reg], offset);
  }
  #endif
  
  void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
    int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
    int reg = ra_-&gt;get_encode(this);
    Register dst = reg_to_register_object(reg);
  
    if (is_aimm(offset)) {
<span class="line-new-header">--- 819,11 ---</span>
    st-&gt;print(&quot;ADD    %s,R_SP+#%d&quot;,Matcher::regName[reg], offset);
  }
  #endif
  
  void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
    int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
    int reg = ra_-&gt;get_encode(this);
    Register dst = reg_to_register_object(reg);
  
    if (is_aimm(offset)) {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 825,11 ***</span>
  }
  
  uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
    // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_)
    assert(ra_ == ra_-&gt;C-&gt;regalloc(), &quot;sanity&quot;);
<span class="line-modified">!   return ra_-&gt;C-&gt;scratch_emit_size(this);</span>
  }
  
  //=============================================================================
  #ifndef PRODUCT
  #define R_RTEMP &quot;R_R12&quot;
<span class="line-new-header">--- 835,11 ---</span>
  }
  
  uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
    // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_)
    assert(ra_ == ra_-&gt;C-&gt;regalloc(), &quot;sanity&quot;);
<span class="line-modified">!   return ra_-&gt;C-&gt;output()-&gt;scratch_emit_size(this);</span>
  }
  
  //=============================================================================
  #ifndef PRODUCT
  #define R_RTEMP &quot;R_R12&quot;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 845,11 ***</span>
    st-&gt;print   (&quot;\tB.NE  SharedRuntime::handle_ic_miss_stub&quot;);
  }
  #endif
  
  void MachUEPNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
    Register iCache  = reg_to_register_object(Matcher::inline_cache_reg_encode());
    assert(iCache == Ricklass, &quot;should be&quot;);
    Register receiver = R0;
  
    __ load_klass(Rtemp, receiver);
<span class="line-new-header">--- 855,11 ---</span>
    st-&gt;print   (&quot;\tB.NE  SharedRuntime::handle_ic_miss_stub&quot;);
  }
  #endif
  
  void MachUEPNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
    Register iCache  = reg_to_register_object(Matcher::inline_cache_reg_encode());
    assert(iCache == Ricklass, &quot;should be&quot;);
    Register receiver = R0;
  
    __ load_klass(Rtemp, receiver);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 864,11 ***</span>
  
  //=============================================================================
  
  // Emit exception handler code.
  int HandlerImpl::emit_exception_handler(CodeBuffer&amp; cbuf) {
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
  
    address base = __ start_a_stub(size_exception_handler());
    if (base == NULL) {
      ciEnv::current()-&gt;record_failure(&quot;CodeCache is full&quot;);
      return 0;  // CodeBuffer::expand failed
<span class="line-new-header">--- 874,11 ---</span>
  
  //=============================================================================
  
  // Emit exception handler code.
  int HandlerImpl::emit_exception_handler(CodeBuffer&amp; cbuf) {
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
  
    address base = __ start_a_stub(size_exception_handler());
    if (base == NULL) {
      ciEnv::current()-&gt;record_failure(&quot;CodeCache is full&quot;);
      return 0;  // CodeBuffer::expand failed
</pre>
<hr />
<pre>
<span class="line-old-header">*** 887,11 ***</span>
  }
  
  int HandlerImpl::emit_deopt_handler(CodeBuffer&amp; cbuf) {
    // Can&#39;t use any of the current frame&#39;s registers as we may have deopted
    // at a poll and everything can be live.
<span class="line-modified">!   MacroAssembler _masm(&amp;cbuf);</span>
  
    address base = __ start_a_stub(size_deopt_handler());
    if (base == NULL) {
      ciEnv::current()-&gt;record_failure(&quot;CodeCache is full&quot;);
      return 0;  // CodeBuffer::expand failed
<span class="line-new-header">--- 897,11 ---</span>
  }
  
  int HandlerImpl::emit_deopt_handler(CodeBuffer&amp; cbuf) {
    // Can&#39;t use any of the current frame&#39;s registers as we may have deopted
    // at a poll and everything can be live.
<span class="line-modified">!   C2_MacroAssembler _masm(&amp;cbuf);</span>
  
    address base = __ start_a_stub(size_deopt_handler());
    if (base == NULL) {
      ciEnv::current()-&gt;record_failure(&quot;CodeCache is full&quot;);
      return 0;  // CodeBuffer::expand failed
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1090,14 ***</span>
  bool Matcher::is_generic_vector(MachOper* opnd)  {
    ShouldNotReachHere();  // generic vector operands not supported
    return false;
  }
  
  // Should the Matcher clone shifts on addressing modes, expecting them
  // to be subsumed into complex addressing expressions or compute them
  // into registers?
<span class="line-modified">! bool Matcher::clone_address_expressions(AddPNode* m, Matcher::MStack&amp; mstack, VectorSet&amp; address_visited) {</span>
    return clone_base_plus_offset_address(m, mstack, address_visited);
  }
  
  void Compile::reshape_address(AddPNode* addp) {
  }
<span class="line-new-header">--- 1100,23 ---</span>
  bool Matcher::is_generic_vector(MachOper* opnd)  {
    ShouldNotReachHere();  // generic vector operands not supported
    return false;
  }
  
<span class="line-added">+ // Should the matcher clone input &#39;m&#39; of node &#39;n&#39;?</span>
<span class="line-added">+ bool Matcher::pd_clone_node(Node* n, Node* m, Matcher::MStack&amp; mstack) {</span>
<span class="line-added">+   if (is_vshift_con_pattern(n, m)) { // ShiftV src (ShiftCntV con)</span>
<span class="line-added">+     mstack.push(m, Visit);           // m = ShiftCntV</span>
<span class="line-added">+     return true;</span>
<span class="line-added">+   }</span>
<span class="line-added">+   return false;</span>
<span class="line-added">+ }</span>
<span class="line-added">+ </span>
  // Should the Matcher clone shifts on addressing modes, expecting them
  // to be subsumed into complex addressing expressions or compute them
  // into registers?
<span class="line-modified">! bool Matcher::pd_clone_address_expressions(AddPNode* m, Matcher::MStack&amp; mstack, VectorSet&amp; address_visited) {</span>
    return clone_base_plus_offset_address(m, mstack, address_visited);
  }
  
  void Compile::reshape_address(AddPNode* addp) {
  }
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1278,11 ***</span>
  
    enc_class save_last_PC %{
      // preserve mark
      address mark = cbuf.insts()-&gt;mark();
      debug_only(int off0 = cbuf.insts_size());
<span class="line-modified">!     MacroAssembler _masm(&amp;cbuf);</span>
      int ret_addr_offset = as_MachCall()-&gt;ret_addr_offset();
      __ adr(LR, mark + ret_addr_offset);
      __ str(LR, Address(Rthread, JavaThread::last_Java_pc_offset()));
      debug_only(int off1 = cbuf.insts_size());
      assert(off1 - off0 == 2 * Assembler::InstructionSize, &quot;correct size prediction&quot;);
<span class="line-new-header">--- 1297,11 ---</span>
  
    enc_class save_last_PC %{
      // preserve mark
      address mark = cbuf.insts()-&gt;mark();
      debug_only(int off0 = cbuf.insts_size());
<span class="line-modified">!     C2_MacroAssembler _masm(&amp;cbuf);</span>
      int ret_addr_offset = as_MachCall()-&gt;ret_addr_offset();
      __ adr(LR, mark + ret_addr_offset);
      __ str(LR, Address(Rthread, JavaThread::last_Java_pc_offset()));
      debug_only(int off1 = cbuf.insts_size());
      assert(off1 - off0 == 2 * Assembler::InstructionSize, &quot;correct size prediction&quot;);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1292,27 ***</span>
  
    enc_class preserve_SP %{
      // preserve mark
      address mark = cbuf.insts()-&gt;mark();
      debug_only(int off0 = cbuf.insts_size());
<span class="line-modified">!     MacroAssembler _masm(&amp;cbuf);</span>
      // FP is preserved across all calls, even compiled calls.
      // Use it to preserve SP in places where the callee might change the SP.
      __ mov(Rmh_SP_save, SP);
      debug_only(int off1 = cbuf.insts_size());
      assert(off1 - off0 == 4, &quot;correct size prediction&quot;);
      // restore mark
      cbuf.insts()-&gt;set_mark(mark);
    %}
  
    enc_class restore_SP %{
<span class="line-modified">!     MacroAssembler _masm(&amp;cbuf);</span>
      __ mov(SP, Rmh_SP_save);
    %}
  
    enc_class Java_Dynamic_Call (method meth) %{
<span class="line-modified">!     MacroAssembler _masm(&amp;cbuf);</span>
      Register R8_ic_reg = reg_to_register_object(Matcher::inline_cache_reg_encode());
      assert(R8_ic_reg == Ricklass, &quot;should be&quot;);
      __ set_inst_mark();
      __ movw(R8_ic_reg, ((unsigned int)Universe::non_oop_word()) &amp; 0xffff);
      __ movt(R8_ic_reg, ((unsigned int)Universe::non_oop_word()) &gt;&gt; 16);
<span class="line-new-header">--- 1311,27 ---</span>
  
    enc_class preserve_SP %{
      // preserve mark
      address mark = cbuf.insts()-&gt;mark();
      debug_only(int off0 = cbuf.insts_size());
<span class="line-modified">!     C2_MacroAssembler _masm(&amp;cbuf);</span>
      // FP is preserved across all calls, even compiled calls.
      // Use it to preserve SP in places where the callee might change the SP.
      __ mov(Rmh_SP_save, SP);
      debug_only(int off1 = cbuf.insts_size());
      assert(off1 - off0 == 4, &quot;correct size prediction&quot;);
      // restore mark
      cbuf.insts()-&gt;set_mark(mark);
    %}
  
    enc_class restore_SP %{
<span class="line-modified">!     C2_MacroAssembler _masm(&amp;cbuf);</span>
      __ mov(SP, Rmh_SP_save);
    %}
  
    enc_class Java_Dynamic_Call (method meth) %{
<span class="line-modified">!     C2_MacroAssembler _masm(&amp;cbuf);</span>
      Register R8_ic_reg = reg_to_register_object(Matcher::inline_cache_reg_encode());
      assert(R8_ic_reg == Ricklass, &quot;should be&quot;);
      __ set_inst_mark();
      __ movw(R8_ic_reg, ((unsigned int)Universe::non_oop_word()) &amp; 0xffff);
      __ movt(R8_ic_reg, ((unsigned int)Universe::non_oop_word()) &gt;&gt; 16);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1336,11 ***</span>
        val &amp;= (((int)1) &lt;&lt; bit_width) - 1; // mask off sign bits
        for (int i = 0; i &lt; count - 1; i++) {
          val |= (val &lt;&lt; bit_width);
        }
      }
<span class="line-modified">!     MacroAssembler _masm(&amp;cbuf);</span>
  
      if (val == -1) {
        __ mvn($tmp$$Register, 0);
      } else if (val == 0) {
        __ mov($tmp$$Register, 0);
<span class="line-new-header">--- 1355,11 ---</span>
        val &amp;= (((int)1) &lt;&lt; bit_width) - 1; // mask off sign bits
        for (int i = 0; i &lt; count - 1; i++) {
          val |= (val &lt;&lt; bit_width);
        }
      }
<span class="line-modified">!     C2_MacroAssembler _masm(&amp;cbuf);</span>
  
      if (val == -1) {
        __ mvn($tmp$$Register, 0);
      } else if (val == 0) {
        __ mov($tmp$$Register, 0);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1353,11 ***</span>
  
    enc_class LdReplImmF(immF src, regD dst, iRegI tmp) %{
      // Replicate float con 2 times and pack into vector (8 bytes) in regD.
      float fval = $src$$constant;
      int val = *((int*)&amp;fval);
<span class="line-modified">!     MacroAssembler _masm(&amp;cbuf);</span>
  
      if (val == -1) {
        __ mvn($tmp$$Register, 0);
      } else if (val == 0) {
        __ mov($tmp$$Register, 0);
<span class="line-new-header">--- 1372,11 ---</span>
  
    enc_class LdReplImmF(immF src, regD dst, iRegI tmp) %{
      // Replicate float con 2 times and pack into vector (8 bytes) in regD.
      float fval = $src$$constant;
      int val = *((int*)&amp;fval);
<span class="line-modified">!     C2_MacroAssembler _masm(&amp;cbuf);</span>
  
      if (val == -1) {
        __ mvn($tmp$$Register, 0);
      } else if (val == 0) {
        __ mov($tmp$$Register, 0);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1368,11 ***</span>
      __ fmdrr($dst$$FloatRegister, $tmp$$Register, $tmp$$Register);
    %}
  
    enc_class enc_String_Compare(R0RegP str1, R1RegP str2, R2RegI cnt1, R3RegI cnt2, iRegI result, iRegI tmp1, iRegI tmp2) %{
      Label Ldone, Lloop;
<span class="line-modified">!     MacroAssembler _masm(&amp;cbuf);</span>
  
      Register   str1_reg = $str1$$Register;
      Register   str2_reg = $str2$$Register;
      Register   cnt1_reg = $cnt1$$Register; // int
      Register   cnt2_reg = $cnt2$$Register; // int
<span class="line-new-header">--- 1387,11 ---</span>
      __ fmdrr($dst$$FloatRegister, $tmp$$Register, $tmp$$Register);
    %}
  
    enc_class enc_String_Compare(R0RegP str1, R1RegP str2, R2RegI cnt1, R3RegI cnt2, iRegI result, iRegI tmp1, iRegI tmp2) %{
      Label Ldone, Lloop;
<span class="line-modified">!     C2_MacroAssembler _masm(&amp;cbuf);</span>
  
      Register   str1_reg = $str1$$Register;
      Register   str2_reg = $str2$$Register;
      Register   cnt1_reg = $cnt1$$Register; // int
      Register   cnt2_reg = $cnt2$$Register; // int
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1460,11 ***</span>
      __ bind(Ldone);
    %}
  
    enc_class enc_String_Equals(R0RegP str1, R1RegP str2, R2RegI cnt, iRegI result, iRegI tmp1, iRegI tmp2) %{
      Label Lchar, Lchar_loop, Ldone, Lequal;
<span class="line-modified">!     MacroAssembler _masm(&amp;cbuf);</span>
  
      Register   str1_reg = $str1$$Register;
      Register   str2_reg = $str2$$Register;
      Register    cnt_reg = $cnt$$Register; // int
      Register   tmp1_reg = $tmp1$$Register;
<span class="line-new-header">--- 1479,11 ---</span>
      __ bind(Ldone);
    %}
  
    enc_class enc_String_Equals(R0RegP str1, R1RegP str2, R2RegI cnt, iRegI result, iRegI tmp1, iRegI tmp2) %{
      Label Lchar, Lchar_loop, Ldone, Lequal;
<span class="line-modified">!     C2_MacroAssembler _masm(&amp;cbuf);</span>
  
      Register   str1_reg = $str1$$Register;
      Register   str2_reg = $str2$$Register;
      Register    cnt_reg = $cnt$$Register; // int
      Register   tmp1_reg = $tmp1$$Register;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1522,11 ***</span>
      __ bind(Ldone);
    %}
  
    enc_class enc_Array_Equals(R0RegP ary1, R1RegP ary2, iRegI tmp1, iRegI tmp2, iRegI tmp3, iRegI result) %{
      Label Ldone, Lloop, Lequal;
<span class="line-modified">!     MacroAssembler _masm(&amp;cbuf);</span>
  
      Register   ary1_reg = $ary1$$Register;
      Register   ary2_reg = $ary2$$Register;
      Register   tmp1_reg = $tmp1$$Register;
      Register   tmp2_reg = $tmp2$$Register;
<span class="line-new-header">--- 1541,11 ---</span>
      __ bind(Ldone);
    %}
  
    enc_class enc_Array_Equals(R0RegP ary1, R1RegP ary2, iRegI tmp1, iRegI tmp2, iRegI tmp3, iRegI result) %{
      Label Ldone, Lloop, Lequal;
<span class="line-modified">!     C2_MacroAssembler _masm(&amp;cbuf);</span>
  
      Register   ary1_reg = $ary1$$Register;
      Register   ary2_reg = $ary2$$Register;
      Register   tmp1_reg = $tmp1$$Register;
      Register   tmp2_reg = $tmp2$$Register;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 2019,19 ***</span>
  
    format %{ %}
    interface(CONST_INTER);
  %}
  
<span class="line-removed">- operand immP_poll() %{</span>
<span class="line-removed">-   predicate(n-&gt;get_ptr() != 0 &amp;&amp; n-&gt;get_ptr() == (intptr_t)os::get_polling_page());</span>
<span class="line-removed">-   match(ConP);</span>
<span class="line-removed">- </span>
<span class="line-removed">-   // formats are generated automatically for constants and base registers</span>
<span class="line-removed">-   format %{ %}</span>
<span class="line-removed">-   interface(CONST_INTER);</span>
<span class="line-removed">- %}</span>
<span class="line-removed">- </span>
  // Pointer Immediate
  operand immN()
  %{
    match(ConN);
  
<span class="line-new-header">--- 2038,10 ---</span>
</pre>
<hr />
<pre>
<span class="line-old-header">*** 3096,16 ***</span>
  pipe_class loadConP( iRegP dst, immP src ) %{
      instruction_count(0); multiple_bundles;
      fixed_latency(6);
  %}
  
<span class="line-removed">- // Polling Address</span>
<span class="line-removed">- pipe_class loadConP_poll( iRegP dst, immP_poll src ) %{</span>
<span class="line-removed">-     dst   : E(write);</span>
<span class="line-removed">-     IALU  : R;</span>
<span class="line-removed">- %}</span>
<span class="line-removed">- </span>
  // Long Constant small
  pipe_class loadConLlo( iRegL dst, immL src ) %{
      instruction_count(2);
      dst   : E(write);
      IALU  : R;
<span class="line-new-header">--- 3106,10 ---</span>
</pre>
<hr />
<pre>
<span class="line-old-header">*** 4284,20 ***</span>
    %}
    ins_pipe(loadConP);
  %}
  
  
<span class="line-removed">- instruct loadConP_poll(iRegP dst, immP_poll src) %{</span>
<span class="line-removed">-   match(Set dst src);</span>
<span class="line-removed">-   ins_cost(DEFAULT_COST);</span>
<span class="line-removed">-   format %{ &quot;MOV_SLOW    $dst,$src\t!ptr&quot; %}</span>
<span class="line-removed">-   ins_encode %{</span>
<span class="line-removed">-       __ mov_slow($dst$$Register, $src$$constant);</span>
<span class="line-removed">-   %}</span>
<span class="line-removed">-   ins_pipe(loadConP_poll);</span>
<span class="line-removed">- %}</span>
<span class="line-removed">- </span>
  instruct loadConL(iRegL dst, immL src) %{
    match(Set dst src);
    ins_cost(DEFAULT_COST * 4);
    format %{ &quot;MOV_SLOW   $dst.lo, $src &amp; 0x0FFFFFFFFL \t! long\n\t&quot;
              &quot;MOV_SLOW   $dst.hi, $src &gt;&gt; 32&quot; %}
<span class="line-new-header">--- 4288,10 ---</span>
</pre>
<center><a href="../aarch64/vm_version_aarch64.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_arm.cpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>