// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _k2c_dense_HH_
#define _k2c_dense_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "k2c_dot_2.h"
#include "k2c_affine_matmul.h"
#include "WebModel_fadd_32ncud.h"
#include "WebModel_fdiv_32nqcK.h"
#include "WebModel_fexp_32nrcU.h"
#include "WebModel_mul_64s_bkb.h"

namespace ap_rtl {

struct k2c_dense : public sc_module {
    // Port declarations 37
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<15> > output_array_address0;
    sc_out< sc_logic > output_array_ce0;
    sc_out< sc_logic > output_array_we0;
    sc_out< sc_lv<32> > output_array_d0;
    sc_in< sc_lv<32> > output_array_q0;
    sc_out< sc_lv<15> > output_array_address1;
    sc_out< sc_logic > output_array_ce1;
    sc_out< sc_logic > output_array_we1;
    sc_out< sc_lv<32> > output_array_d1;
    sc_in< sc_lv<32> > output_array_q1;
    sc_in< sc_lv<64> > output_numel_read;
    sc_out< sc_lv<15> > input_array_address0;
    sc_out< sc_logic > input_array_ce0;
    sc_in< sc_lv<32> > input_array_q0;
    sc_in< sc_lv<64> > input_ndim_read;
    sc_in< sc_lv<64> > input_numel_read;
    sc_out< sc_lv<3> > input_shape_address0;
    sc_out< sc_logic > input_shape_ce0;
    sc_in< sc_lv<64> > input_shape_q0;
    sc_out< sc_lv<15> > kernel_array_address0;
    sc_out< sc_logic > kernel_array_ce0;
    sc_in< sc_lv<32> > kernel_array_q0;
    sc_in< sc_lv<64> > kernel_ndim_read;
    sc_in< sc_lv<64> > kernel_numel_read;
    sc_out< sc_lv<3> > kernel_shape_address0;
    sc_out< sc_logic > kernel_shape_ce0;
    sc_in< sc_lv<64> > kernel_shape_q0;
    sc_out< sc_lv<15> > bias_array_address0;
    sc_out< sc_logic > bias_array_ce0;
    sc_in< sc_lv<32> > bias_array_q0;
    sc_in< sc_lv<64> > bias_numel_read;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    k2c_dense(sc_module_name name);
    SC_HAS_PROCESS(k2c_dense);

    ~k2c_dense();

    sc_trace_file* mVcdFile;

    k2c_dot_2* grp_k2c_dot_2_fu_238;
    k2c_affine_matmul* grp_k2c_affine_matmul_fu_263;
    WebModel_fadd_32ncud<1,5,32,32,32>* WebModel_fadd_32ncud_U166;
    WebModel_fdiv_32nqcK<1,12,32,32,32>* WebModel_fdiv_32nqcK_U167;
    WebModel_fexp_32nrcU<1,8,32,32,32>* WebModel_fexp_32nrcU_U168;
    WebModel_mul_64s_bkb<1,2,64,64,64>* WebModel_mul_64s_bkb_U169;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > j_i_reg_204;
    sc_signal< sc_lv<15> > i_i4_reg_216;
    sc_signal< sc_lv<15> > i_i_reg_227;
    sc_signal< sc_lv<32> > reg_296;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > exitcond_i3_reg_524;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter27;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state44_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state45_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state46_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state47_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state48_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state49_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state50_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state51_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state52_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state53_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state54_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state55_pp2_stage0_iter11;
    sc_signal< bool > ap_block_state56_pp2_stage0_iter12;
    sc_signal< bool > ap_block_state57_pp2_stage0_iter13;
    sc_signal< bool > ap_block_state58_pp2_stage0_iter14;
    sc_signal< bool > ap_block_state59_pp2_stage0_iter15;
    sc_signal< bool > ap_block_state60_pp2_stage0_iter16;
    sc_signal< bool > ap_block_state61_pp2_stage0_iter17;
    sc_signal< bool > ap_block_state62_pp2_stage0_iter18;
    sc_signal< bool > ap_block_state63_pp2_stage0_iter19;
    sc_signal< bool > ap_block_state64_pp2_stage0_iter20;
    sc_signal< bool > ap_block_state65_pp2_stage0_iter21;
    sc_signal< bool > ap_block_state66_pp2_stage0_iter22;
    sc_signal< bool > ap_block_state67_pp2_stage0_iter23;
    sc_signal< bool > ap_block_state68_pp2_stage0_iter24;
    sc_signal< bool > ap_block_state69_pp2_stage0_iter25;
    sc_signal< bool > ap_block_state70_pp2_stage0_iter26;
    sc_signal< bool > ap_block_state71_pp2_stage0_iter27;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_600;
    sc_signal< sc_lv<32> > grp_fu_291_p2;
    sc_signal< sc_lv<32> > reg_302;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter8_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_279_p2;
    sc_signal< sc_lv<32> > reg_307;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter13_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter14;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter13_reg;
    sc_signal< sc_lv<32> > grp_fu_286_p2;
    sc_signal< sc_lv<32> > reg_312;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter25_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter26;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter25_reg;
    sc_signal< sc_lv<1> > tmp_fu_318_p2;
    sc_signal< sc_lv<64> > tmp_9_fu_324_p2;
    sc_signal< sc_lv<64> > tmp_9_reg_495;
    sc_signal< sc_lv<1> > icmp_fu_341_p2;
    sc_signal< sc_lv<1> > icmp_reg_500;
    sc_signal< sc_lv<1> > tmp_i2_fu_347_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<16> > tmp_67_fu_352_p1;
    sc_signal< sc_lv<16> > tmp_67_reg_519;
    sc_signal< sc_lv<1> > exitcond_i3_fu_356_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > j_fu_361_p2;
    sc_signal< sc_lv<64> > j_reg_528;
    sc_signal< sc_lv<15> > output_array_addr_1_reg_538;
    sc_signal< sc_lv<32> > bias_array_load_reg_543;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<64> > i_25_fu_381_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > exitcond_i5_fu_391_p2;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_i5_reg_553_pp1_iter26_reg;
    sc_signal< sc_lv<15> > i_52_fu_396_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter1_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter2_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter3_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter4_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter5_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter6_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter7_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter8_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter9_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter10_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter11_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter12_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter13_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter14_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter15_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter16_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter17_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter18_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter19_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter20_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter21_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter22_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter23_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter24_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter25_reg;
    sc_signal< sc_lv<15> > output_array_addr_2_reg_562_pp1_iter26_reg;
    sc_signal< sc_lv<32> > tmp_i1_fu_412_p1;
    sc_signal< sc_lv<64> > outrows_fu_417_p3;
    sc_signal< sc_lv<64> > outrows_reg_573;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<64> > outcols_reg_579;
    sc_signal< sc_lv<64> > innerdim_reg_590;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<64> > grp_fu_424_p2;
    sc_signal< sc_lv<64> > outsize_reg_595;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_ap_idle;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_ap_ready;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_ap_done;
    sc_signal< sc_lv<1> > exitcond_i_fu_433_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_600_pp2_iter26_reg;
    sc_signal< sc_lv<15> > i_fu_438_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<15> > output_array_addr_reg_609;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter1_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter2_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter3_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter4_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter5_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter6_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter7_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter8_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter9_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter10_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter11_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter12_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter13_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter14_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter15_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter16_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter17_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter18_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter19_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter20_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter21_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter22_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter23_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter24_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter25_reg;
    sc_signal< sc_lv<15> > output_array_addr_reg_609_pp2_iter26_reg;
    sc_signal< sc_lv<32> > tmp_i_fu_454_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state44;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter27;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_ap_start;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_ap_done;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_ap_idle;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_ap_ready;
    sc_signal< sc_lv<15> > grp_k2c_dot_2_fu_238_C_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_C_array_ce0;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_C_array_we0;
    sc_signal< sc_lv<32> > grp_k2c_dot_2_fu_238_C_array_d0;
    sc_signal< sc_lv<15> > grp_k2c_dot_2_fu_238_A_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_A_array_ce0;
    sc_signal< sc_lv<3> > grp_k2c_dot_2_fu_238_A_shape_address0;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_A_shape_ce0;
    sc_signal< sc_lv<15> > grp_k2c_dot_2_fu_238_B_array_address0;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_B_array_ce0;
    sc_signal< sc_lv<3> > grp_k2c_dot_2_fu_238_B_shape_address0;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_B_shape_ce0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_ap_start;
    sc_signal< sc_lv<15> > grp_k2c_affine_matmul_fu_263_C_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_C_ce0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_C_we0;
    sc_signal< sc_lv<32> > grp_k2c_affine_matmul_fu_263_C_d0;
    sc_signal< sc_lv<15> > grp_k2c_affine_matmul_fu_263_A_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_A_ce0;
    sc_signal< sc_lv<15> > grp_k2c_affine_matmul_fu_263_B_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_B_ce0;
    sc_signal< sc_lv<15> > grp_k2c_affine_matmul_fu_263_d_address0;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_d_ce0;
    sc_signal< sc_lv<64> > i_i1_reg_192;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > ap_phi_mux_j_i_phi_fu_208_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_k2c_dot_2_fu_238_ap_start_reg;
    sc_signal< sc_logic > grp_k2c_affine_matmul_fu_263_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_i_cast_fu_376_p1;
    sc_signal< sc_lv<64> > i_i4_cast_fu_386_p1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > i_i_cast_fu_428_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_279_p0;
    sc_signal< sc_lv<32> > grp_fu_279_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<32> > grp_fu_291_p1;
    sc_signal< sc_lv<63> > tmp_66_fu_331_p4;
    sc_signal< sc_lv<16> > tmp_68_fu_367_p1;
    sc_signal< sc_lv<16> > tmp_i_52_fu_371_p2;
    sc_signal< sc_lv<32> > tmp_to_int_i9_fu_402_p1;
    sc_signal< sc_lv<32> > tmp_neg_i1_fu_406_p2;
    sc_signal< sc_lv<32> > tmp_to_int_i_fu_444_p1;
    sc_signal< sc_lv<32> > tmp_neg_i_fu_448_p2;
    sc_signal< sc_logic > grp_fu_424_ce;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state8_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_pp0_stage0;
    static const sc_lv<17> ap_ST_fsm_pp0_stage1;
    static const sc_lv<17> ap_ST_fsm_pp0_stage2;
    static const sc_lv<17> ap_ST_fsm_pp0_stage3;
    static const sc_lv<17> ap_ST_fsm_pp0_stage4;
    static const sc_lv<17> ap_ST_fsm_pp0_stage5;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_pp1_stage0;
    static const sc_lv<17> ap_ST_fsm_state40;
    static const sc_lv<17> ap_ST_fsm_state41;
    static const sc_lv<17> ap_ST_fsm_state42;
    static const sc_lv<17> ap_ST_fsm_state43;
    static const sc_lv<17> ap_ST_fsm_pp2_stage0;
    static const sc_lv<17> ap_ST_fsm_state72;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_10;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state72();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state12_pp1_stage0_iter0();
    void thread_ap_block_state13_pp1_stage0_iter1();
    void thread_ap_block_state14_pp1_stage0_iter2();
    void thread_ap_block_state15_pp1_stage0_iter3();
    void thread_ap_block_state16_pp1_stage0_iter4();
    void thread_ap_block_state17_pp1_stage0_iter5();
    void thread_ap_block_state18_pp1_stage0_iter6();
    void thread_ap_block_state19_pp1_stage0_iter7();
    void thread_ap_block_state20_pp1_stage0_iter8();
    void thread_ap_block_state21_pp1_stage0_iter9();
    void thread_ap_block_state22_pp1_stage0_iter10();
    void thread_ap_block_state23_pp1_stage0_iter11();
    void thread_ap_block_state24_pp1_stage0_iter12();
    void thread_ap_block_state25_pp1_stage0_iter13();
    void thread_ap_block_state26_pp1_stage0_iter14();
    void thread_ap_block_state27_pp1_stage0_iter15();
    void thread_ap_block_state28_pp1_stage0_iter16();
    void thread_ap_block_state29_pp1_stage0_iter17();
    void thread_ap_block_state30_pp1_stage0_iter18();
    void thread_ap_block_state31_pp1_stage0_iter19();
    void thread_ap_block_state32_pp1_stage0_iter20();
    void thread_ap_block_state33_pp1_stage0_iter21();
    void thread_ap_block_state34_pp1_stage0_iter22();
    void thread_ap_block_state35_pp1_stage0_iter23();
    void thread_ap_block_state36_pp1_stage0_iter24();
    void thread_ap_block_state37_pp1_stage0_iter25();
    void thread_ap_block_state38_pp1_stage0_iter26();
    void thread_ap_block_state39_pp1_stage0_iter27();
    void thread_ap_block_state44_pp2_stage0_iter0();
    void thread_ap_block_state45_pp2_stage0_iter1();
    void thread_ap_block_state46_pp2_stage0_iter2();
    void thread_ap_block_state47_pp2_stage0_iter3();
    void thread_ap_block_state48_pp2_stage0_iter4();
    void thread_ap_block_state49_pp2_stage0_iter5();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state50_pp2_stage0_iter6();
    void thread_ap_block_state51_pp2_stage0_iter7();
    void thread_ap_block_state52_pp2_stage0_iter8();
    void thread_ap_block_state53_pp2_stage0_iter9();
    void thread_ap_block_state54_pp2_stage0_iter10();
    void thread_ap_block_state55_pp2_stage0_iter11();
    void thread_ap_block_state56_pp2_stage0_iter12();
    void thread_ap_block_state57_pp2_stage0_iter13();
    void thread_ap_block_state58_pp2_stage0_iter14();
    void thread_ap_block_state59_pp2_stage0_iter15();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state60_pp2_stage0_iter16();
    void thread_ap_block_state61_pp2_stage0_iter17();
    void thread_ap_block_state62_pp2_stage0_iter18();
    void thread_ap_block_state63_pp2_stage0_iter19();
    void thread_ap_block_state64_pp2_stage0_iter20();
    void thread_ap_block_state65_pp2_stage0_iter21();
    void thread_ap_block_state66_pp2_stage0_iter22();
    void thread_ap_block_state67_pp2_stage0_iter23();
    void thread_ap_block_state68_pp2_stage0_iter24();
    void thread_ap_block_state69_pp2_stage0_iter25();
    void thread_ap_block_state6_pp0_stage2_iter0();
    void thread_ap_block_state70_pp2_stage0_iter26();
    void thread_ap_block_state71_pp2_stage0_iter27();
    void thread_ap_block_state7_pp0_stage3_iter0();
    void thread_ap_block_state8_pp0_stage4_iter0();
    void thread_ap_block_state9_pp0_stage5_iter0();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_condition_pp1_exit_iter0_state12();
    void thread_ap_condition_pp2_exit_iter0_state44();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_j_i_phi_fu_208_p4();
    void thread_ap_ready();
    void thread_bias_array_address0();
    void thread_bias_array_ce0();
    void thread_exitcond_i3_fu_356_p2();
    void thread_exitcond_i5_fu_391_p2();
    void thread_exitcond_i_fu_433_p2();
    void thread_grp_fu_279_p0();
    void thread_grp_fu_279_p1();
    void thread_grp_fu_291_p1();
    void thread_grp_fu_424_ce();
    void thread_grp_k2c_affine_matmul_fu_263_ap_start();
    void thread_grp_k2c_dot_2_fu_238_ap_start();
    void thread_i_25_fu_381_p2();
    void thread_i_52_fu_396_p2();
    void thread_i_fu_438_p2();
    void thread_i_i4_cast_fu_386_p1();
    void thread_i_i_cast_fu_428_p1();
    void thread_icmp_fu_341_p2();
    void thread_input_array_address0();
    void thread_input_array_ce0();
    void thread_input_shape_address0();
    void thread_input_shape_ce0();
    void thread_j_fu_361_p2();
    void thread_kernel_array_address0();
    void thread_kernel_array_ce0();
    void thread_kernel_shape_address0();
    void thread_kernel_shape_ce0();
    void thread_output_array_address0();
    void thread_output_array_address1();
    void thread_output_array_ce0();
    void thread_output_array_ce1();
    void thread_output_array_d0();
    void thread_output_array_d1();
    void thread_output_array_we0();
    void thread_output_array_we1();
    void thread_outrows_fu_417_p3();
    void thread_tmp_66_fu_331_p4();
    void thread_tmp_67_fu_352_p1();
    void thread_tmp_68_fu_367_p1();
    void thread_tmp_9_fu_324_p2();
    void thread_tmp_fu_318_p2();
    void thread_tmp_i1_fu_412_p1();
    void thread_tmp_i2_fu_347_p2();
    void thread_tmp_i_52_fu_371_p2();
    void thread_tmp_i_cast_fu_376_p1();
    void thread_tmp_i_fu_454_p1();
    void thread_tmp_neg_i1_fu_406_p2();
    void thread_tmp_neg_i_fu_448_p2();
    void thread_tmp_to_int_i9_fu_402_p1();
    void thread_tmp_to_int_i_fu_444_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
