

================================================================
== Vitis HLS Report for 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_32_7_5_3_0_config4_s'
================================================================
* Date:           Wed Oct 16 20:17:11 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Topo2A_AD_proj_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  2.814 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 2 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln48 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 32, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_31_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 4 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_30_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 5 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_29_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 6 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_28_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 7 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_27_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 8 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_26_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 9 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_25_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 10 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_24_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 11 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_23_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 12 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_22_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 13 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_21_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 14 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_20_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 15 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_19_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 16 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_18_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 17 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_17_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 18 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_16_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 19 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 20 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 21 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 22 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 23 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 24 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 25 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 26 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 27 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 28 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 29 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 30 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 31 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 32 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 33 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 34 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 35 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i16 %data_0_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 36 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.94ns)   --->   "%mul_ln54 = mul i24 %sext_ln54, i24 162" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 37 'mul' 'mul_ln54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %mul_ln54, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i30 %tmp" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 39 'sext' 'sext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.86ns)   --->   "%add_ln54 = add i31 %sext_ln54_2, i31 2144337920" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 40 'add' 'add_ln54' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i31 %add_ln54" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 41 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i16 %data_1_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 42 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.94ns)   --->   "%mul_ln54_1 = mul i25 %sext_ln54_1, i25 312" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 43 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln54_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i25.i6, i25 %mul_ln54_1, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 44 'bitconcatenate' 'shl_ln54_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln54_4 = sext i31 %shl_ln54_1" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 45 'sext' 'sext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.87ns)   --->   "%add_ln54_1 = add i32 %sext_ln54_4, i32 4063232" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 46 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln54_3 = sext i16 %data_2_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 47 'sext' 'sext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.94ns)   --->   "%mul_ln54_2 = mul i24 %sext_ln54_3, i24 170" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 48 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %mul_ln54_2, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln54_6 = sext i30 %tmp_1" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 50 'sext' 'sext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.86ns)   --->   "%add_ln54_2 = add i31 %sext_ln54_6, i31 6422528" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 51 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln54_8 = sext i31 %add_ln54_2" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 52 'sext' 'sext_ln54_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln54_5 = sext i16 %data_3_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 53 'sext' 'sext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.94ns)   --->   "%mul_ln54_3 = mul i23 %sext_ln54_5, i23 92" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 54 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_3, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 55 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i29 %tmp_2" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 56 'sext' 'sext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.86ns)   --->   "%add_ln54_3 = add i30 %sext_ln54_10, i30 1070727168" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 57 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln54_13 = sext i30 %add_ln54_3" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 58 'sext' 'sext_ln54_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln54_7 = sext i16 %data_4_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 59 'sext' 'sext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.94ns)   --->   "%mul_ln54_4 = mul i24 %sext_ln54_7, i24 247" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 60 'mul' 'mul_ln54_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %mul_ln54_4, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln54_15 = sext i30 %tmp_3" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 62 'sext' 'sext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.86ns)   --->   "%add_ln54_4 = add i31 %sext_ln54_15, i31 11796480" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 63 'add' 'add_ln54_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln54_17 = sext i31 %add_ln54_4" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 64 'sext' 'sext_ln54_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln54_9 = sext i16 %data_5_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 65 'sext' 'sext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.94ns)   --->   "%mul_ln54_5 = mul i23 %sext_ln54_9, i23 111" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 66 'mul' 'mul_ln54_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_5, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 67 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln54_19 = sext i29 %tmp_4" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 68 'sext' 'sext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.86ns)   --->   "%add_ln54_5 = add i30 %sext_ln54_19, i30 7471104" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 69 'add' 'add_ln54_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln54_21 = sext i30 %add_ln54_5" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 70 'sext' 'sext_ln54_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln54_11 = sext i16 %data_6_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 71 'sext' 'sext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.94ns)   --->   "%mul_ln54_6 = mul i23 %sext_ln54_11, i23 88" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 72 'mul' 'mul_ln54_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_6, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 73 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln54_23 = sext i29 %tmp_5" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 74 'sext' 'sext_ln54_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.86ns)   --->   "%add_ln54_6 = add i30 %sext_ln54_23, i30 11272192" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 75 'add' 'add_ln54_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln54_25 = sext i30 %add_ln54_6" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 76 'sext' 'sext_ln54_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln54_14 = sext i16 %data_7_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 77 'sext' 'sext_ln54_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.94ns)   --->   "%mul_ln54_7 = mul i23 %sext_ln54_14, i23 90" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 78 'mul' 'mul_ln54_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_7, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 79 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln54_27 = sext i29 %tmp_6" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 80 'sext' 'sext_ln54_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.86ns)   --->   "%add_ln54_7 = add i30 %sext_ln54_27, i30 131072" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 81 'add' 'add_ln54_7' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln54_29 = sext i30 %add_ln54_7" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 82 'sext' 'sext_ln54_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln54_16 = sext i16 %data_8_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 83 'sext' 'sext_ln54_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.94ns)   --->   "%mul_ln54_8 = mul i23 %sext_ln54_16, i23 88" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 84 'mul' 'mul_ln54_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_8, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 85 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln54_31 = sext i29 %tmp_7" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 86 'sext' 'sext_ln54_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.86ns)   --->   "%add_ln54_8 = add i30 %sext_ln54_31, i30 5767168" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 87 'add' 'add_ln54_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln54_33 = sext i30 %add_ln54_8" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 88 'sext' 'sext_ln54_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln54_18 = sext i16 %data_9_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 89 'sext' 'sext_ln54_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.94ns)   --->   "%mul_ln54_9 = mul i24 %sext_ln54_18, i24 152" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 90 'mul' 'mul_ln54_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %mul_ln54_9, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 91 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln54_35 = sext i30 %tmp_8" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 92 'sext' 'sext_ln54_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.86ns)   --->   "%add_ln54_9 = add i31 %sext_ln54_35, i31 2490368" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 93 'add' 'add_ln54_9' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln54_37 = sext i31 %add_ln54_9" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 94 'sext' 'sext_ln54_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln54_20 = sext i16 %data_10_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 95 'sext' 'sext_ln54_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.94ns)   --->   "%mul_ln54_10 = mul i23 %sext_ln54_20, i23 90" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 96 'mul' 'mul_ln54_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_10, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 97 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln54_39 = sext i29 %tmp_9" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 98 'sext' 'sext_ln54_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.86ns)   --->   "%add_ln54_10 = add i30 %sext_ln54_39, i30 1072037888" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 99 'add' 'add_ln54_10' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln54_41 = sext i30 %add_ln54_10" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 100 'sext' 'sext_ln54_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln54_22 = sext i16 %data_11_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 101 'sext' 'sext_ln54_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.94ns)   --->   "%mul_ln54_11 = mul i23 %sext_ln54_22, i23 90" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 102 'mul' 'mul_ln54_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_11, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 103 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln54_43 = sext i29 %tmp_10" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 104 'sext' 'sext_ln54_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.86ns)   --->   "%add_ln54_11 = add i30 %sext_ln54_43, i30 5505024" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 105 'add' 'add_ln54_11' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln54_45 = sext i30 %add_ln54_11" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 106 'sext' 'sext_ln54_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln54_12 = sext i16 %data_12_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 107 'sext' 'sext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.94ns)   --->   "%mul_ln54_12 = mul i25 %sext_ln54_12, i25 311" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 108 'mul' 'mul_ln54_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln54_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i25.i6, i25 %mul_ln54_12, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 109 'bitconcatenate' 'shl_ln54_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln54_47 = sext i31 %shl_ln54_s" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 110 'sext' 'sext_ln54_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.87ns)   --->   "%add_ln54_12 = add i32 %sext_ln54_47, i32 1441792" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 111 'add' 'add_ln54_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln54_24 = sext i16 %data_13_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 112 'sext' 'sext_ln54_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.94ns)   --->   "%mul_ln54_13 = mul i23 %sext_ln54_24, i23 90" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 113 'mul' 'mul_ln54_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_13, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 114 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln54_49 = sext i29 %tmp_11" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 115 'sext' 'sext_ln54_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.86ns)   --->   "%add_ln54_13 = add i30 %sext_ln54_49, i30 2097152" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 116 'add' 'add_ln54_13' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln54_51 = sext i30 %add_ln54_13" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 117 'sext' 'sext_ln54_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln54_26 = sext i16 %data_14_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 118 'sext' 'sext_ln54_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.94ns)   --->   "%mul_ln54_14 = mul i23 %sext_ln54_26, i23 89" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 119 'mul' 'mul_ln54_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_14, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 120 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln54_53 = sext i29 %tmp_12" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 121 'sext' 'sext_ln54_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.86ns)   --->   "%add_ln54_14 = add i30 %sext_ln54_53, i30 3670016" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 122 'add' 'add_ln54_14' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln54_55 = sext i30 %add_ln54_14" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 123 'sext' 'sext_ln54_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln54_28 = sext i16 %data_15_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 124 'sext' 'sext_ln54_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.94ns)   --->   "%mul_ln54_15 = mul i23 %sext_ln54_28, i23 90" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 125 'mul' 'mul_ln54_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_15, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 126 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln54_57 = sext i29 %tmp_13" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 127 'sext' 'sext_ln54_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.86ns)   --->   "%add_ln54_15 = add i30 %sext_ln54_57, i30 11272192" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 128 'add' 'add_ln54_15' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln54_59 = sext i30 %add_ln54_15" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 129 'sext' 'sext_ln54_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln54_30 = sext i16 %data_16_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 130 'sext' 'sext_ln54_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.94ns)   --->   "%mul_ln54_16 = mul i24 %sext_ln54_30, i24 179" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 131 'mul' 'mul_ln54_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %mul_ln54_16, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 132 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln54_61 = sext i30 %tmp_14" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 133 'sext' 'sext_ln54_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.86ns)   --->   "%add_ln54_16 = add i31 %sext_ln54_61, i31 2141585408" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 134 'add' 'add_ln54_16' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln54_62 = sext i31 %add_ln54_16" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 135 'sext' 'sext_ln54_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln54_32 = sext i16 %data_17_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 136 'sext' 'sext_ln54_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.94ns)   --->   "%mul_ln54_17 = mul i23 %sext_ln54_32, i23 85" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 137 'mul' 'mul_ln54_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_17, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 138 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln54_63 = sext i29 %tmp_15" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 139 'sext' 'sext_ln54_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.86ns)   --->   "%add_ln54_17 = add i30 %sext_ln54_63, i30 5898240" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 140 'add' 'add_ln54_17' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln54_64 = sext i30 %add_ln54_17" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 141 'sext' 'sext_ln54_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln54_34 = sext i16 %data_18_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 142 'sext' 'sext_ln54_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.94ns)   --->   "%mul_ln54_18 = mul i23 %sext_ln54_34, i23 91" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 143 'mul' 'mul_ln54_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_18, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 144 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln54_65 = sext i29 %tmp_16" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 145 'sext' 'sext_ln54_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.86ns)   --->   "%add_ln54_18 = add i30 %sext_ln54_65, i30 5767168" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 146 'add' 'add_ln54_18' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln54_66 = sext i30 %add_ln54_18" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 147 'sext' 'sext_ln54_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln54_36 = sext i16 %data_19_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 148 'sext' 'sext_ln54_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.94ns)   --->   "%mul_ln54_19 = mul i22 %sext_ln54_36, i22 51" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 149 'mul' 'mul_ln54_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i22.i6, i22 %mul_ln54_19, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 150 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln54_67 = sext i28 %tmp_17" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 151 'sext' 'sext_ln54_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.85ns)   --->   "%add_ln54_19 = add i29 %sext_ln54_67, i29 8650752" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 152 'add' 'add_ln54_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln54_68 = sext i29 %add_ln54_19" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 153 'sext' 'sext_ln54_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln54_38 = sext i16 %data_20_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 154 'sext' 'sext_ln54_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (1.94ns)   --->   "%mul_ln54_20 = mul i23 %sext_ln54_38, i23 90" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 155 'mul' 'mul_ln54_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_20, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 156 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln54_69 = sext i29 %tmp_18" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 157 'sext' 'sext_ln54_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.86ns)   --->   "%add_ln54_20 = add i30 %sext_ln54_69, i30 8257536" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 158 'add' 'add_ln54_20' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln54_70 = sext i30 %add_ln54_20" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 159 'sext' 'sext_ln54_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln54_40 = sext i16 %data_21_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 160 'sext' 'sext_ln54_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.94ns)   --->   "%mul_ln54_21 = mul i23 %sext_ln54_40, i23 77" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 161 'mul' 'mul_ln54_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_21, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 162 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln54_71 = sext i29 %tmp_19" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 163 'sext' 'sext_ln54_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.86ns)   --->   "%add_ln54_21 = add i30 %sext_ln54_71, i30 2490368" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 164 'add' 'add_ln54_21' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln54_72 = sext i30 %add_ln54_21" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 165 'sext' 'sext_ln54_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln54_42 = sext i16 %data_22_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 166 'sext' 'sext_ln54_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.94ns)   --->   "%mul_ln54_22 = mul i24 %sext_ln54_42, i24 149" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 167 'mul' 'mul_ln54_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %mul_ln54_22, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 168 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln54_73 = sext i30 %tmp_20" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 169 'sext' 'sext_ln54_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.86ns)   --->   "%add_ln54_22 = add i31 %sext_ln54_73, i31 2146435072" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 170 'add' 'add_ln54_22' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln54_74 = sext i31 %add_ln54_22" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 171 'sext' 'sext_ln54_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln54_44 = sext i16 %data_23_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 172 'sext' 'sext_ln54_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (1.94ns)   --->   "%mul_ln54_23 = mul i23 %sext_ln54_44, i23 90" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 173 'mul' 'mul_ln54_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_23, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 174 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln54_75 = sext i29 %tmp_21" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 175 'sext' 'sext_ln54_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.86ns)   --->   "%add_ln54_23 = add i30 %sext_ln54_75, i30 5898240" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 176 'add' 'add_ln54_23' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln54_76 = sext i30 %add_ln54_23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 177 'sext' 'sext_ln54_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln54_46 = sext i16 %data_24_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 178 'sext' 'sext_ln54_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.94ns)   --->   "%mul_ln54_24 = mul i23 %sext_ln54_46, i23 78" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 179 'mul' 'mul_ln54_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_24, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 180 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln54_77 = sext i29 %tmp_22" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 181 'sext' 'sext_ln54_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.86ns)   --->   "%add_ln54_24 = add i30 %sext_ln54_77, i30 6160384" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 182 'add' 'add_ln54_24' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln54_78 = sext i30 %add_ln54_24" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 183 'sext' 'sext_ln54_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln54_48 = sext i16 %data_25_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 184 'sext' 'sext_ln54_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.94ns)   --->   "%mul_ln54_25 = mul i23 %sext_ln54_48, i23 89" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 185 'mul' 'mul_ln54_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_25, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 186 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln54_79 = sext i29 %tmp_23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 187 'sext' 'sext_ln54_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.86ns)   --->   "%add_ln54_25 = add i30 %sext_ln54_79, i30 5898240" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 188 'add' 'add_ln54_25' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln54_80 = sext i30 %add_ln54_25" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 189 'sext' 'sext_ln54_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln54_50 = sext i16 %data_26_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 190 'sext' 'sext_ln54_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.94ns)   --->   "%mul_ln54_26 = mul i23 %sext_ln54_50, i23 90" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 191 'mul' 'mul_ln54_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_26, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 192 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln54_81 = sext i29 %tmp_24" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 193 'sext' 'sext_ln54_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.86ns)   --->   "%add_ln54_26 = add i30 %sext_ln54_81, i30 7077888" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 194 'add' 'add_ln54_26' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln54_82 = sext i30 %add_ln54_26" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 195 'sext' 'sext_ln54_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln54_52 = sext i16 %data_27_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 196 'sext' 'sext_ln54_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.94ns)   --->   "%mul_ln54_27 = mul i23 %sext_ln54_52, i23 88" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 197 'mul' 'mul_ln54_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_27, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 198 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln54_83 = sext i29 %tmp_25" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 199 'sext' 'sext_ln54_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.86ns)   --->   "%add_ln54_27 = add i30 %sext_ln54_83, i30 1072955392" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 200 'add' 'add_ln54_27' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln54_84 = sext i30 %add_ln54_27" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 201 'sext' 'sext_ln54_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln54_54 = sext i16 %data_28_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 202 'sext' 'sext_ln54_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.94ns)   --->   "%mul_ln54_28 = mul i24 %sext_ln54_54, i24 148" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 203 'mul' 'mul_ln54_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %mul_ln54_28, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 204 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln54_85 = sext i30 %tmp_26" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 205 'sext' 'sext_ln54_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.86ns)   --->   "%add_ln54_28 = add i31 %sext_ln54_85, i31 11796480" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 206 'add' 'add_ln54_28' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln54_86 = sext i31 %add_ln54_28" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 207 'sext' 'sext_ln54_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln54_56 = sext i16 %data_29_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 208 'sext' 'sext_ln54_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (1.94ns)   --->   "%mul_ln54_29 = mul i24 %sext_ln54_56, i24 178" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 209 'mul' 'mul_ln54_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %mul_ln54_29, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 210 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln54_87 = sext i30 %tmp_27" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 211 'sext' 'sext_ln54_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.86ns)   --->   "%add_ln54_29 = add i31 %sext_ln54_87, i31 1310720" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 212 'add' 'add_ln54_29' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln54_88 = sext i31 %add_ln54_29" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 213 'sext' 'sext_ln54_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln54_58 = sext i16 %data_30_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 214 'sext' 'sext_ln54_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.94ns)   --->   "%mul_ln54_30 = mul i24 %sext_ln54_58, i24 180" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 215 'mul' 'mul_ln54_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %mul_ln54_30, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 216 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln54_89 = sext i30 %tmp_28" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 217 'sext' 'sext_ln54_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.86ns)   --->   "%add_ln54_30 = add i31 %sext_ln54_89, i31 2228224" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 218 'add' 'add_ln54_30' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i31 %add_ln54_30" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 219 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln54_60 = sext i16 %data_31_val_read" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 220 'sext' 'sext_ln54_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.94ns)   --->   "%mul_ln54_31 = mul i23 %sext_ln54_60, i23 87" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 221 'mul' 'mul_ln54_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i23.i6, i23 %mul_ln54_31, i6 0" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 222 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln54_90 = sext i29 %tmp_29" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 223 'sext' 'sext_ln54_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.86ns)   --->   "%add_ln54_31 = add i30 %sext_ln54_90, i30 1066008576" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 224 'add' 'add_ln54_31' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i30 %add_ln54_31" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 225 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1024 <undef>, i32 %sext_ln70" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 226 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1024 %mrv, i32 %add_ln54_1" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 227 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1024 %mrv_1, i32 %sext_ln54_8" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 228 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1024 %mrv_2, i32 %sext_ln54_13" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 229 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1024 %mrv_3, i32 %sext_ln54_17" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 230 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1024 %mrv_4, i32 %sext_ln54_21" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 231 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1024 %mrv_5, i32 %sext_ln54_25" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 232 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1024 %mrv_6, i32 %sext_ln54_29" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 233 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1024 %mrv_7, i32 %sext_ln54_33" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 234 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1024 %mrv_8, i32 %sext_ln54_37" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 235 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1024 %mrv_9, i32 %sext_ln54_41" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 236 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1024 %mrv_10, i32 %sext_ln54_45" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 237 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1024 %mrv_11, i32 %add_ln54_12" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 238 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1024 %mrv_12, i32 %sext_ln54_51" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 239 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1024 %mrv_13, i32 %sext_ln54_55" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 240 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1024 %mrv_14, i32 %sext_ln54_59" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 241 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1024 %mrv_15, i32 %sext_ln54_62" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 242 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1024 %mrv_16, i32 %sext_ln54_64" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 243 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1024 %mrv_17, i32 %sext_ln54_66" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 244 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1024 %mrv_18, i32 %sext_ln54_68" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 245 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1024 %mrv_19, i32 %sext_ln54_70" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 246 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1024 %mrv_20, i32 %sext_ln54_72" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 247 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1024 %mrv_21, i32 %sext_ln54_74" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 248 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1024 %mrv_22, i32 %sext_ln54_76" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 249 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1024 %mrv_23, i32 %sext_ln54_78" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 250 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1024 %mrv_24, i32 %sext_ln54_80" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 251 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1024 %mrv_25, i32 %sext_ln54_82" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 252 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1024 %mrv_26, i32 %sext_ln54_84" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 253 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1024 %mrv_27, i32 %sext_ln54_86" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 254 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1024 %mrv_28, i32 %sext_ln54_88" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 255 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1024 %mrv_29, i32 %sext_ln70_1" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 256 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1024 %mrv_30, i32 %sext_ln63" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 257 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i1024 %mrv_s" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 258 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 2.814ns
The critical path consists of the following:
	wire read operation ('data_1_val_read', firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54) on port 'data_1_val' (firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm.h:54) [65]  (0.000 ns)
	'mul' operation 25 bit ('mul_ln54_1', firmware/nnet_utils/nnet_batchnorm.h:54) [74]  (1.940 ns)
	'add' operation 32 bit ('add_ln54_1', firmware/nnet_utils/nnet_batchnorm.h:54) [77]  (0.874 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
