
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.67

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ spi_cs_n$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.15    0.15   library removal time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.01    0.00    0.00    0.20 ^ tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 ^ _245_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.24 v _245_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _022_ (net)
                  0.03    0.00    0.24 v spi_cs_n$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                         -0.01   -0.01   library hold time
                                 -0.01   data required time
-----------------------------------------------------------------------------
                                 -0.01   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    32    0.12    1.13    1.28    1.48 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  1.13    0.00    1.48 ^ bit_count[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.48   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library recovery time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     8    0.02    0.18    0.40    0.40 ^ bit_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[0] (net)
                  0.18    0.00    0.40 ^ _285_/A (sky130_fd_sc_hd__ha_1)
     5    0.02    0.17    0.27    0.67 ^ _285_/COUT (sky130_fd_sc_hd__ha_1)
                                         _142_ (net)
                  0.17    0.00    0.67 ^ _149_/C (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.13    0.15    0.83 v _149_/Y (sky130_fd_sc_hd__nand3_1)
                                         _128_ (net)
                  0.13    0.00    0.83 v _280_/B (sky130_fd_sc_hd__ha_1)
     7    0.02    0.12    0.38    1.21 v _280_/SUM (sky130_fd_sc_hd__ha_1)
                                         _130_ (net)
                  0.12    0.00    1.21 v _174_/A (sky130_fd_sc_hd__nor4b_4)
     3    0.01    0.23    0.32    1.53 ^ _174_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _050_ (net)
                  0.23    0.00    1.53 ^ _178_/A1 (sky130_fd_sc_hd__a22oi_1)
     2    0.00    0.08    0.13    1.66 v _178_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _054_ (net)
                  0.08    0.00    1.66 v _186_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.52    2.17 v _186_/X (sky130_fd_sc_hd__or4_1)
                                         _062_ (net)
                  0.08    0.00    2.17 v _189_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.05    0.08    2.26 ^ _189_/Y (sky130_fd_sc_hd__nand3_1)
                                         _004_ (net)
                  0.05    0.00    2.26 ^ debug_miso_samples[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.26   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    32    0.12    1.13    1.28    1.48 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  1.13    0.00    1.48 ^ bit_count[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.48   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library recovery time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     8    0.02    0.18    0.40    0.40 ^ bit_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[0] (net)
                  0.18    0.00    0.40 ^ _285_/A (sky130_fd_sc_hd__ha_1)
     5    0.02    0.17    0.27    0.67 ^ _285_/COUT (sky130_fd_sc_hd__ha_1)
                                         _142_ (net)
                  0.17    0.00    0.67 ^ _149_/C (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.13    0.15    0.83 v _149_/Y (sky130_fd_sc_hd__nand3_1)
                                         _128_ (net)
                  0.13    0.00    0.83 v _280_/B (sky130_fd_sc_hd__ha_1)
     7    0.02    0.12    0.38    1.21 v _280_/SUM (sky130_fd_sc_hd__ha_1)
                                         _130_ (net)
                  0.12    0.00    1.21 v _174_/A (sky130_fd_sc_hd__nor4b_4)
     3    0.01    0.23    0.32    1.53 ^ _174_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _050_ (net)
                  0.23    0.00    1.53 ^ _178_/A1 (sky130_fd_sc_hd__a22oi_1)
     2    0.00    0.08    0.13    1.66 v _178_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _054_ (net)
                  0.08    0.00    1.66 v _186_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.52    2.17 v _186_/X (sky130_fd_sc_hd__or4_1)
                                         _062_ (net)
                  0.08    0.00    2.17 v _189_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.05    0.08    2.26 ^ _189_/Y (sky130_fd_sc_hd__nand3_1)
                                         _004_ (net)
                  0.05    0.00    2.26 ^ debug_miso_samples[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.26   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.02e-04   4.89e-05   4.31e-10   4.51e-04  43.8%
Combinational          2.94e-04   2.86e-04   4.29e-10   5.80e-04  56.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.96e-04   3.35e-04   8.60e-10   1.03e-03 100.0%
                          67.5%      32.5%       0.0%
