/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - The default VHDL library search path is now "C:/Users/sojayaweera/E155/lab2/dual_sevenseg/top". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(1): compiling module top. VERI-1018
INFO <35901018> - C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
INFO <35901018> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/seglut.sv(1): compiling module segLUT. VERI-1018
WARNING <35901084> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(28): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(36): sel should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(36): i0 should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(36): i1 should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(37): sel should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(37): segout should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(37): seg0 should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(38): sel should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(38): seg1 should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(38): segout should be on the sensitivity list. VERI-1221
ERROR <35901001> - c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(52): assign statement not supported for synthesis. VERI-1001

child process exited abnormally
