# Team 03
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_alphabet_decoder.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_alu.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_bin4_to_bcd_decoder.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_branchControl.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_clock_divider.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_color_out_logic.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_comparator.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_control.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_cputop.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_DPUtop.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_dpuxmmio.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_eight_bit_shift.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_hardware_clock.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_hardwareclkxmmio.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_horizontal_counter.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_imm_gen.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_instrHolder.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_MMIO.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_MMIOInterface.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_NES_clkdiv_counter.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_NESControllers.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_OLDdpuxmmio.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_outputSynchronizer.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_pc.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_player_1_display.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_player_2_display.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_player_FSM_new.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_player_lut.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_registerFile.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_requestUnit.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_ssdec.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_text_display.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_text_lut.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_vertical_counter.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_wishbone_manager.sv