module PC (novoEndereco, jump, reset, clock, endereco);

	input clock, reset;
	input [1:0] jump;
	input [31:0] novoEndereco;
	output reg [31:0] endereco;
	
	initial begin
		endereco = 31'b0;
	end
	
	always @(posedge clock)begin
		if(jump == 2'b00) begin
			endereco = endereco + 1;
		end
		
		if(jump == 2'b01) begin
			endereco = novoEndereco;
		end
		
		if(jump == 2'b10) begin
			endereco = endereco;
		end
		
		if(reset) begin
			endereco = 11'b0;
		end
	end
endmodule
