# Used only for simulations
TOPLEVEL = test
SRC = fsm.vhdl fsm_inv.vhdl main.vhdl test.vhdl

include ../../common.build.mk
include ../../$(ENV).build.mk
