// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.126 Production Release
//  HLS Date:       Wed Aug  8 00:52:07 PDT 2012
// 
//  Generated by:   kjr115@EEWS104A-009
//  Generated date: Tue May 03 14:33:58 2016
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    Render_core
// ------------------------------------------------------------------


module Render_core (
  clk, rst, v_out_rsc_mgc_out_stdreg_d
);
  input clk;
  input rst;
  output [11:0] v_out_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations
  reg exit_for_lpi;
  reg [20:0] for_i_1_sva_1;
  reg reg_v_out_rsc_mgc_out_stdreg_d_reg;
  wire [20:0] for_i_1_lpi_dfm;
  wire [20:0] for_i_1_sva_2;
  wire [21:0] nl_for_i_1_sva_2;


  // Interconnect Declarations for Component Instantiations 
  assign v_out_rsc_mgc_out_stdreg_d = {{11{reg_v_out_rsc_mgc_out_stdreg_d_reg}},
      reg_v_out_rsc_mgc_out_stdreg_d_reg};
  assign for_i_1_lpi_dfm = for_i_1_sva_1 & (signext_21_1(~ exit_for_lpi));
  assign nl_for_i_1_sva_2 = for_i_1_lpi_dfm + 21'b1;
  assign for_i_1_sva_2 = nl_for_i_1_sva_2[20:0];
  always @(posedge clk) begin
    if ( rst ) begin
      reg_v_out_rsc_mgc_out_stdreg_d_reg <= 1'b0;
      for_i_1_sva_1 <= 21'b0;
      exit_for_lpi <= 1'b1;
    end
    else begin
      reg_v_out_rsc_mgc_out_stdreg_d_reg <= readslicef_4_1_3(((for_i_1_lpi_dfm[20:17])
          + 4'b1011));
      for_i_1_sva_1 <= for_i_1_sva_2;
      exit_for_lpi <= ~ (readslicef_4_1_3((conv_u2s_3_4(for_i_1_sva_2[20:18]) + 4'b1011)));
    end
  end

  function [20:0] signext_21_1;
    input [0:0] vector;
  begin
    signext_21_1= {{20{vector[0]}}, vector};
  end
  endfunction


  function [0:0] readslicef_4_1_3;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 3;
    readslicef_4_1_3 = tmp[0:0];
  end
  endfunction


  function signed [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    Render
//  Generated from file(s):
//    2) $PROJECT_HOME/src/Render.cpp
// ------------------------------------------------------------------


module Render (
  v_out_rsc_z, clk, rst
);
  output [11:0] v_out_rsc_z;
  input clk;
  input rst;


  // Interconnect Declarations
  wire [11:0] v_out_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations for Component Instantiations 
  mgc_out_stdreg #(.rscid(1),
  .width(12)) v_out_rsc_mgc_out_stdreg (
      .d(v_out_rsc_mgc_out_stdreg_d),
      .z(v_out_rsc_z)
    );
  Render_core Render_core_inst (
      .clk(clk),
      .rst(rst),
      .v_out_rsc_mgc_out_stdreg_d(v_out_rsc_mgc_out_stdreg_d)
    );
endmodule



