{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686926866337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686926866350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 15:47:46 2023 " "Processing started: Fri Jun 16 15:47:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686926866350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926866350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AccessControlSystem -c AccessControlSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off AccessControlSystem -c AccessControlSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926866350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686926867043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686926867043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/dispatcher/dispatcher_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/dispatcher/dispatcher_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher_tb-Dispatcher_tb_arch " "Found design unit 1: Dispatcher_tb-Dispatcher_tb_arch" {  } { { "../Dispatcher/Dispatcher_tb.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879932 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher_tb " "Found entity 1: Dispatcher_tb" {  } { { "../Dispatcher/Dispatcher_tb.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/dispatcher/dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/dispatcher/dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher-behavioral " "Found design unit 1: Dispatcher-behavioral" {  } { { "../Dispatcher/Dispatcher.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879935 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher " "Found entity 1: Dispatcher" {  } { { "../Dispatcher/Dispatcher.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/slcdc/slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/slcdc/slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-logic " "Found design unit 1: SLCDC-logic" {  } { { "../SLCDC/SLCDC.vhd" "" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879939 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "../SLCDC/SLCDC.vhd" "" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/counterupdown3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/counterupdown3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorUpDown3_tb-ContadorUpDown3_tb_arch " "Found design unit 1: ContadorUpDown3_tb-ContadorUpDown3_tb_arch" {  } { { "../Serial Receiver/CounterUpDown3_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879942 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorUpDown3_tb " "Found entity 1: ContadorUpDown3_tb" {  } { { "../Serial Receiver/CounterUpDown3_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/counterupdown3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/counterupdown3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorUpDown3-logic " "Found design unit 1: ContadorUpDown3-logic" {  } { { "../Serial Receiver/CounterUpDown3.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879945 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorUpDown3 " "Found entity 1: ContadorUpDown3" {  } { { "../Serial Receiver/CounterUpDown3.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/shiftreg5_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/shiftreg5_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg5_tb-shiftReg5_tb_arch " "Found design unit 1: shiftReg5_tb-shiftReg5_tb_arch" {  } { { "../Serial Receiver/shiftReg5_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879949 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg5_tb " "Found entity 1: shiftReg5_tb" {  } { { "../Serial Receiver/shiftReg5_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/shiftreg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/shiftreg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg5-logic " "Found design unit 1: shiftReg5-logic" {  } { { "../Serial Receiver/shiftReg5.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879951 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg5 " "Found entity 1: shiftReg5" {  } { { "../Serial Receiver/shiftReg5.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialreceiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialreceiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialReceiver_tb-serialReceiver_tb_arch " "Found design unit 1: serialReceiver_tb-serialReceiver_tb_arch" {  } { { "../Serial Receiver/SerialReceiver_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879954 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialReceiver_tb " "Found entity 1: serialReceiver_tb" {  } { { "../Serial Receiver/SerialReceiver_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-logic " "Found design unit 1: SerialReceiver-logic" {  } { { "../Serial Receiver/SerialReceiver.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879958 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "../Serial Receiver/SerialReceiver.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialcontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialcontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialControl_tb-serialControl_tb_arch " "Found design unit 1: serialControl_tb-serialControl_tb_arch" {  } { { "../Serial Receiver/SerialControl_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879961 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialControl_tb " "Found entity 1: serialControl_tb" {  } { { "../Serial Receiver/SerialControl_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-behavioral " "Found design unit 1: SerialControl-behavioral" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879964 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/shiftregister_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/shiftregister_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_lr-Structural " "Found design unit 1: ShiftRegister_lr-Structural" {  } { { "../DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_lr " "Found entity 1: ShiftRegister_lr" {  } { { "../DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/register_d_e_r_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/register_d_e_r_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_E_R_value-Behavioral " "Found design unit 1: register_D_E_R_value-Behavioral" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879970 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_E_R_value " "Found entity 1: register_D_E_R_value" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "../DoorMechanism/DoorMechanism/full_adder.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/full_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879973 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../DoorMechanism/DoorMechanism/full_adder.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/full_adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/door_mecanism.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/door_mecanism.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_mecanism-behavioral " "Found design unit 1: door_mecanism-behavioral" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879976 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_mecanism " "Found entity 1: door_mecanism" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/door_emulation_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/door_emulation_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_emulation_seg-behavioral " "Found design unit 1: door_emulation_seg-behavioral" {  } { { "../DoorMechanism/DoorMechanism/door_emulation_seg.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_emulation_seg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879980 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_emulation_seg " "Found entity 1: door_emulation_seg" {  } { { "../DoorMechanism/DoorMechanism/door_emulation_seg.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_emulation_seg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/counter_pl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/counter_pl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pl-Structural " "Found design unit 1: counter_pl-Structural" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879983 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pl " "Found entity 1: counter_pl" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structural " "Found design unit 1: adder_rc-Structural" {  } { { "../DoorMechanism/DoorMechanism/adder_rc.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/adder_rc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879985 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "../DoorMechanism/DoorMechanism/adder_rc.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/adder_rc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doorcontroller/doorcontroller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doorcontroller/doorcontroller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController_tb-DoorController_tb_arch " "Found design unit 1: DoorController_tb-DoorController_tb_arch" {  } { { "../DoorController/DoorController_tb.vhd" "" { Text "C:/ISEL/LIC/DoorController/DoorController_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879989 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController_tb " "Found entity 1: DoorController_tb" {  } { { "../DoorController/DoorController_tb.vhd" "" { Text "C:/ISEL/LIC/DoorController/DoorController_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doorcontroller/doorcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doorcontroller/doorcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController-behavioral " "Found design unit 1: DoorController-behavioral" {  } { { "../DoorController/DoorController.vhd" "" { Text "C:/ISEL/LIC/DoorController/DoorController.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879992 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController " "Found entity 1: DoorController" {  } { { "../DoorController/DoorController.vhd" "" { Text "C:/ISEL/LIC/DoorController/DoorController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/sdc/serialreceiverdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/sdc/serialreceiverdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialReceiverDC_tb-serialReceiverDC_tb_arch " "Found design unit 1: serialReceiverDC_tb-serialReceiverDC_tb_arch" {  } { { "../SDC/serialReceiverDC_tb.vhd" "" { Text "C:/ISEL/LIC/SDC/serialReceiverDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879996 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialReceiverDC_tb " "Found entity 1: serialReceiverDC_tb" {  } { { "../SDC/serialReceiverDC_tb.vhd" "" { Text "C:/ISEL/LIC/SDC/serialReceiverDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/sdc/serialreceiverdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/sdc/serialreceiverdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialReceiverDC-serialReceiver_arch " "Found design unit 1: serialReceiverDC-serialReceiver_arch" {  } { { "../SDC/serialReceiverDC.vhd" "" { Text "C:/ISEL/LIC/SDC/serialReceiverDC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879999 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialReceiverDC " "Found entity 1: serialReceiverDC" {  } { { "../SDC/serialReceiverDC.vhd" "" { Text "C:/ISEL/LIC/SDC/serialReceiverDC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926879999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926879999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/sdc/sdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/sdc/sdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC_tb-SDC_tb_arch " "Found design unit 1: SDC_tb-SDC_tb_arch" {  } { { "../SDC/SDC_tb.vhd" "" { Text "C:/ISEL/LIC/SDC/SDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880004 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC_tb " "Found entity 1: SDC_tb" {  } { { "../SDC/SDC_tb.vhd" "" { Text "C:/ISEL/LIC/SDC/SDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/sdc/sdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/sdc/sdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC-logic " "Found design unit 1: SDC-logic" {  } { { "../SDC/SDC.vhd" "" { Text "C:/ISEL/LIC/SDC/SDC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880007 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC " "Found entity 1: SDC" {  } { { "../SDC/SDC.vhd" "" { Text "C:/ISEL/LIC/SDC/SDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/registo4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/registo4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo4-logic " "Found design unit 1: Registo4-logic" {  } { { "../OutputBuffer/Registo4.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/Registo4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880011 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo4 " "Found entity 1: Registo4" {  } { { "../OutputBuffer/Registo4.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/Registo4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/outputbuffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/outputbuffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer_tb-behavioral " "Found design unit 1: OutputBuffer_tb-behavioral" {  } { { "../OutputBuffer/OutputBuffer_tb.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880015 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer_tb " "Found entity 1: OutputBuffer_tb" {  } { { "../OutputBuffer/OutputBuffer_tb.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/outputbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/outputbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer-OutputBuffer_arq " "Found design unit 1: OutputBuffer-OutputBuffer_arq" {  } { { "../OutputBuffer/OutputBuffer.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880018 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer " "Found entity 1: OutputBuffer" {  } { { "../OutputBuffer/OutputBuffer.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/buffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/buffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl_tb-behavioral " "Found design unit 1: BufferControl_tb-behavioral" {  } { { "../OutputBuffer/BufferControl_tb.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880022 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl_tb " "Found entity 1: BufferControl_tb" {  } { { "../OutputBuffer/BufferControl_tb.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/buffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/buffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl-behavioral " "Found design unit 1: BufferControl-behavioral" {  } { { "../OutputBuffer/BufferControl.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880025 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl " "Found entity 1: BufferControl" {  } { { "../OutputBuffer/BufferControl.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl_tb-RingBufferControl_tb_arch " "Found design unit 1: RingBufferControl_tb-RingBufferControl_tb_arch" {  } { { "../RingBuffer/RingBufferControl_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880030 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl_tb " "Found entity 1: RingBufferControl_tb" {  } { { "../RingBuffer/RingBufferControl_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl-behavioral " "Found design unit 1: RingBufferControl-behavioral" {  } { { "../RingBuffer/RingBufferControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880034 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl " "Found entity 1: RingBufferControl" {  } { { "../RingBuffer/RingBufferControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBuffer_tb-RingBuffer_tb_arch " "Found design unit 1: RingBuffer_tb-RingBuffer_tb_arch" {  } { { "../RingBuffer/RingBuffer_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880037 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBuffer_tb " "Found entity 1: RingBuffer_tb" {  } { { "../RingBuffer/RingBuffer_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringBuffer-logic " "Found design unit 1: ringBuffer-logic" {  } { { "../RingBuffer/RingBuffer.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880040 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringBuffer " "Found entity 1: ringBuffer" {  } { { "../RingBuffer/RingBuffer.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/registo3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/registo3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo3_tb-behavioral " "Found design unit 1: Registo3_tb-behavioral" {  } { { "../RingBuffer/registo3_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/registo3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo3_tb " "Found entity 1: Registo3_tb" {  } { { "../RingBuffer/registo3_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/registo3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/registo3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/registo3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo3-logic " "Found design unit 1: Registo3-logic" {  } { { "../RingBuffer/Registo3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Registo3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo3 " "Found entity 1: Registo3" {  } { { "../RingBuffer/Registo3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Registo3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880051 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/mux21_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/mux21_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_tb-behavioral " "Found design unit 1: mux21_tb-behavioral" {  } { { "../RingBuffer/mux21_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880054 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_tb " "Found entity 1: mux21_tb" {  } { { "../RingBuffer/mux21_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-arq_mux21 " "Found design unit 1: mux21-arq_mux21" {  } { { "../RingBuffer/mux21.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880057 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../RingBuffer/mux21.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/memoryadresscontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/memoryadresscontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryAdressControl_tb-behavioral " "Found design unit 1: memoryAdressControl_tb-behavioral" {  } { { "../RingBuffer/memoryAdressControl_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880061 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryAdressControl_tb " "Found entity 1: memoryAdressControl_tb" {  } { { "../RingBuffer/memoryAdressControl_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/memoryadresscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/memoryadresscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryAdressControl-arq_memoryAdressControl " "Found design unit 1: memoryAdressControl-arq_memoryAdressControl" {  } { { "../RingBuffer/memoryAdressControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880065 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryAdressControl " "Found entity 1: memoryAdressControl" {  } { { "../RingBuffer/memoryAdressControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-logic " "Found design unit 1: HA-logic" {  } { { "../RingBuffer/HA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/HA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880067 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../RingBuffer/HA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-logic " "Found design unit 1: FA-logic" {  } { { "../RingBuffer/FA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/FA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880070 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../RingBuffer/FA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/contador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/contador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_tb-Contador_tb_arch " "Found design unit 1: Contador_tb-Contador_tb_arch" {  } { { "../RingBuffer/Contador_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880073 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_tb " "Found entity 1: Contador_tb" {  } { { "../RingBuffer/Contador_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-logic " "Found design unit 1: Contador-logic" {  } { { "../RingBuffer/Contador.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880076 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "../RingBuffer/Contador.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/addsub3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/addsub3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub3-logic " "Found design unit 1: AddSub3-logic" {  } { { "../RingBuffer/AddSub3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/AddSub3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880080 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub3 " "Found entity 1: AddSub3" {  } { { "../RingBuffer/AddSub3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/AddSub3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/adder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/adder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder3-logic " "Found design unit 1: Adder3-logic" {  } { { "../RingBuffer/Adder3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880083 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder3 " "Found entity 1: Adder3" {  } { { "../RingBuffer/Adder3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/usbport/usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/usbport/usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880086 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "../KeyScan/FFD.vhd" "" { Text "C:/ISEL/LIC/KeyScan/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880088 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../KeyScan/FFD.vhd" "" { Text "C:/ISEL/LIC/KeyScan/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC-arq_DEC " "Found design unit 1: DEC-arq_DEC" {  } { { "../KeyScan/DEC.vhd" "" { Text "C:/ISEL/LIC/KeyScan/DEC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880092 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC " "Found entity 1: DEC" {  } { { "../KeyScan/DEC.vhd" "" { Text "C:/ISEL/LIC/KeyScan/DEC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-logic " "Found design unit 1: Counter-logic" {  } { { "../KeyScan/Counter.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../KeyScan/Counter.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880095 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux41 ../KeyScan/Mux41.vhd " "Entity \"Mux41\" obtained from \"../KeyScan/Mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../KeyScan/Mux41.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1686926880098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux41-logic " "Found design unit 1: Mux41-logic" {  } { { "../KeyScan/Mux41.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Mux41.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880098 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux41 " "Found entity 1: Mux41" {  } { { "../KeyScan/Mux41.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/keyscan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/keyscan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan_tb-behavioral " "Found design unit 1: KeyScan_tb-behavioral" {  } { { "../KeyScan/KeyScan_tb.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880102 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan_tb " "Found entity 1: KeyScan_tb" {  } { { "../KeyScan/KeyScan_tb.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan-logic " "Found design unit 1: KeyScan-logic" {  } { { "../KeyScan/KeyScan.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880105 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan " "Found entity 1: KeyScan" {  } { { "../KeyScan/KeyScan.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keydecoder/keydecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keydecoder/keydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecoder-logic " "Found design unit 1: KeyDecoder-logic" {  } { { "../KeyDecoder/KeyDecoder.vhd" "" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880108 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecoder " "Found entity 1: KeyDecoder" {  } { { "../KeyDecoder/KeyDecoder.vhd" "" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keycontrol/keycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keycontrol/keycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyControl-behavioral " "Found design unit 1: KeyControl-behavioral" {  } { { "../KeyControl/KeyControl.vhd" "" { Text "C:/ISEL/LIC/KeyControl/KeyControl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880111 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyControl " "Found entity 1: KeyControl" {  } { { "../KeyControl/KeyControl.vhd" "" { Text "C:/ISEL/LIC/KeyControl/KeyControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyboardreader/keyboardreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyboardreader/keyboardreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyBoardReader-logic " "Found design unit 1: KeyBoardReader-logic" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880115 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyBoardReader " "Found entity 1: KeyBoardReader" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyboardreader/clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyboardreader/clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880117 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontrolsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accesscontrolsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccessControlSystem-logic " "Found design unit 1: AccessControlSystem-logic" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880120 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccessControlSystem " "Found entity 1: AccessControlSystem" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926880120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926880120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AccessControlSystem " "Elaborating entity \"AccessControlSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686926880238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyBoardReader KeyBoardReader:UKeyBoardReader " "Elaborating entity \"KeyBoardReader\" for hierarchy \"KeyBoardReader:UKeyBoardReader\"" {  } { { "AccessControlSystem.vhd" "UKeyBoardReader" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880262 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Dval KeyBoardReader.vhd(12) " "VHDL Signal Declaration warning at KeyBoardReader.vhd(12): used implicit default value for signal \"Dval\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686926880262 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sout KeyBoardReader.vhd(69) " "Verilog HDL or VHDL warning at KeyBoardReader.vhd(69): object \"sout\" assigned a value but never read" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686926880262 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDecoder KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder " "Elaborating entity \"KeyDecoder\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\"" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "UKeyDecoder" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyScan KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan " "Elaborating entity \"KeyScan\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\"" {  } { { "../KeyDecoder/KeyDecoder.vhd" "UKeyScan" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter " "Elaborating entity \"Counter\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\"" {  } { { "../KeyScan/KeyScan.vhd" "UCounter" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF0 " "Elaborating entity \"FFD\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF0\"" {  } { { "../KeyScan/Counter.vhd" "FF0" { Text "C:/ISEL/LIC/KeyScan/Counter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|DEC:UDEC " "Elaborating entity \"DEC\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|DEC:UDEC\"" {  } { { "../KeyScan/KeyScan.vhd" "UDEC" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux41 KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Mux41:UMux " "Elaborating entity \"Mux41\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Mux41:UMux\"" {  } { { "../KeyScan/KeyScan.vhd" "UMux" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyControl KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyControl:UKeyControl " "Elaborating entity \"KeyControl\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyControl:UKeyControl\"" {  } { { "../KeyDecoder/KeyDecoder.vhd" "UKeyControl" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringBuffer KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer " "Elaborating entity \"ringBuffer\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\"" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "URingBuffer" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBufferControl KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl " "Elaborating entity \"RingBufferControl\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\"" {  } { { "../RingBuffer/RingBuffer.vhd" "URingBufferControl" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryAdressControl KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl " "Elaborating entity \"memoryAdressControl\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\"" {  } { { "../RingBuffer/RingBuffer.vhd" "UmemoryAdressControl" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo3 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Registo3:URegisto3 " "Elaborating entity \"Registo3\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Registo3:URegisto3\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "URegisto3" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub3 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3 " "Elaborating entity \"AddSub3\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "UAddSub3" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder3 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3 " "Elaborating entity \"Adder3\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\"" {  } { { "../RingBuffer/AddSub3.vhd" "UAdder3" { Text "C:/ISEL/LIC/RingBuffer/AddSub3.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880439 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CO Adder3.vhd(10) " "VHDL Signal Declaration warning at Adder3.vhd(10): used implicit default value for signal \"CO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../RingBuffer/Adder3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686926880441 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|memoryAdressControl:UmemoryAdressControl|AddSub3:UAddSub3|Adder3:UAdder3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0 " "Elaborating entity \"FA\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0\"" {  } { { "../RingBuffer/Adder3.vhd" "FA0" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0\|HA:HA0 " "Elaborating entity \"HA\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0\|HA:HA0\"" {  } { { "../RingBuffer/FA.vhd" "HA0" { Text "C:/ISEL/LIC/RingBuffer/FA.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Contador:UIDXGET " "Elaborating entity \"Contador\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Contador:UIDXGET\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "UIDXGET" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|mux21:Umux21 " "Elaborating entity \"mux21\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|mux21:Umux21\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "Umux21" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram " "Elaborating entity \"RAM\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\"" {  } { { "../RingBuffer/RingBuffer.vhd" "Uram" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880528 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram Ram.vhd(43) " "VHDL Process Statement warning at Ram.vhd(43): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686926880528 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|RAM:Uram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din Ram.vhd(46) " "VHDL Process Statement warning at Ram.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686926880528 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|RAM:Uram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputBuffer KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer " "Elaborating entity \"OutputBuffer\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\"" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "UOutputBuffer" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferControl KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl " "Elaborating entity \"BufferControl\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\"" {  } { { "../OutputBuffer/OutputBuffer.vhd" "UBufferControl" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo4 KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister " "Elaborating entity \"Registo4\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\"" {  } { { "../OutputBuffer/OutputBuffer.vhd" "UOutputRegister" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV " "Elaborating entity \"CLKDIV\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\"" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "UCLKDIV" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCDC SLCDC:USLCDC " "Elaborating entity \"SLCDC\" for hierarchy \"SLCDC:USLCDC\"" {  } { { "AccessControlSystem.vhd" "USLCDC" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SLCDC:USLCDC\|SerialReceiver:USerialReceiver " "Elaborating entity \"SerialReceiver\" for hierarchy \"SLCDC:USLCDC\|SerialReceiver:USerialReceiver\"" {  } { { "../SLCDC/SLCDC.vhd" "USerialReceiver" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorUpDown3 SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|ContadorUpDown3:UCounter " "Elaborating entity \"ContadorUpDown3\" for hierarchy \"SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|ContadorUpDown3:UCounter\"" {  } { { "../Serial Receiver/SerialReceiver.vhd" "UCounter" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg5 SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|shiftReg5:UshiftReg5 " "Elaborating entity \"shiftReg5\" for hierarchy \"SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|shiftReg5:UshiftReg5\"" {  } { { "../Serial Receiver/SerialReceiver.vhd" "UshiftReg5" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl " "Elaborating entity \"SerialControl\" for hierarchy \"SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\"" {  } { { "../Serial Receiver/SerialReceiver.vhd" "USerialControl" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV SLCDC:USLCDC\|CLKDIV:UCLKDIV " "Elaborating entity \"CLKDIV\" for hierarchy \"SLCDC:USLCDC\|CLKDIV:UCLKDIV\"" {  } { { "../SLCDC/SLCDC.vhd" "UCLKDIV" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dispatcher SLCDC:USLCDC\|Dispatcher:UDispatcher " "Elaborating entity \"Dispatcher\" for hierarchy \"SLCDC:USLCDC\|Dispatcher:UDispatcher\"" {  } { { "../SLCDC/SLCDC.vhd" "UDispatcher" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDC SDC:USDC " "Elaborating entity \"SDC\" for hierarchy \"SDC:USDC\"" {  } { { "AccessControlSystem.vhd" "USDC" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialReceiverDC SDC:USDC\|serialReceiverDC:USerialReceiver " "Elaborating entity \"serialReceiverDC\" for hierarchy \"SDC:USDC\|serialReceiverDC:USerialReceiver\"" {  } { { "../SDC/SDC.vhd" "USerialReceiver" { Text "C:/ISEL/LIC/SDC/SDC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoorController SDC:USDC\|DoorController:UDispatcher " "Elaborating entity \"DoorController\" for hierarchy \"SDC:USDC\|DoorController:UDispatcher\"" {  } { { "../SDC/SDC.vhd" "UDispatcher" { Text "C:/ISEL/LIC/SDC/SDC.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_mecanism door_mecanism:UDoor_mecanism " "Elaborating entity \"door_mecanism\" for hierarchy \"door_mecanism:UDoor_mecanism\"" {  } { { "AccessControlSystem.vhd" "UDoor_mecanism" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV door_mecanism:UDoor_mecanism\|CLKDIV:UCLK " "Elaborating entity \"CLKDIV\" for hierarchy \"door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\"" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "UCLK" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pl door_mecanism:UDoor_mecanism\|counter_pl:U6 " "Elaborating entity \"counter_pl\" for hierarchy \"door_mecanism:UDoor_mecanism\|counter_pl:U6\"" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "U6" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc door_mecanism:UDoor_mecanism\|counter_pl:U6\|adder_rc:U1 " "Elaborating entity \"adder_rc\" for hierarchy \"door_mecanism:UDoor_mecanism\|counter_pl:U6\|adder_rc:U1\"" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "U1" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder door_mecanism:UDoor_mecanism\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1 " "Elaborating entity \"full_adder\" for hierarchy \"door_mecanism:UDoor_mecanism\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1\"" {  } { { "../DoorMechanism/DoorMechanism/adder_rc.vhd" "\\SC:0:U1" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/adder_rc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\"" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "U2" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880826 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686926880827 "|AccessControlSystem|door_mecanism:UDoor_mecanism|counter_pl:U6|register_D_E_R_value:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_lr door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7 " "Elaborating entity \"ShiftRegister_lr\" for hierarchy \"door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\"" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "U7" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\"" {  } { { "../DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" "U1" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880853 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686926880853 "|AccessControlSystem|door_mecanism:UDoor_mecanism|ShiftRegister_lr:U7|register_D_E_R_value:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_emulation_seg door_mecanism:UDoor_mecanism\|door_emulation_seg:U0 " "Elaborating entity \"door_emulation_seg\" for hierarchy \"door_mecanism:UDoor_mecanism\|door_emulation_seg:U0\"" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "U0" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UsbPort UsbPort:Uusbport " "Elaborating entity \"UsbPort\" for hierarchy \"UsbPort:Uusbport\"" {  } { { "AccessControlSystem.vhd" "Uusbport" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "../UsbPort/usbport.vhd" "b2v_inst" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Instantiated megafunction \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686926880934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686926880934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686926880934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686926880934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action UNUSED " "Parameter \"sld_sim_action\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686926880934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686926880934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686926880934 ""}  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686926880934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926880983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926881000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926881134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926881318 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686926881646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.16.15:48:06 Progress: Loading sld88bceea9/alt_sld_fab_wrapper_hw.tcl " "2023.06.16.15:48:06 Progress: Loading sld88bceea9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926886955 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926890722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926890894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926894515 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926894646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926894779 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926894957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926894966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926894967 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686926895729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld88bceea9/alt_sld_fab.v" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926896128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926896128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926896268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926896268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926896273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926896273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926896359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926896359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926896486 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926896486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926896486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686926896576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926896576 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686926898666 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686926898789 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686926898789 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "isValid GND " "Pin \"isValid\" is stuck at GND" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|isValid"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686926898929 "|AccessControlSystem|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686926898929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926899051 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686926899746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686926901034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686926901034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "554 " "Implemented 554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686926901204 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686926901204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "474 " "Implemented 474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686926901204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686926901204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686926901267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 15:48:21 2023 " "Processing ended: Fri Jun 16 15:48:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686926901267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686926901267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686926901267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686926901267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686926903025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686926903034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 15:48:22 2023 " "Processing started: Fri Jun 16 15:48:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686926903034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686926903034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AccessControlSystem -c AccessControlSystem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AccessControlSystem -c AccessControlSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686926903036 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686926903278 ""}
{ "Info" "0" "" "Project  = AccessControlSystem" {  } {  } 0 0 "Project  = AccessControlSystem" 0 0 "Fitter" 0 0 1686926903279 ""}
{ "Info" "0" "" "Revision = AccessControlSystem" {  } {  } 0 0 "Revision = AccessControlSystem" 0 0 "Fitter" 0 0 1686926903279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686926903430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686926903431 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AccessControlSystem 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"AccessControlSystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686926903448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686926903503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686926903503 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686926903857 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686926903869 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686926904072 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 1404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686926904078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 1406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686926904078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 1408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686926904078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 1410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686926904078 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686926904078 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686926904078 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686926904078 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686926904078 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686926904078 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686926904081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1686926905838 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686926905839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686926905839 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1686926905839 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1686926905839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AccessControlSystem.sdc " "Synopsys Design Constraints File file not found: 'AccessControlSystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686926905844 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|count\[0\] clk " "Register KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|count\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926905848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686926905848 "|AccessControlSystem|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp " "Node: KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF2\|Q KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp " "Register KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF2\|Q is being clocked by KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926905848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686926905848 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|CLKDIV:UCLKDIV|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR " "Node: KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\|FFD:U3FFD\|Q KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR " "Register KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\|FFD:U3FFD\|Q is being clocked by KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926905848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686926905848 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|OutputBuffer:UOutputBuffer|BufferControl:UBufferControl|CurrentState.STATE_WR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR " "Node: KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\|ram~15 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR " "Latch KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\|ram~15 is being clocked by KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926905848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686926905848 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|RingBufferControl:URingBufferControl|CurrentState.STATE_WR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] is being clocked by door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926905848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686926905848 "|AccessControlSystem|door_mecanism:UDoor_mecanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDC:USDC\|serialReceiverDC:USerialReceiver\|shiftReg5:shiftReg51\|FFD:FF4\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Register SDC:USDC\|serialReceiverDC:USerialReceiver\|shiftReg5:shiftReg51\|FFD:FF4\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926905848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686926905848 "|AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp " "Node: door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[1\] door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp " "Register door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[1\] is being clocked by door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926905848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686926905848 "|AccessControlSystem|door_mecanism:UDoor_mecanism|CLKDIV:UCLK|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp " "Node: SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SLCDC:USLCDC\|Dispatcher:UDispatcher\|CurrentState.STATE_DONE SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp " "Register SLCDC:USLCDC\|Dispatcher:UDispatcher\|CurrentState.STATE_DONE is being clocked by SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926905849 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686926905849 "|AccessControlSystem|SLCDC:USLCDC|CLKDIV:UCLKDIV|tmp"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686926905849 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1686926905849 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686926905856 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686926905856 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1686926905856 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686926905856 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686926905856 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686926905856 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686926905856 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686926905856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905972 ""}  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 1391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686926905973 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905973 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "door_mecanism:UDoor_mecanism\|shift_clk  " "Automatically promoted node door_mecanism:UDoor_mecanism\|shift_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[4\]~0 " "Destination node door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[4\]~0" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[3\]~1 " "Destination node door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[3\]~1" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[2\]~2 " "Destination node door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[2\]~2" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[0\]~3 " "Destination node door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[0\]~3" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[1\]~4 " "Destination node door_mecanism:UDoor_mecanism\|counter_pl:U6\|cnt_atual_pl\[1\]~4" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686926905973 ""}  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp  " "Automatically promoted node KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp~0 " "Destination node KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp~0" {  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686926905975 ""}  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp  " "Automatically promoted node door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp~0 " "Destination node door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp~0" {  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686926905975 ""}  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR  " "Automatically promoted node KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_CLK_ZERO " "Destination node KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_CLK_ZERO" {  } { { "../OutputBuffer/BufferControl.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686926905975 ""}  } { { "../OutputBuffer/BufferControl.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905975 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905976 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905976 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905976 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~14  " "Automatically promoted node rtl~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905976 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~15  " "Automatically promoted node rtl~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905976 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~8  " "Automatically promoted node rtl~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905976 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~9  " "Automatically promoted node rtl~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905976 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp  " "Automatically promoted node SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp~0 " "Destination node SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp~0" {  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686926905977 ""}  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDC:USDC\|serialReceiverDC:USerialReceiver\|SerialControl:serialControl1\|CurrentState.STATE_RECEIVING  " "Automatically promoted node SDC:USDC\|serialReceiverDC:USerialReceiver\|SerialControl:serialControl1\|CurrentState.STATE_RECEIVING " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDC:USDC\|serialReceiverDC:USerialReceiver\|SerialControl:serialControl1\|Selector1~1 " "Destination node SDC:USDC\|serialReceiverDC:USerialReceiver\|SerialControl:serialControl1\|Selector1~1" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDC:USDC\|serialReceiverDC:USerialReceiver\|SerialControl:serialControl1\|Selector0~1 " "Destination node SDC:USDC\|serialReceiverDC:USerialReceiver\|SerialControl:serialControl1\|Selector0~1" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686926905977 ""}  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\|CurrentState.STATE_RECEIVING  " "Automatically promoted node SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\|CurrentState.STATE_RECEIVING " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686926905977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\|Selector1~1 " "Destination node SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\|Selector1~1" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\|Selector0~0 " "Destination node SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\|Selector0~0" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\|Selector0~2 " "Destination node SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\|Selector0~2" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686926905977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686926905977 ""}  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686926905977 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686926906869 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686926906870 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686926906872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686926906875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686926906879 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686926906882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686926906882 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686926906883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686926906929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1686926906931 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686926906931 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686926907289 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686926907289 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686926907289 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686926907303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686926909418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686926909632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686926909683 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686926910583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686926910583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686926911902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/ISEL/LIC/AccessControlSystem/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686926914367 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686926914367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686926914613 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1686926914613 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686926914613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686926914616 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686926914984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686926915002 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1686926915003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686926915809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686926915810 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1686926915810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686926916598 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686926917721 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686926918379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ISEL/LIC/AccessControlSystem/output_files/AccessControlSystem.fit.smsg " "Generated suppressed messages file C:/ISEL/LIC/AccessControlSystem/output_files/AccessControlSystem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686926918568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6619 " "Peak virtual memory: 6619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686926919405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 15:48:39 2023 " "Processing ended: Fri Jun 16 15:48:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686926919405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686926919405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686926919405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686926919405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686926920885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686926920896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 15:48:40 2023 " "Processing started: Fri Jun 16 15:48:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686926920896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686926920896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AccessControlSystem -c AccessControlSystem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AccessControlSystem -c AccessControlSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686926920896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686926921454 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686926924666 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686926924923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686926926643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 15:48:46 2023 " "Processing ended: Fri Jun 16 15:48:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686926926643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686926926643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686926926643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686926926643 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686926927350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686926928389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686926928397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 15:48:47 2023 " "Processing started: Fri Jun 16 15:48:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686926928397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686926928397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AccessControlSystem -c AccessControlSystem " "Command: quartus_sta AccessControlSystem -c AccessControlSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686926928399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686926928624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686926928940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686926928940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926928999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926928999 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1686926929463 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686926929515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686926929515 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1686926929515 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1686926929515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AccessControlSystem.sdc " "Synopsys Design Constraints File file not found: 'AccessControlSystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1686926929523 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|count\[0\] clk " "Register KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|count\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926929529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926929529 "|AccessControlSystem|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp " "Node: KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF2\|Q KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp " "Register KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF2\|Q is being clocked by KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926929530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926929530 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|CLKDIV:UCLKDIV|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR " "Node: KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\|FFD:U2FFD\|Q KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR " "Register KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\|FFD:U2FFD\|Q is being clocked by KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926929530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926929530 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|OutputBuffer:UOutputBuffer|BufferControl:UBufferControl|CurrentState.STATE_WR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR " "Node: KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\|ram~14 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR " "Latch KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\|ram~14 is being clocked by KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926929530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926929530 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|RingBufferControl:URingBufferControl|CurrentState.STATE_WR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDC:USDC\|serialReceiverDC:USerialReceiver\|ContadorUpDown3:counter1\|FFD:FF2\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Register SDC:USDC\|serialReceiverDC:USerialReceiver\|ContadorUpDown3:counter1\|FFD:FF2\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926929530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926929530 "|AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] is being clocked by door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926929530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926929530 "|AccessControlSystem|door_mecanism:UDoor_mecanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp " "Node: door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp " "Register door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] is being clocked by door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926929531 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926929531 "|AccessControlSystem|door_mecanism:UDoor_mecanism|CLKDIV:UCLK|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp " "Node: SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SLCDC:USLCDC\|Dispatcher:UDispatcher\|CurrentState.STATE_DONE SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp " "Register SLCDC:USLCDC\|Dispatcher:UDispatcher\|CurrentState.STATE_DONE is being clocked by SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926929531 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926929531 "|AccessControlSystem|SLCDC:USLCDC|CLKDIV:UCLKDIV|tmp"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686926929532 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686926929532 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686926929537 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686926929537 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1686926929537 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686926929538 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686926929557 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1686926929566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.759 " "Worst-case setup slack is 46.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.759               0.000 altera_reserved_tck  " "   46.759               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926929573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 altera_reserved_tck  " "    0.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926929581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.148 " "Worst-case recovery slack is 96.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.148               0.000 altera_reserved_tck  " "   96.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926929589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.871 " "Worst-case removal slack is 0.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 altera_reserved_tck  " "    0.871               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926929594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.567 " "Worst-case minimum pulse width slack is 49.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567               0.000 altera_reserved_tck  " "   49.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926929599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926929599 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926929614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926929614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926929614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926929614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.988 ns " "Worst Case Available Settling Time: 343.988 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926929614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926929614 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686926929614 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686926929622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686926929663 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1686926929663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686926930565 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|count\[0\] clk " "Register KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|count\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930657 "|AccessControlSystem|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp " "Node: KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF2\|Q KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp " "Register KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF2\|Q is being clocked by KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930658 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|CLKDIV:UCLKDIV|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR " "Node: KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\|FFD:U2FFD\|Q KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR " "Register KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\|FFD:U2FFD\|Q is being clocked by KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930658 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|OutputBuffer:UOutputBuffer|BufferControl:UBufferControl|CurrentState.STATE_WR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR " "Node: KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\|ram~14 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR " "Latch KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\|ram~14 is being clocked by KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930658 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|RingBufferControl:URingBufferControl|CurrentState.STATE_WR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDC:USDC\|serialReceiverDC:USerialReceiver\|ContadorUpDown3:counter1\|FFD:FF2\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Register SDC:USDC\|serialReceiverDC:USerialReceiver\|ContadorUpDown3:counter1\|FFD:FF2\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930658 "|AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] is being clocked by door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930658 "|AccessControlSystem|door_mecanism:UDoor_mecanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp " "Node: door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp " "Register door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] is being clocked by door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930659 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930659 "|AccessControlSystem|door_mecanism:UDoor_mecanism|CLKDIV:UCLK|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp " "Node: SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SLCDC:USLCDC\|Dispatcher:UDispatcher\|CurrentState.STATE_DONE SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp " "Register SLCDC:USLCDC\|Dispatcher:UDispatcher\|CurrentState.STATE_DONE is being clocked by SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930659 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930659 "|AccessControlSystem|SLCDC:USLCDC|CLKDIV:UCLKDIV|tmp"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686926930659 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686926930659 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686926930661 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686926930661 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1686926930661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.034 " "Worst-case setup slack is 47.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.034               0.000 altera_reserved_tck  " "   47.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 altera_reserved_tck  " "    0.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.505 " "Worst-case recovery slack is 96.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.505               0.000 altera_reserved_tck  " "   96.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.800 " "Worst-case removal slack is 0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 altera_reserved_tck  " "    0.800               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.598 " "Worst-case minimum pulse width slack is 49.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.598               0.000 altera_reserved_tck  " "   49.598               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930695 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.482 ns " "Worst Case Available Settling Time: 344.482 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930708 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686926930708 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686926930713 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|count\[0\] clk " "Register KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|count\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930929 "|AccessControlSystem|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp " "Node: KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF2\|Q KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp " "Register KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF2\|Q is being clocked by KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930929 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|CLKDIV:UCLKDIV|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR " "Node: KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\|FFD:U2FFD\|Q KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR " "Register KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\|FFD:U2FFD\|Q is being clocked by KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\|CurrentState.STATE_WR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930929 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|OutputBuffer:UOutputBuffer|BufferControl:UBufferControl|CurrentState.STATE_WR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR " "Node: KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\|ram~14 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR " "Latch KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\|ram~14 is being clocked by KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\|CurrentState.STATE_WR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930929 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|RingBufferControl:URingBufferControl|CurrentState.STATE_WR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDC:USDC\|serialReceiverDC:USerialReceiver\|ContadorUpDown3:counter1\|FFD:FF2\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Register SDC:USDC\|serialReceiverDC:USerialReceiver\|ContadorUpDown3:counter1\|FFD:FF2\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930929 "|AccessControlSystem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] is being clocked by door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930930 "|AccessControlSystem|door_mecanism:UDoor_mecanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp " "Node: door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp " "Register door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] is being clocked by door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930930 "|AccessControlSystem|door_mecanism:UDoor_mecanism|CLKDIV:UCLK|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp " "Node: SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SLCDC:USLCDC\|Dispatcher:UDispatcher\|CurrentState.STATE_DONE SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp " "Register SLCDC:USLCDC\|Dispatcher:UDispatcher\|CurrentState.STATE_DONE is being clocked by SLCDC:USLCDC\|CLKDIV:UCLKDIV\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686926930930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686926930930 "|AccessControlSystem|SLCDC:USLCDC|CLKDIV:UCLKDIV|tmp"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686926930930 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686926930930 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686926930932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1686926930932 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1686926930932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.686 " "Worst-case setup slack is 48.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.686               0.000 altera_reserved_tck  " "   48.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.956 " "Worst-case recovery slack is 97.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.956               0.000 altera_reserved_tck  " "   97.956               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.410 " "Worst-case removal slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.418 " "Worst-case minimum pulse width slack is 49.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.418               0.000 altera_reserved_tck  " "   49.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686926930968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686926930968 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.439 ns " "Worst Case Available Settling Time: 347.439 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686926930980 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686926930980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686926932880 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686926932883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686926933001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 15:48:53 2023 " "Processing ended: Fri Jun 16 15:48:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686926933001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686926933001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686926933001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686926933001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1686926934411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686926934422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 15:48:54 2023 " "Processing started: Fri Jun 16 15:48:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686926934422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686926934422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AccessControlSystem -c AccessControlSystem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AccessControlSystem -c AccessControlSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686926934422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1686926935190 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1686926935633 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AccessControlSystem.vho C:/ISEL/LIC/AccessControlSystem/simulation/modelsim/ simulation " "Generated file AccessControlSystem.vho in folder \"C:/ISEL/LIC/AccessControlSystem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686926935882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686926936769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 15:48:56 2023 " "Processing ended: Fri Jun 16 15:48:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686926936769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686926936769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686926936769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686926936769 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus Prime Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686926937517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686927007254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686927007270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 15:50:07 2023 " "Processing started: Fri Jun 16 15:50:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686927007270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686927007270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp AccessControlSystem -c AccessControlSystem --netlist_type=sgate " "Command: quartus_npp AccessControlSystem -c AccessControlSystem --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686927007270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1686927007630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686927007725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 15:50:07 2023 " "Processing ended: Fri Jun 16 15:50:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686927007725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686927007725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686927007725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686927007725 ""}
