.TH "CMSIS_MPU" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_MPU \- Memory Protection Unit (MPU)
.PP
 \- Type definitions for the Memory Protection Unit (MPU)  

.SH SYNOPSIS
.br
.PP
.SS "Topics"

.in +1c
.ti -1c
.RI "\fBFloating Point Unit (FPU)\fP"
.br
.RI "Type definitions for the Floating Point Unit (FPU) "
.in -1c
.SS "Data Structures"

.in +1c
.ti -1c
.RI "struct \fBMPU_Type\fP"
.br
.RI "Structure type to access the Memory Protection Unit (MPU)\&. "
.in -1c
.in +1c
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Msk\fP   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Msk\fP   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Msk\fP   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0xFFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0xFFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Type definitions for the Memory Protection Unit (MPU) 


.SH "Macro Definition Documentation"
.PP 
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB2323\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB863\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1445\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB553\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB938\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1190\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1520\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1520\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1248\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB2819\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1475\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB2724\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB567\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1173\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1578\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB2322\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB862\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1444\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB552\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB937\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1189\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1519\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1519\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1247\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB2818\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1474\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB2723\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB566\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1172\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1577\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB2320\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB860\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1442\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB550\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB935\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1187\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1517\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1517\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1245\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB2816\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1472\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB2721\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB564\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1170\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1575\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB2319\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB859\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1441\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB549\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB934\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1186\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1516\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1516\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1244\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB2815\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1471\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB2720\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB563\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1169\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1574\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB2317\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB857\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1439\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB547\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB932\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1184\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1514\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1514\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1242\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB2813\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1469\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB2718\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB561\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1167\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1572\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB2316\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB856\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1438\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB546\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB931\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1183\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1513\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1513\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1241\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB2812\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1468\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB2717\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB560\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1166\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1571\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB2366\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB903\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB1485\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB978\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB1560\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB1560\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB2862\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB2767\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB1618\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB2365\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB902\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB1484\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB977\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB1559\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB1559\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB2861\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB2766\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB1617\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB2363\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB900\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB1482\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB975\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB1557\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB1557\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB2859\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB2764\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB1615\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB2362\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB899\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB1481\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB974\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB1556\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB1556\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB2858\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB2763\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB1614\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB2360\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB897\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB1479\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB972\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB1554\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB1554\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB2856\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB2761\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB1612\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB2359\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB896\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB1478\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB971\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB1553\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB1553\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB2855\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB2760\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB1611\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB2357\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB894\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB1476\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB969\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB1551\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB1551\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB2853\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB2758\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB1609\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB2356\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB893\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB1475\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB968\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB1550\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB1550\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB2852\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB2757\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB1608\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB2379\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB916\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB1498\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB991\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB1573\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB1573\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB2875\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB2780\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB1631\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB2378\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB915\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB1497\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB990\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB1572\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB1572\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB2874\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB2779\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB1630\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB2376\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB913\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB1495\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB988\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB1570\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB1570\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB2872\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB2777\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB1628\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB2375\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB912\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB1494\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB987\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB1569\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB1569\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB2871\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB2776\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB1627\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB2373\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB910\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB1492\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB985\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB1567\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB1567\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB2869\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB2774\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB1625\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB2372\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB909\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB1491\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB984\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB1566\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB1566\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB2868\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB2773\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB1624\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB2370\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB907\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB1489\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB982\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB1564\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB1564\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB2866\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB2771\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB1622\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB2369\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB906\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB1488\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB981\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB1563\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB1563\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB2865\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB2770\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB1621\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB577\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1214\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1272\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1499\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB591\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1197\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB576\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1213\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1271\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1498\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB590\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1196\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB571\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1208\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1266\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1493\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB585\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1191\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB570\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1207\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1265\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1492\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB584\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1190\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB589\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1226\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1284\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1511\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB603\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1209\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB588\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1225\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1283\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1510\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB602\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1208\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB586\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1223\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1281\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1508\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB600\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1206\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB585\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1222\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1280\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1507\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB599\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1205\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB598\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1235\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1293\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1520\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB612\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1218\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB597\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1234\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1292\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1519\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB611\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1217\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB583\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1220\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1278\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1505\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB597\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1203\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB582\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1219\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1277\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1504\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB596\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1202\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB595\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1232\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1290\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1517\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB609\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1215\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB594\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1231\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1289\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1516\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB608\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1214\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB592\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1229\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1287\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1514\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB606\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1212\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB591\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1228\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1286\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1513\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB605\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1211\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB580\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1217\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1275\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1502\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB594\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1200\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB579\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1216\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1274\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1501\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB593\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1199\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB574\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1211\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1269\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1496\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB588\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1194\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB573\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1210\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1268\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1495\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB587\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1193\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0xFFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB561\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1198\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1256\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1483\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0xFFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB575\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1181\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   8U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB560\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1197\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1255\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1482\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   8U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB574\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1180\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB2337\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB877\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB1459\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB952\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB1534\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB1534\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB2833\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB2738\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB1592\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB2336\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB876\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB1458\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB951\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB1533\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB1533\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB2832\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB2737\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB1591\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB2331\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB871\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB1453\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB946\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB1528\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB1528\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB2827\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB2732\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB1586\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB2330\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB870\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB1452\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB945\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB1527\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB1527\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB2826\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB2731\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB1585\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB567\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1204\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1262\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1489\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB581\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1187\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB566\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1203\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1261\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1488\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB580\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1186\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB2334\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB874\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB1456\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB949\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB1531\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB1531\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB2830\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB2735\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB1589\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB2333\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB873\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB1455\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB948\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB1530\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB1530\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB2829\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB2734\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB1588\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB564\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1201\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1259\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1486\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB578\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1184\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB563\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1200\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1258\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1485\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB577\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1183\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB2340\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB880\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB1462\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB955\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB1537\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB1537\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB2836\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB2741\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB1595\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB2339\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB879\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB1461\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB954\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB1536\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB1536\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB2835\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB2740\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB1594\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB2350\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB887\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB1469\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB962\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB1544\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB1544\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB2846\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB2751\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB1602\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB2349\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB886\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB1468\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB961\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB1543\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB1543\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB2845\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB2750\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB1601\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask

.PP
MPU RLAR: EN Mask 
.PP
Definition at line \fB2353\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: EN Mask

.PP
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB890\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask

.PP
MPU RLAR: EN Mask 
.PP
Definition at line \fB1472\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: EN Mask

.PP
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB965\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB1547\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB1547\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB2849\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB2754\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB1605\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position

.PP
MPU RLAR: EN Position 
.PP
Definition at line \fB2352\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: EN Position

.PP
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB889\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position

.PP
MPU RLAR: EN Position 
.PP
Definition at line \fB1471\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: EN Position

.PP
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB964\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB1546\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB1546\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB2848\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB2753\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB1604\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB2344\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB884\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB1466\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB959\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB1541\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB1541\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB2840\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB2745\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB1599\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB2343\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB883\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB1465\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB958\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB1540\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB1540\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB2839\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB2744\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB1598\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Msk   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
MPU RLAR: PXN Mask 
.PP
Definition at line \fB2347\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Msk   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
MPU RLAR: PXN Mask 
.PP
Definition at line \fB2843\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Msk   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
MPU RLAR: PXN Mask 
.PP
Definition at line \fB2748\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Pos   4U"
MPU RLAR: PXN Position 
.PP
Definition at line \fB2346\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Pos   4U"
MPU RLAR: PXN Position 
.PP
Definition at line \fB2842\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Pos   4U"
MPU RLAR: PXN Position 
.PP
Definition at line \fB2747\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB2327\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB867\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1449\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB557\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB942\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1194\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1524\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1524\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1252\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB2823\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1479\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB2728\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB571\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1177\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1582\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB2326\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB866\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1448\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB556\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB941\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1193\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1523\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1523\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1251\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB2822\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1478\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB2727\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB570\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1176\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1581\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB2310\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB850\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1432\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB540\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB925\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1177\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1507\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1507\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1235\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB2806\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1462\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB2711\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB554\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1160\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1565\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB2309\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB849\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1431\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB539\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB924\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1176\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1506\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1506\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1234\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB2805\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1461\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB2710\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB553\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1159\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1564\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB2307\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB847\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1429\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB537\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB922\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1174\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1504\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1504\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1232\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB2803\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1459\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB2708\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB551\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1157\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1562\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB2306\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB846\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1428\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB536\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB921\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1173\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1503\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1503\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1231\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB2802\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1458\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB2707\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB550\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1156\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1561\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB2303\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   1U"

.PP
Definition at line \fB843\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1425\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   1U"

.PP
Definition at line \fB533\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   1U"

.PP
Definition at line \fB918\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1170\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1500\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1500\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1228\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB2799\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1455\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB2704\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1558\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB2313\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB853\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1435\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB543\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB928\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1180\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1510\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1510\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1238\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB2809\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1465\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB2714\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB557\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1163\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1568\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB2312\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB852\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1434\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB542\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB927\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1179\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1509\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1509\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1237\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB2808\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1464\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB2713\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB556\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1162\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1567\fP of file \fBcore_starmc1\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
