set ::env(PDK) {sky130A}
set ::env(PDKPATH) {/home/ubuntu/.volare/sky130A}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(SCLPATH) {/home/ubuntu/.volare/sky130A/sky130_fd_sc_hd}
set ::env(DESIGN_DIR) {/openlane/designs/sv_core}
set ::env(DESIGN_NAME) {core}
set ::env(VERILOG_FILES) {/openlane/designs/sv_core/src/exec_stage.sv /openlane/designs/sv_core/src/prog_cntr.sv /openlane/designs/sv_core/src/decode_stage.sv /openlane/designs/sv_core/src/mem_slice_stage.sv /openlane/designs/sv_core/src/fetch_stage.sv /openlane/designs/sv_core/src/alu.sv /openlane/designs/sv_core/src/immed_gen.sv /openlane/designs/sv_core/src/branch_gen.sv /openlane/designs/sv_core/src/wb_stage.sv /openlane/designs/sv_core/src/core.sv /openlane/designs/sv_core/src/mem_prep.sv /openlane/designs/sv_core/src/reg_forwarder.sv /openlane/designs/sv_core/src/fwd_unit.sv /openlane/designs/sv_core/src/hazard_unit.sv /openlane/designs/sv_core/src/reg_file.sv /openlane/designs/sv_core/src/decoder.sv}
set ::env(CLOCK_PORT) {clk_i}
set ::env(CLOCK_PERIOD) {12}
set ::env(GRT_ESTIMATE_PARASITICS) {1}
set ::env(CLOCK_NET) {clk_i}
set ::env(FP_PIN_ORDER_CFG) {/openlane/designs/sv_core/pin_order.cfg}
set ::env(FP_PDN_SKIPTRIM) {1}
set ::env(FP_PDN_AUTO_ADJUST) {1}
set ::env(FP_SIZING) {absolute}
set ::env(DIE_AREA) {0 0 400 500}
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) {1}
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) {1}
set ::env(SYNTH_MAX_FANOUT) {30}
set ::env(CLOCK_BUFFER_FANOUT) {30}
set ::env(FP_CORE_UTIL) {50}
