# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ornor.srcs/sources_1/new/ornor.vhd" \
"../../../../ornor.srcs/sim_1/new/ornor_tb.vhd" \

# Do not sort compile order
nosort
