`ifndef SEVENSEG__SV
`define SEVENSEG__SV
module sevenseg (clk,segin,en,segout);
  input bit [2:0]segin;
  input bit en,clk;
  output logic [6:0] segout;
  
 always @(posedge clk)
 begin
     if (en == 1) begin
       if (segin== 3'b000) begin
         segout <= 7'b1000000;
         end if (segin== 3'b001) begin
         segout <= 7'b1111001;
         end if  (segin== 3'b010) begin
         segout <= 7'b0100100;
         end if  (segin== 3'b011) begin
         segout <= 7'b0110000;
         end if  (segin== 3'b100) begin
         segout <= 7'b0011001; 
       	 end if  (segin== 3'b101) begin
         segout <= 7'b0010010; 
	       end if  (segin== 3'b110) begin
         segout <= 7'b0000010;
	       end if  (segin== 3'b111) begin
         segout <= 7'b1111000;  
         $display(" ERROR TEST ",segout);
         end        
       end
else segout <= 'x; 
 end
endmodule

`endif // ENVIORMENT_SV
