
;; Function compareInt (compareInt)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Variables:
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Variables:
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])
  name: v2
    offset 0
      (reg/v:SI 0 ax [orig:58 v2 ] [58])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Variables:
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])
  name: v2
    offset 0
      (reg/v:SI 0 ax [orig:58 v2 ] [58])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Variables:
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])
  name: v2
    offset 0
      (reg/v:SI 0 ax [orig:58 v2 ] [58])


Basic block 2:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Variables:
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])
  name: v2
    offset 0
      (reg/v:SI 0 ax [orig:58 v2 ] [58])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Variables:
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [33.0%]  (can_fallthru) 1 [67.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 7 [sp] 17 [flags]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 6700, maybe hot.
Predecessors:  0 [67.0%]  (fallthru,can_fallthru)
Successors:  2 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 17 [flags]
Registers live at end: 1 [dx] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  1 [100.0%]  (fallthru,can_fallthru) 0 [33.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 1 [dx] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

(note:HI 1 0 59 ("./CUtilities.c") 179)

(note 59 1 60 0 ( e1 (expr_list:REG_DEP_TRUE (reg:DI 5 di [ e1 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 60 59 10 0 ( e2 (expr_list:REG_DEP_TRUE (reg:DI 4 si [ e2 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 10 60 53 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 53 10 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 53 12 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 12 8 13 0 NOTE_INSN_DELETED)

(note:HI 13 12 14 0 NOTE_INSN_DELETED)

(note:HI 14 13 15 0 ("./CUtilities.c") 181)

(insn:TI 15 14 61 0 ./CUtilities.c:181 (set (reg/v:SI 0 ax [orig:58 v2 ] [58])
        (mem:SI (reg/v/f:DI 4 si [orig:63 e2 ] [63]) [4 S4 A32])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:63 e2 ] [63])
        (nil)))

(note 61 15 16 0 ( v2 (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:58 v2 ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 16 61 17 0 ("./CUtilities.c") 183)

(insn 17 16 21 0 ./CUtilities.c:183 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem:SI (reg/v/f:DI 5 di [orig:62 e1 ] [62]) [4 S4 A32])
            (reg/v:SI 0 ax [orig:58 v2 ] [58]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 15 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:62 e1 ] [62])
        (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:58 v2 ] [58])
            (nil))))

(insn 21 17 18 0 ./CUtilities.c:183 (set (reg:SI 1 dx [orig:60 D.5980 ] [60])
        (const_int -1 [0xffffffffffffffff])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn:TI 18 21 25 0 ./CUtilities.c:183 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 29)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_TRUE 17 (nil))))
    (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
        (nil)))
;; End of basic block 0, registers live:
 1 [dx] 7 [sp] 17 [flags]

;; Start of basic block 1, registers live: 7 [sp] 17 [flags]
(note:HI 25 18 27 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 27 25 52 1 ./CUtilities.c:183 (set (reg:QI 2 cx [64])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0x0]))) 527 {*setcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_EQUAL (gt:QI (reg/v:SI 59 [ v1 ])
                (reg/v:SI 0 ax [orig:58 v2 ] [58]))
            (nil))))

(insn:TI 52 27 29 1 ./CUtilities.c:183 (set (reg:SI 1 dx [orig:60 D.5980 ] [60])
        (zero_extend:SI (reg:QI 2 cx [64]))) 109 {*zero_extendqisi2_movzbw} (insn_list:REG_DEP_TRUE 27 (nil))
    (expr_list:REG_DEAD (reg:QI 2 cx [64])
        (nil)))
;; End of basic block 1, registers live:
 1 [dx] 7 [sp]

;; Start of basic block 2, registers live: 1 [dx] 7 [sp]
(code_label:HI 29 52 30 2 4 "" [1 uses])

(note:HI 30 29 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 34 30 35 2 NOTE_INSN_FUNCTION_END)

(note:HI 35 34 37 2 ("./CUtilities.c") 184)

(insn:TI 37 35 62 2 ./CUtilities.c:184 (set (reg/i:SI 0 ax [ <result> ])
        (reg:SI 1 dx [orig:60 D.5980 ] [60])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [orig:60 D.5980 ] [60])
        (nil)))

(note 62 37 43 2 ( v2 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 43 62 54 2 ./CUtilities.c:184 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 37 (nil))
    (nil))

(note 54 43 55 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 55 54 56 2 ./CUtilities.c:184 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 37 (insn_list:REG_DEP_ANTI 43 (nil)))
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 7 [sp]

(barrier 56 55 51)

(note 51 56 0 NOTE_INSN_DELETED)


;; Function compareDouble (compareDouble)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Variables:
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [65.0%]  (fallthru,can_fallthru) 2 [35.0%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 6495, maybe hot.
Predecessors:  0 [65.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 3505, maybe hot.
Predecessors:  0 [35.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3]
Registers live at end: 0 [ax] 7 [sp]

(note:HI 1 0 78 ("./CUtilities.c") 188)

(note 78 1 79 0 ( e1 (expr_list:REG_DEP_TRUE (reg:DI 5 di [ e1 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 79 78 7 0 ( e2 (expr_list:REG_DEP_TRUE (reg:DI 4 si [ e2 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 79 60 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 60 7 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 60 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 11 0 NOTE_INSN_DELETED)

(note:HI 11 9 12 0 ("./CUtilities.c") 190)

(insn:TI 12 11 80 0 ./CUtilities.c:190 (set (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
        (mem:DF (reg/v/f:DI 4 si [orig:63 e2 ] [63]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:63 e2 ] [63])
        (nil)))

(note 80 12 13 0 ( v2 (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 13 80 23 0 ("./CUtilities.c") 192)

(insn 23 13 76 0 ./CUtilities.c:192 (set (reg:SI 0 ax [orig:60 D.5990 ] [60])
        (const_int -1 [0xffffffffffffffff])) 40 {*movsi_1} (nil)
    (nil))

(note 76 23 10 0 ("./CUtilities.c") 189)

(insn:TI 10 76 81 0 ./CUtilities.c:189 (set (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (mem:DF (reg/v/f:DI 5 di [orig:62 e1 ] [62]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:62 e1 ] [62])
        (nil)))

(note 81 10 77 0 ( v1 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 77 81 57 0 ("./CUtilities.c") 192)

(insn:TI 57 77 59 0 ./CUtilities.c:192 (set (reg:DF 21 xmm0 [64])
        (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 12 (nil))
    (nil))

(insn 59 57 14 0 ./CUtilities.c:192 (set (reg:DF 24 xmm3 [65])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 14 59 16 0 ./CUtilities.c:192 (set (reg:DF 21 xmm0 [64])
        (minus:DF (reg:DF 21 xmm0 [64])
            (reg/v:DF 22 xmm1 [orig:59 v1 ] [59]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_TRUE 57 (nil)))
    (nil))

(insn:TI 16 14 17 0 ./CUtilities.c:192 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [64])
            (reg:DF 24 xmm3 [65]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_TRUE 14 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [64])
        (nil)))

(jump_insn 17 16 34 0 ./CUtilities.c:192 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 75)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_TRUE 16 (nil))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 3505 [0xdb1])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3]

;; Start of basic block 1, registers live: 0 [ax] 7 [sp]
(note:HI 34 17 38 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 38 34 39 1 NOTE_INSN_FUNCTION_END)

(note:HI 39 38 47 1 ("./CUtilities.c") 193)

(insn 47 39 62 1 ./CUtilities.c:193 (use (reg/i:SI 0 ax [ <result> ])) -1 (nil)
    (nil))

(jump_insn:TI 62 47 61 1 ./CUtilities.c:193 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 47 (nil))
    (nil))
;; End of basic block 1, registers live:
 0 [ax] 7 [sp]

(barrier 61 62 75)

;; Start of basic block 2, registers live: 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3]
(code_label 75 61 27 2 13 "" [1 uses])

(note:HI 27 75 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 28 27 64 2 ./CUtilities.c:192 (set (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (minus:DF (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
            (reg/v:DF 23 xmm2 [orig:58 v2 ] [58]))) 619 {*fop_df_1_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
        (nil)))

(insn 64 28 65 2 ./CUtilities.c:192 (parallel [
            (set (reg:SI 0 ax [orig:60 D.5990 ] [60])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 38 {*movsi_xor} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 65 64 66 2 ./CUtilities.c:192 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
            (reg:DF 24 xmm3 [65]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 64 (insn_list:REG_DEP_TRUE 28 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (expr_list:REG_DEAD (reg:DF 24 xmm3 [65])
            (nil))))

(insn 66 65 69 2 ./CUtilities.c:192 (set (strict_low_part (reg:QI 0 ax [orig:60 D.5990 ] [60]))
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0x0]))) 528 {*setcc_2} (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_TRUE 64 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil)))

(insn 69 66 71 2 ./CUtilities.c:193 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_TRUE 66 (nil)))))
    (nil))

(jump_insn:TI 71 69 74 2 ./CUtilities.c:193 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_ANTI 69 (nil)))))
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 7 [sp]

(barrier 74 71 56)

(note 56 74 0 NOTE_INSN_DELETED)


;; Function compareDouble2 (compareDouble2)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Variables:
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])


Basic block 2:
IN:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])

OUT:
Stack adjustment: 8
Reg 4: e2+0
Reg 5: e1+0
Reg 22: v1+0
Reg 23: v2+0
Variables:
  name: v2
    offset 0
      (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
  name: e1
    offset 0
      (reg:DI 5 di [ e1 ])
  name: e2
    offset 0
      (reg:DI 4 si [ e2 ])
  name: v1
    offset 0
      (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [65.0%]  (fallthru,can_fallthru) 2 [35.0%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 6495, maybe hot.
Predecessors:  0 [65.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 3505, maybe hot.
Predecessors:  0 [35.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3]
Registers live at end: 0 [ax] 7 [sp]

(note:HI 1 0 96 ("./CUtilities.c") 197)

(note 96 1 97 0 ( e1 (expr_list:REG_DEP_TRUE (reg:DI 5 di [ e1 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 97 96 7 0 ( e2 (expr_list:REG_DEP_TRUE (reg:DI 4 si [ e2 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 97 78 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 78 7 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 78 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 11 0 NOTE_INSN_DELETED)

(note:HI 11 9 12 0 ("./CUtilities.c") 199)

(insn:TI 12 11 98 0 ./CUtilities.c:199 (set (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
        (mem:DF (reg/v/f:DI 4 si [orig:63 e2 ] [63]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:63 e2 ] [63])
        (nil)))

(note 98 12 13 0 ( v2 (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 13 98 23 0 ("./CUtilities.c") 201)

(insn 23 13 94 0 ./CUtilities.c:201 (set (reg:SI 0 ax [orig:70 iftmp.46 ] [70])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 94 23 10 0 ("./CUtilities.c") 198)

(insn:TI 10 94 99 0 ./CUtilities.c:198 (set (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (mem:DF (reg/v/f:DI 5 di [orig:62 e1 ] [62]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:62 e1 ] [62])
        (nil)))

(note 99 10 95 0 ( v1 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 95 99 75 0 ("./CUtilities.c") 201)

(insn:TI 75 95 77 0 ./CUtilities.c:201 (set (reg:DF 21 xmm0 [64])
        (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 12 (nil))
    (nil))

(insn 77 75 14 0 ./CUtilities.c:201 (set (reg:DF 24 xmm3 [65])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 14 77 16 0 ./CUtilities.c:201 (set (reg:DF 21 xmm0 [64])
        (minus:DF (reg:DF 21 xmm0 [64])
            (reg/v:DF 22 xmm1 [orig:59 v1 ] [59]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_TRUE 75 (nil)))
    (nil))

(insn:TI 16 14 17 0 ./CUtilities.c:201 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [64])
            (reg:DF 24 xmm3 [65]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 77 (insn_list:REG_DEP_TRUE 14 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [64])
        (nil)))

(jump_insn 17 16 44 0 ./CUtilities.c:201 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 93)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_TRUE 16 (nil))))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 3505 [0xdb1])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3]

;; Start of basic block 1, registers live: 0 [ax] 7 [sp]
(note:HI 44 17 48 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 48 44 49 1 NOTE_INSN_FUNCTION_END)

(note:HI 49 48 57 1 ("./CUtilities.c") 202)

(insn 57 49 80 1 ./CUtilities.c:202 (use (reg/i:SI 0 ax [ <result> ])) -1 (nil)
    (nil))

(jump_insn:TI 80 57 79 1 ./CUtilities.c:202 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 57 (nil))
    (nil))
;; End of basic block 1, registers live:
 0 [ax] 7 [sp]

(barrier 79 80 93)

;; Start of basic block 2, registers live: 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3]
(code_label 93 79 27 2 23 "" [1 uses])

(note:HI 27 93 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 28 27 82 2 ./CUtilities.c:201 (set (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (minus:DF (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
            (reg/v:DF 23 xmm2 [orig:58 v2 ] [58]))) 619 {*fop_df_1_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:58 v2 ] [58])
        (nil)))

(insn 82 28 83 2 ./CUtilities.c:201 (parallel [
            (set (reg:SI 0 ax [orig:60 iftmp.46 ] [60])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 38 {*movsi_xor} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 83 82 84 2 ./CUtilities.c:201 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
            (reg:DF 24 xmm3 [65]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 82 (insn_list:REG_DEP_TRUE 28 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (expr_list:REG_DEAD (reg:DF 24 xmm3 [65])
            (nil))))

(insn 84 83 70 2 ./CUtilities.c:201 (set (strict_low_part (reg:QI 0 ax [orig:60 iftmp.46 ] [60]))
        (unle:QI (reg:CCFPU 17 flags)
            (const_int 0 [0x0]))) 528 {*setcc_2} (insn_list:REG_DEP_TRUE 83 (insn_list:REG_DEP_TRUE 82 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil)))

(insn:TI 70 84 87 2 ./CUtilities.c:201 (parallel [
            (set (reg:SI 0 ax [orig:70 iftmp.46 ] [70])
                (plus:SI (reg:SI 0 ax [orig:60 iftmp.46 ] [60])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_TRUE 84 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 87 70 89 2 ./CUtilities.c:202 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_TRUE 70 (nil))))))
    (nil))

(jump_insn:TI 89 87 92 2 ./CUtilities.c:202 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 83 (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_TRUE 70 (insn_list:REG_DEP_ANTI 87 (nil))))))
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 7 [sp]

(barrier 92 89 74)

(note 74 92 0 NOTE_INSN_DELETED)


;; Function readLine (readLine)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: bSize+0
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:SI 5 di [ offset ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:SI 5 di [ offset ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 1:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:SI 5 di [ offset ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:SI 5 di [ offset ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 2:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:SI 5 di [ offset ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:DI 0 ax [orig:101 offset ] [101])
      (reg:SI 5 di [ offset ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 3:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:DI 0 ax [orig:101 offset ] [101])
      (reg:SI 5 di [ offset ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 4:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 5:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 6:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 7:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 8:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 9:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 10:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 11:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 12:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 13:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 14:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 15:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 16:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 17:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 18:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 19:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 20:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 21:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 22:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 23:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:SI 38 r9 [orig:92 j ] [92])
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 24:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:SI 38 r9 [orig:92 j ] [92])
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:SI 38 r9 [orig:92 j ] [92])
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 25:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: j
    offset 0
      (reg:SI 38 r9 [orig:92 j ] [92])
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
      (reg:SI 38 r9 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 26:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
      (reg:SI 38 r9 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
      (reg:SI 38 r9 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 27:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
      (reg:SI 38 r9 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 28:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 29:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 30:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 31:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 32:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 33:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 34:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 35:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 36:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 37:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 38:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 39:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
      (reg:SI 38 r9 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])

OUT:
Stack adjustment: 16
Reg 2: s+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
      (reg:SI 38 r9 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 40:
IN:
Stack adjustment: 16
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0 i+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
      (reg:SI 38 r9 [orig:92 j ] [92])

OUT:
Stack adjustment: 8
Reg 2: s+0
Reg 4: buffer+0
Reg 5: i+0 offset+0
Reg 37: sSize+0
Reg 38: j+0
Reg 40: j+0
Variables:
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg/v:SI 40 r11 [orig:92 j ] [92])
      (reg:SI 38 r9 [orig:92 j ] [92])
  name: offset
    offset 0
      (reg:DI 5 di [orig:96 offset ] [96])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])


Basic block 41:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:SI 5 di [ offset ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 8


Basic block 42:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 43:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 44:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 1: bSize+0
Reg 5: i+0
Reg 37: sSize+0
Reg 40: j+0
Variables:
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: i
    offset 0
      (reg/v:SI 5 di [orig:93 i ] [93])
  name: j
    offset 0
      (reg:DI 40 r11 [orig:92 j ] [92])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])


Basic block 45:
IN:
Stack adjustment: 16
Reg 1: bSize+0
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:SI 5 di [ offset ])
      (reg:DI 0 ax [orig:101 offset ] [101])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])
  name: bSize
    offset 0
      (reg:SI 1 dx [ bSize ])

OUT:
Stack adjustment: 16
Reg 2: s+0
Reg 4: buffer+0
Reg 5: offset+0
Reg 37: sSize+0
Variables:
  name: s
    offset 0
      (reg:DI 2 cx [ s ])
  name: sSize
    offset 0
      (reg:SI 37 r8 [ sSize ])
  name: offset
    offset 0
      (reg:SI 5 di [ offset ])
  name: buffer
    offset 0
      (reg:DI 4 si [ buffer ])


46 basic blocks, 88 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 8249, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  41 [30.0%]  (can_fallthru) 1 [70.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 5774, maybe hot.
Predecessors:  0 [70.0%]  (fallthru,can_fallthru)
Successors:  45 [5.0%]  (can_fallthru) 2 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 5485, maybe hot.
Predecessors:  1 [95.0%]  (fallthru,can_fallthru)
Successors:  3 [95.0%]  (fallthru,can_fallthru) 45 [5.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 5211, maybe hot.
Predecessors:  2 [95.0%]  (fallthru,can_fallthru)
Successors:  4 [87.5%]  (fallthru,can_fallthru) 22 [12.5%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 5211, maybe hot.
Predecessors:  3 [87.5%]  (fallthru,can_fallthru)
Successors:  5 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 4560, should be 5211

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 2627, maybe hot.
Predecessors:  4 [71.0%]  (fallthru,can_fallthru)
Successors:  6 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 3700, should be 2627

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 2080, maybe hot.
Predecessors:  5 [95.0%]  (fallthru,can_fallthru)
Successors:  7 [85.7%]  (fallthru,can_fallthru) 22 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 2496, should be 2080

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 1997, maybe hot.
Predecessors:  6 [85.7%]  (fallthru,can_fallthru)
Successors:  8 [83.3%]  (fallthru,can_fallthru) 20 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1783, should be 1997

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 1872, maybe hot.
Predecessors:  7 [83.3%]  (fallthru,can_fallthru)
Successors:  9 [80.0%]  (fallthru,can_fallthru) 18 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1664, should be 1872

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 1664, maybe hot.
Predecessors:  8 [80.0%]  (fallthru,can_fallthru)
Successors:  10 [75.0%]  (fallthru,can_fallthru) 16 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1498, should be 1664

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1248, maybe hot.
Predecessors:  9 [75.0%]  (fallthru,can_fallthru)
Successors:  11 [66.7%]  (fallthru,can_fallthru) 14 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 2496, maybe hot.
Predecessors:  10 [66.7%]  (fallthru,can_fallthru)
Successors:  42 [50.0%]  (can_fallthru) 12 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 832, should be 2496

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 3081, maybe hot.
Predecessors:  43 [95.0%]  (can_fallthru) 11 [50.0%]  (fallthru,can_fallthru)
Successors:  13 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 1553, maybe hot.
Predecessors:  12 [71.0%]  (fallthru,can_fallthru)
Successors:  14 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 2188, should be 1553

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 2369, maybe hot.
Predecessors:  13 [95.0%]  (fallthru,can_fallthru) 10 [33.3%]  (can_fallthru)
Successors:  15 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1891, should be 2369

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 1194, maybe hot.
Predecessors:  14 [71.0%]  (fallthru,can_fallthru)
Successors:  16 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1682, should be 1194

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 1821, maybe hot.
Predecessors:  15 [95.0%]  (fallthru,can_fallthru) 9 [25.0%]  (can_fallthru)
Successors:  17 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1550, should be 1821

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 918, maybe hot.
Predecessors:  16 [71.0%]  (fallthru,can_fallthru)
Successors:  18 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1293, should be 918

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  17 [95.0%]  (fallthru,can_fallthru) 8 [20.0%]  (can_fallthru)
Successors:  19 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1246, should be 1400

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 706, maybe hot.
Predecessors:  18 [71.0%]  (fallthru,can_fallthru)
Successors:  20 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 994, should be 706

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 1076, maybe hot.
Predecessors:  19 [95.0%]  (fallthru,can_fallthru) 7 [16.7%]  (can_fallthru)
Successors:  21 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 542, maybe hot.
Predecessors:  20 [71.0%]  (fallthru,can_fallthru)
Successors:  22 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 764, should be 542

Basic block 22 prev 21, next 23, loop_depth 1, count 0, freq 578, maybe hot.
Predecessors:  21 [95.0%]  (fallthru,can_fallthru) 38 [95.0%]  (dfs_back,can_fallthru) 3 [12.5%]  (can_fallthru) 6 [14.3%]  (can_fallthru)
Successors:  39 [29.0%]  (can_fallthru,loop_exit) 23 [71.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1491, should be 578

Basic block 23 prev 22, next 24, loop_depth 1, count 0, freq 410, maybe hot.
Predecessors:  22 [71.0%]  (fallthru,can_fallthru)
Successors:  24 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 24 prev 23, next 25, loop_depth 1, count 0, freq 292, maybe hot.
Predecessors:  23 [71.0%]  (fallthru,can_fallthru)
Successors:  25 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 25 prev 24, next 26, loop_depth 1, count 0, freq 277, maybe hot.
Predecessors:  24 [95.0%]  (fallthru,can_fallthru)
Successors:  26 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 26 prev 25, next 27, loop_depth 1, count 0, freq 140, maybe hot.
Predecessors:  25 [71.0%]  (fallthru,can_fallthru)
Successors:  27 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 27 prev 26, next 28, loop_depth 1, count 0, freq 213, maybe hot.
Predecessors:  26 [95.0%]  (fallthru,can_fallthru)
Successors:  28 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 28 prev 27, next 29, loop_depth 1, count 0, freq 108, maybe hot.
Predecessors:  27 [71.0%]  (fallthru,can_fallthru)
Successors:  29 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 29 prev 28, next 30, loop_depth 1, count 0, freq 164, maybe hot.
Predecessors:  28 [95.0%]  (fallthru,can_fallthru)
Successors:  30 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 83, maybe hot.
Predecessors:  29 [71.0%]  (fallthru,can_fallthru)
Successors:  31 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 126, maybe hot.
Predecessors:  30 [95.0%]  (fallthru,can_fallthru)
Successors:  32 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 32 prev 31, next 33, loop_depth 1, count 0, freq 64, maybe hot.
Predecessors:  31 [71.0%]  (fallthru,can_fallthru)
Successors:  33 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 33 prev 32, next 34, loop_depth 1, count 0, freq 97, maybe hot.
Predecessors:  32 [95.0%]  (fallthru,can_fallthru)
Successors:  34 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 34 prev 33, next 35, loop_depth 1, count 0, freq 49, maybe hot.
Predecessors:  33 [71.0%]  (fallthru,can_fallthru)
Successors:  35 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 35 prev 34, next 36, loop_depth 1, count 0, freq 75, maybe hot.
Predecessors:  34 [95.0%]  (fallthru,can_fallthru)
Successors:  36 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 36 prev 35, next 37, loop_depth 1, count 0, freq 38, maybe hot.
Predecessors:  35 [71.0%]  (fallthru,can_fallthru)
Successors:  37 [95.0%]  (fallthru,can_fallthru) 39 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 57, maybe hot.
Predecessors:  36 [95.0%]  (fallthru,can_fallthru)
Successors:  38 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

Basic block 38 prev 37, next 39, loop_depth 1, count 0, freq 29, maybe hot.
Predecessors:  37 [71.0%]  (fallthru,can_fallthru)
Successors:  22 [95.0%]  (dfs_back,can_fallthru) 39 [5.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

Basic block 39 prev 38, next 40, loop_depth 0, count 0, freq 5211, maybe hot.
Predecessors:  38 [5.0%]  (fallthru,can_fallthru,loop_exit) 5 [5.0%]  (can_fallthru) 22 [29.0%]  (can_fallthru,loop_exit) 13 [5.0%]  (can_fallthru) 15 [5.0%]  (can_fallthru) 17 [5.0%]  (can_fallthru) 19 [5.0%]  (can_fallthru) 21 [5.0%]  (can_fallthru) 26 [5.0%]  (can_fallthru,loop_exit) 28 [5.0%]  (can_fallthru,loop_exit) 30 [5.0%]  (can_fallthru,loop_exit) 32 [5.0%]  (can_fallthru,loop_exit) 34 [5.0%]  (can_fallthru,loop_exit) 36 [5.0%]  (can_fallthru,loop_exit) 24 [5.0%]  (can_fallthru,loop_exit) 23 [29.0%]  (can_fallthru,loop_exit) 4 [29.0%]  (can_fallthru) 42 [29.0%]  (can_fallthru) 12 [29.0%]  (can_fallthru) 14 [29.0%]  (can_fallthru) 16 [29.0%]  (can_fallthru) 18 [29.0%]  (can_fallthru) 20 [29.0%]  (can_fallthru) 25 [29.0%]  (can_fallthru,loop_exit) 27 [29.0%]  (can_fallthru,loop_exit) 29 [29.0%]  (can_fallthru,loop_exit) 31 [29.0%]  (can_fallthru,loop_exit) 33 [29.0%]  (can_fallthru,loop_exit) 35 [29.0%]  (can_fallthru,loop_exit) 37 [29.0%]  (can_fallthru,loop_exit) 44 [100.0%] 
Successors:  40 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 7 [sp] 40 [r11]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp]
Invalid sum of incoming frequencies 6597, should be 5211

Basic block 40 prev 39, next 41, loop_depth 0, count 0, freq 5774, maybe hot.
Predecessors:  39 [100.0%]  (fallthru,can_fallthru) 45 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 41 prev 40, next 42, loop_depth 0, count 0, freq 2475, maybe hot.
Predecessors:  0 [30.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 1 [dx] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 42 prev 41, next 43, loop_depth 0, count 0, freq 4007, maybe hot.
Predecessors:  11 [50.0%]  (can_fallthru)
Successors:  43 [71.0%]  (fallthru,can_fallthru) 39 [29.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 1248, should be 4007

Basic block 43 prev 42, next 44, loop_depth 0, count 0, freq 2020, maybe hot.
Predecessors:  42 [71.0%]  (fallthru,can_fallthru)
Successors:  12 [95.0%]  (can_fallthru) 44 [5.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
Invalid sum of incoming frequencies 2845, should be 2020

Basic block 44 prev 43, next 45, loop_depth 0, count 0, freq 101, maybe hot.
Predecessors:  43 [5.0%]  (fallthru)
Successors:  39 [100.0%] 
Registers live at start: 2 [cx] 7 [sp] 40 [r11]
Registers live at end: 2 [cx] 7 [sp] 40 [r11]

Basic block 45 prev 44, next -2, loop_depth 0, count 0, freq 563, maybe hot.
Predecessors:  1 [5.0%]  (can_fallthru) 2 [5.0%]  (can_fallthru)
Successors:  40 [100.0%] 
Registers live at start: 2 [cx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp]

(note:HI 1 0 690 ("./CUtilities.c") 160)

(note 690 1 691 0 ( offset (expr_list:REG_DEP_TRUE (reg:SI 5 di [ offset ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 691 690 692 0 ( buffer (expr_list:REG_DEP_TRUE (reg:DI 4 si [ buffer ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 692 691 693 0 ( bSize (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ bSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 693 692 694 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 694 693 40 0 ( sSize (expr_list:REG_DEP_TRUE (reg:SI 37 r8 [ sSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
(note:HI 40 694 38 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 38 40 626 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 626 38 627 0 ./CUtilities.c:160 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 627 626 42 0 NOTE_INSN_PROLOGUE_END)

(note:HI 42 627 43 0 ("./CUtilities.c") 163)

(insn 43 42 44 0 ./CUtilities.c:163 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 5 di [orig:96 offset ] [96])
            (reg/v:SI 1 dx [orig:98 bSize ] [98]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 626 (nil))
    (nil))

(jump_insn:TI 44 43 47 0 ./CUtilities.c:163 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_ANTI 626 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3000 [0xbb8])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]

(note:HI 47 44 46 ("./CUtilities.c") 169)

;; Start of basic block 1, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
(note:HI 46 47 48 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 48 46 49 1 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 49 48 51 1 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 48 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]

;; Start of basic block 2, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
(note:HI 51 49 52 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 52 51 53 2 ./CUtilities.c:169 (set (reg:DI 0 ax [orig:101 offset ] [101])
        (sign_extend:DI (reg/v:SI 5 di [orig:96 offset ] [96]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:TI 53 52 54 2 ./CUtilities.c:169 (set (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (mem:QI (plus:DI (reg:DI 0 ax [orig:101 offset ] [101])
                (reg/v/f:DI 4 si [orig:97 buffer ] [97])) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 52 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:101 offset ] [101])
        (nil)))

(insn:TI 54 53 55 2 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 38 r9 [orig:94 D.5967 ] [94])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 53 (nil))
    (nil))

(jump_insn:TI 55 54 695 2 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 111)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_TRUE 54 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(note 695 55 73 3 ( offset (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:101 offset ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 73 695 151 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 151 73 624 3 NOTE_INSN_DELETED)

(insn:TI 624 151 696 3 ./CUtilities.c:166 (set (reg:SI 0 ax [102])
        (subreg:SI (plus:DI (reg:DI 5 di [orig:96 offset ] [96])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 696 624 636 3 ( offset (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:96 offset ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 636 696 697 3 ./CUtilities.c:166 (parallel [
            (set (reg:DI 40 r11 [orig:92 j ] [92])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 697 636 74 3 ( j (expr_list:REG_DEP_TRUE (reg:DI 40 r11 [orig:92 j ] [92])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 74 697 76 3 ./CUtilities.c:166 (set (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
        (reg/v/f:DI 2 cx [orig:99 s ] [99])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 76 74 625 3 ./CUtilities.c:166 (set (reg:DI 0 ax [103])
        (sign_extend:DI (reg:SI 0 ax [102]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 624 (nil))
    (nil))

(insn:TI 625 76 698 3 ./CUtilities.c:166 (set (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
        (plus:DI (reg:DI 0 ax [103])
            (reg/v/f:DI 4 si [orig:97 buffer ] [97]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 76 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [103])
        (nil)))

(note 698 625 613 3 ( buffer (nil)) NOTE_INSN_VAR_LOCATION)

(insn 613 698 699 3 (set (reg:SI 0 ax [108])
        (reg/v:SI 5 di [orig:93 i ] [93])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 625 (insn_list:REG_DEP_OUTPUT 76 (nil)))
    (nil))

(note 699 613 149 3 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:93 i ] [93])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 149 699 150 3 (parallel [
            (set (reg:SI 0 ax [108])
                (minus:SI (reg:SI 0 ax [108])
                    (reg/v:SI 1 dx [orig:98 bSize ] [98])))
            (clobber (reg:CC 17 flags))
        ]) 242 {*subsi_1} (insn_list:REG_DEP_TRUE 613 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 150 149 368 3 (set (reg:SI 0 ax [108])
        (not:SI (reg:SI 0 ax [108]))) 398 {*one_cmplsi2_1} (insn_list:REG_DEP_TRUE 149 (nil))
    (nil))

(insn:TI 368 150 369 3 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [108])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [109])
                (and:SI (reg:SI 0 ax [108])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_OUTPUT 636 (insn_list:REG_DEP_OUTPUT 149 (insn_list:REG_DEP_TRUE 150 (nil))))
    (nil))

(jump_insn:TI 369 368 161 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 80)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 624 (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_ANTI 625 (insn_list:REG_DEP_ANTI 636 (insn_list:REG_DEP_ANTI 613 (insn_list:REG_DEP_ANTI 149 (insn_list:REG_DEP_ANTI 150 (insn_list:REG_DEP_TRUE 368 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 161 369 158 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 158 161 157 4 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 40 r11 [orig:92 j ] [92])
                (plus:SI (reg/v:SI 40 r11 [orig:92 j ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 157 158 700 4 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 5 di [orig:93 i ] [93])
                (plus:SI (reg/v:SI 5 di [orig:93 i ] [93])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 700 157 155 4 ( offset (nil)) NOTE_INSN_VAR_LOCATION)

(insn 155 700 701 4 ./CUtilities.c:170 (set (mem:QI (reg:DI 2 cx [orig:89 ivtmp.175 ] [89]) [0 S1 A8])
        (reg:QI 38 r9 [orig:94 D.5967 ] [94])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (nil)))

(note 701 155 164 4 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 164 701 165 4 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 157 (insn_list:REG_DEP_TRUE 158 (nil)))
    (nil))

(jump_insn:TI 165 164 173 4 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_ANTI 158 (insn_list:REG_DEP_TRUE 164 (insn_list:REG_DEP_ANTI 155 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
(note:HI 173 165 168 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 168 173 169 5 ./CUtilities.c:169 (set (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (mem:QI (reg:DI 4 si [orig:88 ivtmp.176 ] [88]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 169 168 170 5 ./CUtilities.c:169 (parallel [
            (set (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 170 169 171 5 ./CUtilities.c:169 (parallel [
            (set (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 168 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 171 170 172 5 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 38 r9 [orig:94 D.5967 ] [94])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 169 (insn_list:REG_DEP_OUTPUT 170 (insn_list:REG_DEP_TRUE 168 (nil))))
    (nil))

(jump_insn:TI 172 171 365 5 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 168 (insn_list:REG_DEP_ANTI 169 (insn_list:REG_DEP_ANTI 170 (insn_list:REG_DEP_TRUE 171 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 365 172 363 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 363 365 364 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [109])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 364 363 334 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 80)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 363 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 334 364 332 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 332 334 333 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [109])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 333 332 303 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 606)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 332 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 303 333 301 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 301 303 302 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [109])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 302 301 272 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 607)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 301 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 272 302 270 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 270 272 271 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [109])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 271 270 241 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 608)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 241 271 239 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 239 241 240 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [109])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 240 239 210 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 609)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 239 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 11, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 210 240 208 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 208 210 209 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [109])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [109])
        (nil)))

(jump_insn:TI 209 208 610 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 675)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 208 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(code_label:HI 610 209 219 12 95 "" [1 uses])

(note:HI 219 610 216 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 216 219 215 12 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 40 r11 [orig:92 j ] [92])
                (plus:SI (reg/v:SI 40 r11 [orig:92 j ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 215 216 213 12 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 5 di [orig:93 i ] [93])
                (plus:SI (reg/v:SI 5 di [orig:93 i ] [93])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 213 215 222 12 ./CUtilities.c:170 (set (mem:QI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89]) [0 S1 A8])
        (reg:QI 38 r9 [orig:94 D.5967 ] [94])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (nil)))

(insn:TI 222 213 223 12 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 215 (insn_list:REG_DEP_TRUE 216 (nil)))
    (nil))

(jump_insn:TI 223 222 231 12 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 215 (insn_list:REG_DEP_ANTI 216 (insn_list:REG_DEP_TRUE 222 (insn_list:REG_DEP_ANTI 213 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
(note:HI 231 223 226 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 226 231 227 13 ./CUtilities.c:169 (set (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (mem:QI (reg:DI 4 si [orig:88 ivtmp.176 ] [88]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 227 226 228 13 ./CUtilities.c:169 (parallel [
            (set (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 228 227 229 13 ./CUtilities.c:169 (parallel [
            (set (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 226 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 229 228 230 13 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 38 r9 [orig:94 D.5967 ] [94])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 227 (insn_list:REG_DEP_OUTPUT 228 (insn_list:REG_DEP_TRUE 226 (nil))))
    (nil))

(jump_insn:TI 230 229 609 13 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 226 (insn_list:REG_DEP_ANTI 227 (insn_list:REG_DEP_ANTI 228 (insn_list:REG_DEP_TRUE 229 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(code_label:HI 609 230 250 14 94 "" [1 uses])

(note:HI 250 609 247 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 247 250 246 14 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 40 r11 [orig:92 j ] [92])
                (plus:SI (reg/v:SI 40 r11 [orig:92 j ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 246 247 244 14 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 5 di [orig:93 i ] [93])
                (plus:SI (reg/v:SI 5 di [orig:93 i ] [93])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 244 246 253 14 ./CUtilities.c:170 (set (mem:QI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89]) [0 S1 A8])
        (reg:QI 38 r9 [orig:94 D.5967 ] [94])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (nil)))

(insn:TI 253 244 254 14 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 246 (insn_list:REG_DEP_TRUE 247 (nil)))
    (nil))

(jump_insn:TI 254 253 262 14 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 246 (insn_list:REG_DEP_ANTI 247 (insn_list:REG_DEP_TRUE 253 (insn_list:REG_DEP_ANTI 244 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
(note:HI 262 254 257 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 257 262 258 15 ./CUtilities.c:169 (set (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (mem:QI (reg:DI 4 si [orig:88 ivtmp.176 ] [88]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 258 257 259 15 ./CUtilities.c:169 (parallel [
            (set (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 259 258 260 15 ./CUtilities.c:169 (parallel [
            (set (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 257 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 260 259 261 15 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 38 r9 [orig:94 D.5967 ] [94])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 258 (insn_list:REG_DEP_OUTPUT 259 (insn_list:REG_DEP_TRUE 257 (nil))))
    (nil))

(jump_insn:TI 261 260 608 15 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 259 (insn_list:REG_DEP_TRUE 260 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(code_label:HI 608 261 281 16 93 "" [1 uses])

(note:HI 281 608 278 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 278 281 277 16 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 40 r11 [orig:92 j ] [92])
                (plus:SI (reg/v:SI 40 r11 [orig:92 j ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 277 278 275 16 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 5 di [orig:93 i ] [93])
                (plus:SI (reg/v:SI 5 di [orig:93 i ] [93])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 275 277 284 16 ./CUtilities.c:170 (set (mem:QI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89]) [0 S1 A8])
        (reg:QI 38 r9 [orig:94 D.5967 ] [94])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (nil)))

(insn:TI 284 275 285 16 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 277 (insn_list:REG_DEP_TRUE 278 (nil)))
    (nil))

(jump_insn:TI 285 284 293 16 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 277 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_TRUE 284 (insn_list:REG_DEP_ANTI 275 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
(note:HI 293 285 288 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 288 293 289 17 ./CUtilities.c:169 (set (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (mem:QI (reg:DI 4 si [orig:88 ivtmp.176 ] [88]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 289 288 290 17 ./CUtilities.c:169 (parallel [
            (set (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 290 289 291 17 ./CUtilities.c:169 (parallel [
            (set (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 288 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 291 290 292 17 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 38 r9 [orig:94 D.5967 ] [94])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 289 (insn_list:REG_DEP_OUTPUT 290 (insn_list:REG_DEP_TRUE 288 (nil))))
    (nil))

(jump_insn:TI 292 291 607 17 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 288 (insn_list:REG_DEP_ANTI 289 (insn_list:REG_DEP_ANTI 290 (insn_list:REG_DEP_TRUE 291 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 18, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(code_label:HI 607 292 312 18 92 "" [1 uses])

(note:HI 312 607 309 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 309 312 308 18 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 40 r11 [orig:92 j ] [92])
                (plus:SI (reg/v:SI 40 r11 [orig:92 j ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 308 309 306 18 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 5 di [orig:93 i ] [93])
                (plus:SI (reg/v:SI 5 di [orig:93 i ] [93])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 306 308 315 18 ./CUtilities.c:170 (set (mem:QI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89]) [0 S1 A8])
        (reg:QI 38 r9 [orig:94 D.5967 ] [94])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (nil)))

(insn:TI 315 306 316 18 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 308 (insn_list:REG_DEP_TRUE 309 (nil)))
    (nil))

(jump_insn:TI 316 315 324 18 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 308 (insn_list:REG_DEP_ANTI 309 (insn_list:REG_DEP_TRUE 315 (insn_list:REG_DEP_ANTI 306 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 18, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

;; Start of basic block 19, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
(note:HI 324 316 319 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 319 324 320 19 ./CUtilities.c:169 (set (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (mem:QI (reg:DI 4 si [orig:88 ivtmp.176 ] [88]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 320 319 321 19 ./CUtilities.c:169 (parallel [
            (set (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 321 320 322 19 ./CUtilities.c:169 (parallel [
            (set (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 319 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 322 321 323 19 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 38 r9 [orig:94 D.5967 ] [94])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 320 (insn_list:REG_DEP_OUTPUT 321 (insn_list:REG_DEP_TRUE 319 (nil))))
    (nil))

(jump_insn:TI 323 322 606 19 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 319 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 321 (insn_list:REG_DEP_TRUE 322 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 19, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 20, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(code_label:HI 606 323 343 20 91 "" [1 uses])

(note:HI 343 606 340 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 340 343 339 20 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 40 r11 [orig:92 j ] [92])
                (plus:SI (reg/v:SI 40 r11 [orig:92 j ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 339 340 337 20 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 5 di [orig:93 i ] [93])
                (plus:SI (reg/v:SI 5 di [orig:93 i ] [93])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 337 339 346 20 ./CUtilities.c:170 (set (mem:QI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89]) [0 S1 A8])
        (reg:QI 38 r9 [orig:94 D.5967 ] [94])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (nil)))

(insn:TI 346 337 347 20 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 339 (insn_list:REG_DEP_TRUE 340 (nil)))
    (nil))

(jump_insn:TI 347 346 355 20 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 339 (insn_list:REG_DEP_ANTI 340 (insn_list:REG_DEP_TRUE 346 (insn_list:REG_DEP_ANTI 337 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 20, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

;; Start of basic block 21, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
(note:HI 355 347 350 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 350 355 351 21 ./CUtilities.c:169 (set (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (mem:QI (reg:DI 4 si [orig:88 ivtmp.176 ] [88]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 351 350 352 21 ./CUtilities.c:169 (parallel [
            (set (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 352 351 353 21 ./CUtilities.c:169 (parallel [
            (set (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 350 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 353 352 354 21 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 38 r9 [orig:94 D.5967 ] [94])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 351 (insn_list:REG_DEP_OUTPUT 352 (insn_list:REG_DEP_TRUE 350 (nil))))
    (nil))

(jump_insn:TI 354 353 139 21 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 350 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_TRUE 353 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 21, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

(note:HI 139 354 702 NOTE_INSN_LOOP_BEG)

(note 702 139 703 22 ( offset (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:96 offset ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 703 702 80 22 ( s (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 22, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(code_label:HI 80 703 81 22 31 "" [3 uses])

(note:HI 81 80 82 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note:HI 82 81 84 22 NOTE_INSN_DELETED)

(note:HI 84 82 622 22 NOTE_INSN_DELETED)

(insn:TI 622 84 681 22 ./CUtilities.c:169 (set (reg:SI 0 ax [111])
        (subreg:SI (plus:DI (reg:DI 5 di [orig:93 i ] [93])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 681 622 83 22 ("./CUtilities.c") 170)

(insn 83 681 682 22 ./CUtilities.c:170 (set (mem:QI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89]) [0 S1 A8])
        (reg:QI 38 r9 [orig:94 D.5967 ] [94])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (nil)))

(note 682 83 623 22 ("./CUtilities.c") 169)

(insn 623 682 87 22 ./CUtilities.c:169 (set (reg:SI 38 r9 [113])
        (subreg:SI (plus:DI (reg:DI 40 r11 [orig:92 j ] [92])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 83 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [orig:92 j ] [92])
        (nil)))

(insn:TI 87 623 86 22 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 1 dx [orig:98 bSize ] [98])
            (reg:SI 0 ax [111]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 622 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [111])
        (nil)))

(insn 86 87 88 22 ./CUtilities.c:169 (set (reg/v:SI 40 r11 [orig:92 j ] [92])
        (reg:SI 38 r9 [113])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 623 (nil))
    (nil))

(jump_insn:TI 88 86 135 22 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 622 (insn_list:REG_DEP_ANTI 623 (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_TRUE 87 (insn_list:REG_DEP_ANTI 83 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 22, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 23, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 135 88 89 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 89 135 90 23 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg:SI 38 r9 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 90 89 704 23 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 89 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 23, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

(note 704 90 99 24 ( j (expr_list:REG_DEP_TRUE (reg:SI 38 r9 [orig:92 j ] [92])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 24, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 99 704 100 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 100 99 103 24 ./CUtilities.c:169 (set (reg:QI 0 ax [orig:115 D.5967 ] [115])
        (mem:QI (reg:DI 4 si [orig:88 ivtmp.176 ] [88]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn:TI 103 100 104 24 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:115 D.5967 ] [115])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 100 (nil))
    (nil))

(jump_insn:TI 104 103 140 24 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_TRUE 103 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 24, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

(note:HI 140 104 379 NOTE_INSN_LOOP_END)

;; Start of basic block 25, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 379 140 376 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 376 379 373 25 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 40 r11 [orig:92 j ] [92])
                (plus:SI (reg/v:SI 40 r11 [orig:92 j ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 373 376 382 25 ./CUtilities.c:170 (set (mem:QI (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (const_int 1 [0x1])) [0 S1 A8])
        (reg:QI 0 ax [orig:115 D.5967 ] [115])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:115 D.5967 ] [115])
        (nil)))

(insn:TI 382 373 383 25 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 376 (nil))
    (nil))

(jump_insn:TI 383 382 705 25 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 376 (insn_list:REG_DEP_TRUE 382 (insn_list:REG_DEP_ANTI 373 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 25, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

(note 705 383 391 26 ( j (expr_list:REG_DEP_TRUE (reg/v:SI 40 r11 [orig:92 j ] [92])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 26, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 391 705 386 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 386 391 389 26 ./CUtilities.c:169 (set (reg:QI 0 ax [orig:119 D.5967 ] [119])
        (mem:QI (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (const_int 1 [0x1])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn:TI 389 386 390 26 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:119 D.5967 ] [119])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 386 (nil))
    (nil))

(jump_insn:TI 390 389 405 26 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_TRUE 389 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 26, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 27, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
(note:HI 405 390 619 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 619 405 399 27 ./CUtilities.c:169 (set (reg/v:SI 40 r11 [orig:92 j ] [92])
        (subreg:SI (plus:DI (reg:DI 38 r9 [113])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 399 619 408 27 ./CUtilities.c:170 (set (mem:QI (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (const_int 2 [0x2])) [0 S1 A8])
        (reg:QI 0 ax [orig:119 D.5967 ] [119])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:119 D.5967 ] [119])
        (nil)))

(insn:TI 408 399 409 27 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 619 (nil))
    (nil))

(jump_insn:TI 409 408 417 27 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 619 (insn_list:REG_DEP_TRUE 408 (insn_list:REG_DEP_ANTI 399 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 27, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 28, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 417 409 412 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 412 417 415 28 ./CUtilities.c:169 (set (reg:QI 0 ax [orig:123 D.5967 ] [123])
        (mem:QI (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (const_int 2 [0x2])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn:TI 415 412 416 28 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:123 D.5967 ] [123])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 412 (nil))
    (nil))

(jump_insn:TI 416 415 431 28 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_TRUE 415 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 28, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 29, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
(note:HI 431 416 618 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 618 431 425 29 ./CUtilities.c:169 (set (reg/v:SI 40 r11 [orig:92 j ] [92])
        (subreg:SI (plus:DI (reg:DI 38 r9 [113])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 425 618 434 29 ./CUtilities.c:170 (set (mem:QI (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (const_int 3 [0x3])) [0 S1 A8])
        (reg:QI 0 ax [orig:123 D.5967 ] [123])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:123 D.5967 ] [123])
        (nil)))

(insn:TI 434 425 435 29 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 618 (nil))
    (nil))

(jump_insn:TI 435 434 443 29 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 618 (insn_list:REG_DEP_TRUE 434 (insn_list:REG_DEP_ANTI 425 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 29, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 30, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 443 435 438 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 438 443 441 30 ./CUtilities.c:169 (set (reg:QI 0 ax [orig:127 D.5967 ] [127])
        (mem:QI (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (const_int 3 [0x3])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn:TI 441 438 442 30 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:127 D.5967 ] [127])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 438 (nil))
    (nil))

(jump_insn:TI 442 441 457 30 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 438 (insn_list:REG_DEP_TRUE 441 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 30, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 31, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
(note:HI 457 442 617 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 617 457 451 31 ./CUtilities.c:169 (set (reg/v:SI 40 r11 [orig:92 j ] [92])
        (subreg:SI (plus:DI (reg:DI 38 r9 [113])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 451 617 460 31 ./CUtilities.c:170 (set (mem:QI (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (const_int 4 [0x4])) [0 S1 A8])
        (reg:QI 0 ax [orig:127 D.5967 ] [127])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:127 D.5967 ] [127])
        (nil)))

(insn:TI 460 451 461 31 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 617 (nil))
    (nil))

(jump_insn:TI 461 460 469 31 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 617 (insn_list:REG_DEP_TRUE 460 (insn_list:REG_DEP_ANTI 451 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 31, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 32, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 469 461 464 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 464 469 467 32 ./CUtilities.c:169 (set (reg:QI 0 ax [orig:131 D.5967 ] [131])
        (mem:QI (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (const_int 4 [0x4])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn:TI 467 464 468 32 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:131 D.5967 ] [131])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 464 (nil))
    (nil))

(jump_insn:TI 468 467 483 32 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 464 (insn_list:REG_DEP_TRUE 467 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 32, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 33, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
(note:HI 483 468 616 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 616 483 477 33 ./CUtilities.c:169 (set (reg/v:SI 40 r11 [orig:92 j ] [92])
        (subreg:SI (plus:DI (reg:DI 38 r9 [113])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 477 616 486 33 ./CUtilities.c:170 (set (mem:QI (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (const_int 5 [0x5])) [0 S1 A8])
        (reg:QI 0 ax [orig:131 D.5967 ] [131])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:131 D.5967 ] [131])
        (nil)))

(insn:TI 486 477 487 33 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 616 (nil))
    (nil))

(jump_insn:TI 487 486 495 33 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 616 (insn_list:REG_DEP_TRUE 486 (insn_list:REG_DEP_ANTI 477 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 33, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 34, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 495 487 490 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 490 495 493 34 ./CUtilities.c:169 (set (reg:QI 0 ax [orig:135 D.5967 ] [135])
        (mem:QI (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (const_int 5 [0x5])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn:TI 493 490 494 34 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:135 D.5967 ] [135])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 490 (nil))
    (nil))

(jump_insn:TI 494 493 509 34 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 490 (insn_list:REG_DEP_TRUE 493 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 34, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 35, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
(note:HI 509 494 615 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 615 509 503 35 ./CUtilities.c:169 (set (reg/v:SI 40 r11 [orig:92 j ] [92])
        (subreg:SI (plus:DI (reg:DI 38 r9 [113])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 503 615 512 35 ./CUtilities.c:170 (set (mem:QI (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (const_int 6 [0x6])) [0 S1 A8])
        (reg:QI 0 ax [orig:135 D.5967 ] [135])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:135 D.5967 ] [135])
        (nil)))

(insn:TI 512 503 513 35 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 615 (nil))
    (nil))

(jump_insn:TI 513 512 521 35 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 615 (insn_list:REG_DEP_TRUE 512 (insn_list:REG_DEP_ANTI 503 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 35, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 36, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(note:HI 521 513 516 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 516 521 519 36 ./CUtilities.c:169 (set (reg:QI 0 ax [orig:139 D.5967 ] [139])
        (mem:QI (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (const_int 6 [0x6])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn:TI 519 516 520 36 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:139 D.5967 ] [139])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 516 (nil))
    (nil))

(jump_insn:TI 520 519 535 36 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 516 (insn_list:REG_DEP_TRUE 519 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 36, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 37, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
(note:HI 535 520 614 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 614 535 531 37 ./CUtilities.c:169 (set (reg/v:SI 40 r11 [orig:92 j ] [92])
        (subreg:SI (plus:DI (reg:DI 38 r9 [113])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [113])
        (nil)))

(insn 531 614 706 37 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 5 di [orig:93 i ] [93])
                (plus:SI (reg/v:SI 5 di [orig:93 i ] [93])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 706 531 529 37 ( offset (nil)) NOTE_INSN_VAR_LOCATION)

(insn 529 706 538 37 ./CUtilities.c:170 (set (mem:QI (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (const_int 7 [0x7])) [0 S1 A8])
        (reg:QI 0 ax [orig:139 D.5967 ] [139])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:139 D.5967 ] [139])
        (nil)))

(insn:TI 538 529 539 37 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 531 (insn_list:REG_DEP_TRUE 614 (nil)))
    (nil))

(jump_insn:TI 539 538 547 37 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 531 (insn_list:REG_DEP_ANTI 614 (insn_list:REG_DEP_TRUE 538 (insn_list:REG_DEP_ANTI 529 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 37, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

;; Start of basic block 38, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
(note:HI 547 539 542 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 542 547 543 38 ./CUtilities.c:169 (set (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (mem:QI (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (const_int 7 [0x7])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 543 542 544 38 ./CUtilities.c:169 (parallel [
            (set (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 544 543 545 38 ./CUtilities.c:169 (parallel [
            (set (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 542 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 545 544 546 38 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 38 r9 [orig:94 D.5967 ] [94])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 543 (insn_list:REG_DEP_OUTPUT 544 (insn_list:REG_DEP_TRUE 542 (nil))))
    (nil))

(jump_insn:TI 546 545 707 38 ./CUtilities.c:169 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 80)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_ANTI 543 (insn_list:REG_DEP_ANTI 544 (insn_list:REG_DEP_TRUE 545 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 38, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

(note 707 546 708 39 ( j (expr_list:REG_DEP_TRUE (reg/v:SI 40 r11 [orig:92 j ] [92])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 708 707 596 39 ( offset (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:96 offset ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 39, registers live: 2 [cx] 7 [sp] 40 [r11]
(code_label:HI 596 708 106 39 89 "" [30 uses])

(note:HI 106 596 620 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 620 106 107 39 ./CUtilities.c:169 (set (reg:SI 0 ax [orig:90 prephitmp.169 ] [90])
        (subreg:SI (plus:DI (reg:DI 40 r11 [orig:92 j ] [92])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 107 620 709 39 ./CUtilities.c:169 (set (reg:DI 1 dx [orig:91 prephitmp.166 ] [91])
        (sign_extend:DI (reg/v:SI 40 r11 [orig:92 j ] [92]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 40 r11 [orig:92 j ] [92])
        (nil)))
;; End of basic block 39, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp]

(note 709 107 710 40 ( bSize (nil)) NOTE_INSN_VAR_LOCATION)

(note 710 709 115 40 ( buffer (expr_list:REG_DEP_TRUE (reg:DI 4 si [ buffer ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 40, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp]
(code_label:HI 115 710 116 40 35 "" [1 uses])

(note:HI 116 115 117 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(note:HI 117 116 124 40 ("./CUtilities.c") 172)

(note:HI 124 117 118 40 NOTE_INSN_FUNCTION_END)

(insn:TI 118 124 530 40 ./CUtilities.c:172 (set (mem:QI (plus:DI (reg/v/f:DI 2 cx [orig:99 s ] [99])
                (reg:DI 1 dx [orig:91 prephitmp.166 ] [91])) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 2 cx [orig:99 s ] [99])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:91 prephitmp.166 ] [91])
            (nil))))

(note:HI 530 118 628 40 ("./CUtilities.c") 169)

(note 628 530 629 40 NOTE_INSN_EPILOGUE_BEG)

(insn 629 628 125 40 ./CUtilities.c:175 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_OUTPUT 118 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 125 629 133 40 NOTE_INSN_DELETED)

(insn 133 125 683 40 ./CUtilities.c:175 (use (reg/i:SI 0 ax [ <result> ])) -1 (nil)
    (nil))

(note 683 133 630 40 NOTE_INSN_DELETED)

(jump_insn:TI 630 683 631 40 ./CUtilities.c:175 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 629 (insn_list:REG_DEP_ANTI 118 (insn_list:REG_DEP_ANTI 133 (nil))))
    (nil))
;; End of basic block 40, registers live:
 0 [ax] 7 [sp]

(barrier 631 630 711)

(note 711 631 712 41 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 712 711 713 41 ( j (nil)) NOTE_INSN_VAR_LOCATION)

(note 713 712 59 41 ( bSize (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ bSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 41, registers live: 1 [dx] 5 [di] 7 [sp]
(code_label:HI 59 713 60 41 25 "" [1 uses])

(note:HI 60 59 61 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(note:HI 61 60 62 41 ("./CUtilities.c") 165)

(insn:TI 62 61 714 41 ./CUtilities.c:165 (set (reg:SI 2 cx [ bSize ])
        (reg/v:SI 1 dx [orig:98 bSize ] [98])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:98 bSize ] [98])
        (nil)))

(note 714 62 63 41 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(insn 63 714 715 41 ./CUtilities.c:165 (set (reg:SI 1 dx [ offset ])
        (reg/v:SI 5 di [orig:96 offset ] [96])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 62 (nil))
    (expr_list:REG_DEAD (reg/v:SI 5 di [orig:96 offset ] [96])
        (nil)))

(note 715 63 65 41 ( bSize (expr_list:REG_DEP_TRUE (reg:SI 2 cx [ bSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 65 715 716 41 ./CUtilities.c:165 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 63 (nil))
    (nil))

(note 716 65 64 41 ( offset (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ offset ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 64 716 717 41 ./CUtilities.c:165 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2] <string_cst 0x2b7f6e561680>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 717 64 638 41 ( buffer (nil)) NOTE_INSN_VAR_LOCATION)

(insn 638 717 67 41 ./CUtilities.c:165 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 67 638 720 41 ./CUtilities.c:165 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b7f6e042700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_TRUE 638 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx [ bSize ])
        (expr_list:REG_DEAD (reg:SI 1 dx [ offset ])
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx [ offset ]))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx [ bSize ]))
                        (nil)))))))

(note 720 67 719 41 ( sSize (nil)) NOTE_INSN_VAR_LOCATION)

(note 719 720 718 41 ( bSize (nil)) NOTE_INSN_VAR_LOCATION)

(note 718 719 637 41 ( offset (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 637 718 669 41 ./CUtilities.c:165 (parallel [
            (set (reg:DI 0 ax [orig:90 prephitmp.169 ] [90])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_OUTPUT 67 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 669 637 670 41 ("./CUtilities.c") 169)

(insn 670 669 640 41 ./CUtilities.c:175 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 67 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 640 670 641 41 NOTE_INSN_DELETED)

(insn 641 640 684 41 ./CUtilities.c:175 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 637 (nil))
    (nil))

(note 684 641 671 41 NOTE_INSN_DELETED)

(jump_insn:TI 671 684 674 41 ./CUtilities.c:175 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 638 (insn_list:REG_DEP_TRUE 670 (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_TRUE 67 (insn_list:REG_DEP_TRUE 637 (insn_list:REG_DEP_ANTI 641 (nil))))))))))
    (nil))
;; End of basic block 41, registers live:
 0 [ax] 7 [sp]

(barrier 674 671 721)

(note 721 674 722 42 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:93 i ] [93])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 722 721 723 42 ( j (expr_list:REG_DEP_TRUE (reg:DI 40 r11 [orig:92 j ] [92])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 723 722 724 42 ( bSize (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ bSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 724 723 675 42 ( sSize (expr_list:REG_DEP_TRUE (reg:SI 37 r8 [ sSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 42, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]
(code_label 675 724 188 42 96 "" [1 uses])

(note:HI 188 675 185 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 185 188 184 42 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 40 r11 [orig:92 j ] [92])
                (plus:SI (reg/v:SI 40 r11 [orig:92 j ] [92])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 184 185 182 42 ./CUtilities.c:169 (parallel [
            (set (reg/v:SI 5 di [orig:93 i ] [93])
                (plus:SI (reg/v:SI 5 di [orig:93 i ] [93])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 182 184 191 42 ./CUtilities.c:170 (set (mem:QI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89]) [0 S1 A8])
        (reg:QI 38 r9 [orig:94 D.5967 ] [94])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (nil)))

(insn:TI 191 182 192 42 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:100 sSize ] [100])
            (reg/v:SI 40 r11 [orig:92 j ] [92]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 184 (insn_list:REG_DEP_TRUE 185 (nil)))
    (nil))

(jump_insn:TI 192 191 200 42 ./CUtilities.c:169 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 596)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 184 (insn_list:REG_DEP_ANTI 185 (insn_list:REG_DEP_TRUE 191 (insn_list:REG_DEP_ANTI 182 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 42, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]

;; Start of basic block 43, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 40 [r11]
(note:HI 200 192 195 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 195 200 196 43 ./CUtilities.c:169 (set (reg:QI 38 r9 [orig:94 D.5967 ] [94])
        (mem:QI (reg:DI 4 si [orig:88 ivtmp.176 ] [88]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 196 195 197 43 ./CUtilities.c:169 (parallel [
            (set (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                (plus:DI (reg/f:DI 39 r10 [orig:89 ivtmp.175 ] [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 197 196 198 43 ./CUtilities.c:169 (parallel [
            (set (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                (plus:DI (reg:DI 4 si [orig:88 ivtmp.176 ] [88])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 195 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 198 197 199 43 ./CUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 38 r9 [orig:94 D.5967 ] [94])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 196 (insn_list:REG_DEP_OUTPUT 197 (insn_list:REG_DEP_TRUE 195 (nil))))
    (nil))

(jump_insn:TI 199 198 685 43 ./CUtilities.c:169 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 610)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 195 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 197 (insn_list:REG_DEP_TRUE 198 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 43, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11]

;; Start of basic block 44, registers live: 2 [cx] 7 [sp] 40 [r11]
(note 685 199 686 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(jump_insn 686 685 687 44 (set (pc)
        (label_ref 596)) -1 (nil)
    (nil))
;; End of basic block 44, registers live:
 2 [cx] 7 [sp] 40 [r11]

(barrier 687 686 725)

(note 725 687 726 45 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 726 725 727 45 ( j (nil)) NOTE_INSN_VAR_LOCATION)

(note 727 726 728 45 ( offset (expr_list:REG_DEP_TRUE (reg:SI 5 di [ offset ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 728 727 729 45 ( buffer (expr_list:REG_DEP_TRUE (reg:DI 4 si [ buffer ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 729 728 111 45 ( s (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 45, registers live: 2 [cx] 7 [sp]
(code_label:HI 111 729 112 45 27 "" [2 uses])

(note:HI 112 111 635 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 635 112 730 45 ./CUtilities.c:169 (parallel [
            (set (reg:DI 1 dx [orig:91 prephitmp.166 ] [91])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 730 635 114 45 ( bSize (nil)) NOTE_INSN_VAR_LOCATION)

(insn 114 730 688 45 ./CUtilities.c:169 (set (reg:SI 0 ax [orig:90 prephitmp.169 ] [90])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 688 114 689 45 (set (pc)
        (label_ref 115)) -1 (nil)
    (nil))
;; End of basic block 45, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp]

(barrier 689 688 612)

(note 612 689 0 NOTE_INSN_DELETED)


;; Function newcmem (newcmem)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: size+0
Reg 5: number+0
Variables:
  name: number
    offset 0
      (reg:SI 5 di [ number ])
  name: size
    offset 0
      (reg:SI 4 si [ size ])

OUT:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])


Basic block 1:
IN:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])

OUT:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: memp
    offset 0
      (reg/v/f:DI 0 ax [orig:59 memp ] [59])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])


Basic block 2:
IN:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: memp
    offset 0
      (reg/v/f:DI 0 ax [orig:59 memp ] [59])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])

OUT:
Stack adjustment: 8


Basic block 3:
IN:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])

OUT:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])


Basic block 4:
IN:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])

OUT:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: memp
    offset 0
      (reg/v/f:DI 0 ax [orig:59 memp ] [59])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])


Basic block 5:
IN:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: memp
    offset 0
      (reg/v/f:DI 0 ax [orig:59 memp ] [59])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])

OUT:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])


Basic block 6:
IN:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])

OUT:
Stack adjustment: 48
Reg 3: size+0
Reg 6: number+0
Reg 41: len+0
Variables:
  name: number
    offset 0
      (reg/v:SI 6 bp [orig:63 number ] [63])
  name: size
    offset 0
      (reg/v:SI 3 bx [orig:64 size ] [64])
  name: len
    offset 0
      (reg/v:SI 41 r12 [orig:58 len ] [58])


7 basic blocks, 9 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  3 [6.5%]  (can_fallthru) 1 [93.5%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 9355, maybe hot.
Predecessors:  0 [93.5%]  (fallthru,can_fallthru)
Successors:  2 [99.0%]  (fallthru,can_fallthru) 5 [1.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 7 [sp] 41 [r12] 42 [r13]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 9900, maybe hot.
Predecessors:  1 [99.0%]  (fallthru,can_fallthru) 4 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 645, maybe hot.
Predecessors:  0 [6.5%]  (can_fallthru)
Successors:  4 [99.0%]  (fallthru,can_fallthru) 6 [1.0%]  (can_fallthru)
Registers live at start: 7 [sp] 17 [flags] 41 [r12]
Registers live at end: 7 [sp] 41 [r12]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 639, maybe hot.
Predecessors:  3 [99.0%]  (fallthru,can_fallthru)
Successors:  2 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 94, maybe hot.
Predecessors:  1 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 7 [sp]

Basic block 6 prev 5, next -2, loop_depth 0, count 0, freq 6.
Predecessors:  3 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp] 41 [r12]
Registers live at end: 7 [sp]

(note:HI 1 0 116 ("./CUtilities.c") 237)

(note 116 1 117 0 ( number (expr_list:REG_DEP_TRUE (reg:SI 5 di [ number ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 117 116 7 0 ( size (expr_list:REG_DEP_TRUE (reg:SI 4 si [ size ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 7 117 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 90 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 90 5 9 0 ./CUtilities.c:237 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -16 [0xfffffffffffffff0])) [0 S8 A8])
        (reg:DI 41 r12)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(note:HI 9 90 87 0 ("./CUtilities.c") 239)

(insn 87 9 118 0 ./CUtilities.c:239 (set (reg/v:SI 41 r12 [orig:58 len ] [58])
        (reg:SI 4 si [orig:64 size ] [64])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 90 (nil))
    (nil))

(note 118 87 109 0 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:58 len ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 109 118 88 0 ("./CUtilities.c") 237)

(insn/f 88 109 110 0 ./CUtilities.c:237 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -32 [0xffffffffffffffe0])) [0 S8 A8])
        (reg:DI 3 bx)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 110 88 10 0 ("./CUtilities.c") 239)

(insn:TI 10 110 111 0 ./CUtilities.c:239 (parallel [
            (set (reg/v:SI 41 r12 [orig:58 len ] [58])
                (mult:SI (reg/v:SI 41 r12 [orig:58 len ] [58])
                    (reg:SI 5 di [orig:63 number ] [63])))
            (clobber (reg:CC 17 flags))
        ]) 256 {*mulsi3_1} (insn_list:REG_DEP_TRUE 87 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 111 10 89 0 ("./CUtilities.c") 237)

(insn/f 89 111 91 0 ./CUtilities.c:237 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -24 [0xffffffffffffffe8])) [0 S8 A8])
        (reg:DI 6 bp)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f 91 89 92 0 ./CUtilities.c:237 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A8])
        (reg:DI 42 r13)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f:TI 92 91 93 0 ./CUtilities.c:237 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -40 [0xffffffffffffffd8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 88 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 91 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 93 92 3 0 NOTE_INSN_PROLOGUE_END)

(insn 3 93 4 0 ./CUtilities.c:237 (set (reg/v:SI 6 bp [orig:63 number ] [63])
        (reg:SI 5 di [ number ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 89 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [ number ])
        (nil)))

(insn 4 3 11 0 ./CUtilities.c:237 (set (reg/v:SI 3 bx [orig:64 size ] [64])
        (reg:SI 4 si [ size ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 88 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [ size ])
        (nil)))

(note:HI 11 4 12 0 ("./CUtilities.c") 241)

(call_insn/u:TI 12 11 120 0 ./CUtilities.c:241 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41] <function_decl 0x2b7f6e2d1700 __errno_location>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 88 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 87 (insn_list:REG_DEP_TRUE 92 (nil))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(note 120 12 119 0 ( size (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:64 size ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 119 120 15 0 ( number (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:63 number ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 15 119 16 0 ("./CUtilities.c") 243)

(insn:TI 16 15 112 0 ./CUtilities.c:243 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 41 r12 [orig:58 len ] [58])
            (const_int 0 [0x0]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 92 (insn_list:REG_DEP_OUTPUT 12 (insn_list:REG_DEP_TRUE 10 (nil))))
    (nil))

(note 112 16 13 0 ("./CUtilities.c") 241)

(insn 13 112 14 0 ./CUtilities.c:241 (set (reg:DI 42 r13 [orig:61 D.6026 ] [61])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_TRUE 12 (nil)))
    (nil))

(insn 14 13 113 0 ./CUtilities.c:241 (set (mem:SI (reg:DI 0 ax [orig:61 D.6026 ] [61]) [4 S4 A32])
        (const_int 0 [0x0])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 12 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:61 D.6026 ] [61])
        (nil)))

(note 113 14 17 0 ("./CUtilities.c") 243)

(jump_insn:TI 17 113 20 0 ./CUtilities.c:243 (set (pc)
        (if_then_else (le (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 88 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 87 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 14 (nil))))))))))))))
    (expr_list:REG_BR_PROB (const_int 645 [0x285])
        (nil)))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13]

(note:HI 20 17 19 ("./CUtilities.c") 245)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 19 20 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 21 19 22 1 ./CUtilities.c:245 (set (reg:DI 4 si [orig:65 size ] [65])
        (sign_extend:DI (reg/v:SI 3 bx [orig:64 size ] [64]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:64 size ] [64])
        (nil)))

(insn 22 21 25 1 ./CUtilities.c:245 (set (reg:DI 5 di [orig:66 number ] [66])
        (sign_extend:DI (reg/v:SI 6 bp [orig:63 number ] [63]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:63 number ] [63])
        (nil)))

(call_insn:TI 25 22 28 1 ./CUtilities.c:245 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41] <function_decl 0x2b7f6e054100 calloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 22 (insn_list:REG_DEP_TRUE 21 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [ size ])
        (expr_list:REG_DEAD (reg:DI 5 di [ number ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ number ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ size ]))
            (nil))))

(note:HI 28 25 29 1 ("./CUtilities.c") 247)

(insn:TI 29 28 121 1 ./CUtilities.c:247 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 0 ax [orig:59 memp ] [59])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 25 (nil))
    (nil))

(note 121 29 30 1 ( memp (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:59 memp ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 30 121 67 1 ./CUtilities.c:247 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 105)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_ANTI 25 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 7 [sp] 41 [r12] 42 [r13]

;; Start of basic block 2, registers live: 0 [ax] 7 [sp]
(code_label:HI 67 30 68 2 100 "" [1 uses])

(note:HI 68 67 72 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 72 68 73 2 NOTE_INSN_FUNCTION_END)

(note:HI 73 72 94 2 ("./CUtilities.c") 261)

(note 94 73 95 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 95 94 122 2 ./CUtilities.c:261 (set (reg:DI 3 bx)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 122 95 96 2 ( size (nil)) NOTE_INSN_VAR_LOCATION)

(insn 96 122 123 2 ./CUtilities.c:261 (set (reg:DI 6 bp)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 123 96 81 2 ( number (nil)) NOTE_INSN_VAR_LOCATION)

(insn 81 123 124 2 ./CUtilities.c:261 (use (reg/i:DI 0 ax [ <result> ])) -1 (nil)
    (nil))

(note 124 81 97 2 ( memp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 97 124 125 2 ./CUtilities.c:261 (set (reg:DI 41 r12)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 125 97 98 2 ( len (nil)) NOTE_INSN_VAR_LOCATION)

(insn 98 125 99 2 ./CUtilities.c:261 (set (reg:DI 42 r13)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 99 98 100 2 ./CUtilities.c:261 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 95 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_ANTI 98 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn:TI 100 99 101 2 ./CUtilities.c:261 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 98 (insn_list:REG_DEP_TRUE 97 (insn_list:REG_DEP_TRUE 99 (insn_list:REG_DEP_TRUE 96 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_ANTI 81 (nil)))))))
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(barrier 101 100 126)

(note 126 101 127 3 ( number (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:63 number ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 127 126 128 3 ( size (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:64 size ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 128 127 47 3 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:58 len ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 7 [sp] 17 [flags] 41 [r12]
(code_label:HI 47 128 48 3 98 "" [1 uses])

(note:HI 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 49 48 51 3 ("./CUtilities.c") 254)

(jump_insn:TI 51 49 65 3 ./CUtilities.c:254 (set (pc)
        (if_then_else (ne (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 106)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 3, registers live:
 7 [sp] 41 [r12]

;; Start of basic block 4, registers live: 7 [sp]
(note:HI 65 51 102 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 102 65 129 4 ./CUtilities.c:257 (parallel [
            (set (reg/v/f:DI 0 ax [orig:59 memp ] [59])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 129 102 114 4 ( memp (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:59 memp ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 114 129 115 4 (set (pc)
        (label_ref 67)) -1 (nil)
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 7 [sp]

(barrier 115 114 33)

(note:HI 33 115 105 ("./CUtilities.c") 249)

;; Start of basic block 5, registers live: 7 [sp] 41 [r12] 42 [r13]
(code_label 105 33 32 5 105 "" [1 uses])

(note:HI 32 105 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 34 32 35 5 ./CUtilities.c:249 (set (reg:SI 5 di)
        (mem:SI (reg:DI 42 r13 [orig:61 D.6026 ] [61]) [4 S4 A32])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:DI 42 r13 [orig:61 D.6026 ] [61])
        (nil)))

(call_insn:TI 35 34 130 5 ./CUtilities.c:249 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strerror") [flags 0x41] <function_decl 0x2b7f6e2a0000 strerror>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 34 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))

(note 130 35 40 5 ( memp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 40 130 36 5 ./CUtilities.c:249 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 34 (insn_list:REG_DEP_ANTI 35 (nil)))
    (nil))

(insn 36 40 38 5 ./CUtilities.c:249 (set (reg:DI 2 cx [orig:60 D.6031 ] [60])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 35 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 38 36 39 5 ./CUtilities.c:249 (set (reg:SI 1 dx [ len ])
        (reg/v:SI 41 r12 [orig:58 len ] [58])) 40 {*movsi_1} (insn_list:REG_DEP_OUTPUT 35 (nil))
    (expr_list:REG_DEAD (reg/v:SI 41 r12 [orig:58 len ] [58])
        (nil)))

(insn:TI 39 38 104 5 ./CUtilities.c:249 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b7f6e4695b0>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 35 (nil))
    (nil))

(insn 104 39 42 5 ./CUtilities.c:249 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_OUTPUT 35 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 42 104 43 5 ./CUtilities.c:249 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b7f6e042700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 40 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_TRUE 38 (insn_list:REG_DEP_TRUE 104 (insn_list:REG_DEP_ANTI 35 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [ D.6031 ])
        (expr_list:REG_DEAD (reg:SI 1 dx [ len ])
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx [ len ]))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx [ D.6031 ]))
                        (nil)))))))

(note:HI 43 42 44 5 ("./CUtilities.c") 251)

(insn:TI 44 43 45 5 ./CUtilities.c:251 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_OUTPUT 40 (nil)))
    (nil))

(call_insn:TI 45 44 46 5 ./CUtilities.c:251 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b7f6e059100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_TRUE 44 (insn_list:REG_DEP_ANTI 42 (nil))))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 5, registers live:
 7 [sp]

(barrier:HI 46 45 54)

(note:HI 54 46 106 ("./CUtilities.c") 256)

;; Start of basic block 6, registers live: 7 [sp] 41 [r12]
(code_label 106 54 53 6 106 "" [1 uses])

(note:HI 53 106 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 57 53 55 6 ./CUtilities.c:256 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 55 57 56 6 ./CUtilities.c:256 (set (reg:SI 1 dx [ len ])
        (reg/v:SI 41 r12 [orig:58 len ] [58])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 41 r12 [orig:58 len ] [58])
        (nil)))

(insn 56 55 103 6 ./CUtilities.c:256 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b7f6e6293c0>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 103 56 59 6 ./CUtilities.c:256 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 59 103 60 6 ./CUtilities.c:256 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b7f6e042700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 57 (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_TRUE 103 (nil)))))
    (expr_list:REG_DEAD (reg:SI 1 dx [ len ])
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx [ len ]))
                    (nil))))))

(note:HI 60 59 61 6 ("./CUtilities.c") 257)

(insn:TI 61 60 62 6 ./CUtilities.c:257 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_OUTPUT 57 (nil)))
    (nil))

(call_insn:TI 62 61 63 6 ./CUtilities.c:257 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b7f6e059100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_TRUE 61 (insn_list:REG_DEP_ANTI 59 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 6, registers live:
 7 [sp]

(barrier:HI 63 62 86)

(note 86 63 0 NOTE_INSN_DELETED)


;; Function newmem (newmem)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: size+0
Reg 5: number+0
Variables:
  name: number
    offset 0
      (reg:SI 5 di [ number ])
  name: size
    offset 0
      (reg:SI 4 si [ size ])

OUT:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])


Basic block 1:
IN:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])

OUT:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: memp
    offset 0
      (reg/v/f:DI 0 ax [orig:59 memp ] [59])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])


Basic block 2:
IN:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: memp
    offset 0
      (reg/v/f:DI 0 ax [orig:59 memp ] [59])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])

OUT:
Stack adjustment: 8


Basic block 3:
IN:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])

OUT:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])


Basic block 4:
IN:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])

OUT:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: memp
    offset 0
      (reg/v/f:DI 0 ax [orig:59 memp ] [59])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])


Basic block 5:
IN:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: memp
    offset 0
      (reg/v/f:DI 0 ax [orig:59 memp ] [59])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])

OUT:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])


Basic block 6:
IN:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])

OUT:
Stack adjustment: 32
Reg 3: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:58 len ] [58])


7 basic blocks, 9 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  3 [6.5%]  (can_fallthru) 1 [93.5%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 17 [flags]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 9355, maybe hot.
Predecessors:  0 [93.5%]  (fallthru,can_fallthru)
Successors:  2 [99.0%]  (fallthru,can_fallthru) 5 [1.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 9900, maybe hot.
Predecessors:  1 [99.0%]  (fallthru,can_fallthru) 4 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 645, maybe hot.
Predecessors:  0 [6.5%]  (can_fallthru)
Successors:  4 [99.0%]  (fallthru,can_fallthru) 6 [1.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 17 [flags]
Registers live at end: 3 [bx] 7 [sp]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 639, maybe hot.
Predecessors:  3 [99.0%]  (fallthru,can_fallthru)
Successors:  2 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 94, maybe hot.
Predecessors:  1 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 7 [sp]

Basic block 6 prev 5, next -2, loop_depth 0, count 0, freq 6.
Predecessors:  3 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 105 ("./CUtilities.c") 209)

(note 105 1 106 0 ( number (expr_list:REG_DEP_TRUE (reg:SI 5 di [ number ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 106 105 7 0 ( size (expr_list:REG_DEP_TRUE (reg:SI 4 si [ size ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 7 106 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 85 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 85 5 4 0 ./CUtilities.c:209 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -16 [0xfffffffffffffff0])) [0 S8 A8])
        (reg:DI 3 bx)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn 4 85 107 0 ./CUtilities.c:209 (set (reg/v:SI 3 bx [orig:58 len ] [58])
        (reg:SI 4 si [ size ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 85 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [ size ])
        (nil)))

(note 107 4 86 0 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:58 len ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f 86 107 9 0 ./CUtilities.c:209 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A8])
        (reg:DI 6 bp)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(note:HI 9 86 10 0 ("./CUtilities.c") 211)

(insn:TI 10 9 102 0 ./CUtilities.c:211 (parallel [
            (set (reg/v:SI 3 bx [orig:58 len ] [58])
                (mult:SI (reg/v:SI 3 bx [orig:58 len ] [58])
                    (reg/v:SI 5 di [orig:63 number ] [63])))
            (clobber (reg:CC 17 flags))
        ]) 256 {*mulsi3_1} (insn_list:REG_DEP_TRUE 4 (nil))
    (expr_list:REG_DEAD (reg/v:SI 5 di [orig:63 number ] [63])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(note 102 10 87 0 ("./CUtilities.c") 209)

(insn/f 87 102 88 0 ./CUtilities.c:209 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 86 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 88 87 11 0 NOTE_INSN_PROLOGUE_END)

(note:HI 11 88 12 0 ("./CUtilities.c") 213)

(call_insn/u:TI 12 11 109 0 ./CUtilities.c:213 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41] <function_decl 0x2b7f6e2d1700 __errno_location>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 87 (nil))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(note 109 12 108 0 ( size (nil)) NOTE_INSN_VAR_LOCATION)

(note 108 109 13 0 ( number (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 13 108 14 0 ./CUtilities.c:213 (set (reg:DI 6 bp [orig:61 D.6013 ] [61])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_TRUE 12 (nil)))
    (nil))

(insn 14 13 15 0 ./CUtilities.c:213 (set (mem:SI (reg:DI 0 ax [orig:61 D.6013 ] [61]) [4 S4 A32])
        (const_int 0 [0x0])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 12 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:61 D.6013 ] [61])
        (nil)))

(note:HI 15 14 16 0 ("./CUtilities.c") 215)

(insn:TI 16 15 17 0 ./CUtilities.c:215 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 3 bx [orig:58 len ] [58])
            (const_int 0 [0x0]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 87 (insn_list:REG_DEP_OUTPUT 12 (insn_list:REG_DEP_TRUE 10 (nil))))
    (nil))

(jump_insn:TI 17 16 20 0 ./CUtilities.c:215 (set (pc)
        (if_then_else (le (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_ANTI 87 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 14 (nil))))))))))
    (expr_list:REG_BR_PROB (const_int 645 [0x285])
        (nil)))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 17 [flags]

(note:HI 20 17 19 ("./CUtilities.c") 217)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp]
(note:HI 19 20 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 21 19 23 1 ./CUtilities.c:217 (set (reg:DI 5 di [orig:65 len ] [65])
        (sign_extend:DI (reg/v:SI 3 bx [orig:58 len ] [58]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(call_insn:TI 23 21 26 1 ./CUtilities.c:217 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b7f6e05f400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 21 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ len ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ len ]))
        (nil)))

(note:HI 26 23 27 1 ("./CUtilities.c") 219)

(insn:TI 27 26 110 1 ./CUtilities.c:219 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 0 ax [orig:59 memp ] [59])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 23 (nil))
    (nil))

(note 110 27 28 1 ( memp (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:59 memp ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 28 110 65 1 ./CUtilities.c:219 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 98)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_TRUE 27 (insn_list:REG_DEP_ANTI 23 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp]

;; Start of basic block 2, registers live: 0 [ax] 7 [sp]
(code_label:HI 65 28 66 2 110 "" [1 uses])

(note:HI 66 65 70 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 70 66 71 2 NOTE_INSN_FUNCTION_END)

(note:HI 71 70 89 2 ("./CUtilities.c") 233)

(note 89 71 90 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 90 89 111 2 ./CUtilities.c:233 (set (reg:DI 3 bx)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 111 90 91 2 ( len (nil)) NOTE_INSN_VAR_LOCATION)

(insn 91 111 92 2 ./CUtilities.c:233 (set (reg:DI 6 bp)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 92 91 79 2 ./CUtilities.c:233 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 91 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 79 92 112 2 ./CUtilities.c:233 (use (reg/i:DI 0 ax [ <result> ])) -1 (nil)
    (nil))

(note 112 79 93 2 ( memp (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 93 112 94 2 ./CUtilities.c:233 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 91 (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_ANTI 79 (nil)))))
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(barrier 94 93 113)

(note 113 94 45 3 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:58 len ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 3 [bx] 7 [sp] 17 [flags]
(code_label:HI 45 113 46 3 108 "" [1 uses])

(note:HI 46 45 47 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 47 46 49 3 ("./CUtilities.c") 226)

(jump_insn:TI 49 47 63 3 ./CUtilities.c:226 (set (pc)
        (if_then_else (ne (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 99)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 3, registers live:
 3 [bx] 7 [sp]

;; Start of basic block 4, registers live: 7 [sp]
(note:HI 63 49 95 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 95 63 114 4 ./CUtilities.c:229 (parallel [
            (set (reg/v/f:DI 0 ax [orig:59 memp ] [59])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 114 95 103 4 ( memp (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:59 memp ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 103 114 104 4 (set (pc)
        (label_ref 65)) -1 (nil)
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 7 [sp]

(barrier 104 103 31)

(note:HI 31 104 98 ("./CUtilities.c") 221)

;; Start of basic block 5, registers live: 3 [bx] 6 [bp] 7 [sp]
(code_label 98 31 30 5 115 "" [1 uses])

(note:HI 30 98 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 32 30 33 5 ./CUtilities.c:221 (set (reg:SI 5 di)
        (mem:SI (reg:DI 6 bp [orig:61 D.6013 ] [61]) [4 S4 A32])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [orig:61 D.6013 ] [61])
        (nil)))

(call_insn:TI 33 32 115 5 ./CUtilities.c:221 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strerror") [flags 0x41] <function_decl 0x2b7f6e2a0000 strerror>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))

(note 115 33 38 5 ( memp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 38 115 34 5 ./CUtilities.c:221 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_ANTI 33 (nil)))
    (nil))

(insn 34 38 36 5 ./CUtilities.c:221 (set (reg:DI 2 cx [orig:60 D.6017 ] [60])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 33 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 36 34 37 5 ./CUtilities.c:221 (set (reg:SI 1 dx [ len ])
        (reg/v:SI 3 bx [orig:58 len ] [58])) 40 {*movsi_1} (insn_list:REG_DEP_OUTPUT 33 (nil))
    (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:58 len ] [58])
        (nil)))

(insn:TI 37 36 97 5 ./CUtilities.c:221 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b7f6e4695b0>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 33 (nil))
    (nil))

(insn 97 37 40 5 ./CUtilities.c:221 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_OUTPUT 33 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 40 97 41 5 ./CUtilities.c:221 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b7f6e042700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 38 (insn_list:REG_DEP_TRUE 37 (insn_list:REG_DEP_TRUE 34 (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_TRUE 97 (insn_list:REG_DEP_ANTI 33 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [ D.6017 ])
        (expr_list:REG_DEAD (reg:SI 1 dx [ len ])
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx [ len ]))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx [ D.6017 ]))
                        (nil)))))))

(note:HI 41 40 42 5 ("./CUtilities.c") 223)

(insn:TI 42 41 43 5 ./CUtilities.c:223 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_OUTPUT 38 (nil)))
    (nil))

(call_insn:TI 43 42 44 5 ./CUtilities.c:223 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b7f6e059100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_ANTI 40 (nil))))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 5, registers live:
 7 [sp]

(barrier:HI 44 43 52)

(note:HI 52 44 99 ("./CUtilities.c") 228)

;; Start of basic block 6, registers live: 3 [bx] 7 [sp]
(code_label 99 52 51 6 116 "" [1 uses])

(note:HI 51 99 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 55 51 53 6 ./CUtilities.c:228 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 53 55 54 6 ./CUtilities.c:228 (set (reg:SI 1 dx [ len ])
        (reg/v:SI 3 bx [orig:58 len ] [58])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:58 len ] [58])
        (nil)))

(insn 54 53 96 6 ./CUtilities.c:228 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b7f6e6293c0>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 96 54 57 6 ./CUtilities.c:228 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 57 96 58 6 ./CUtilities.c:228 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b7f6e042700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_TRUE 54 (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_TRUE 96 (nil)))))
    (expr_list:REG_DEAD (reg:SI 1 dx [ len ])
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx [ len ]))
                    (nil))))))

(note:HI 58 57 59 6 ("./CUtilities.c") 229)

(insn:TI 59 58 60 6 ./CUtilities.c:229 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_OUTPUT 55 (nil)))
    (nil))

(call_insn:TI 60 59 61 6 ./CUtilities.c:229 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b7f6e059100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_ANTI 57 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 6, registers live:
 7 [sp]

(barrier:HI 61 60 84)

(note 84 61 0 NOTE_INSN_DELETED)


;; Function fileSize (fileSize)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: fileName+0
Variables:
  name: fileName
    offset 0
      (reg:DI 5 di [ fileName ])

OUT:
Stack adjustment: 160
Reg 3: fileName+0
Variables:
  name: fileName
    offset 0
      (reg/v/f:DI 3 bx [orig:62 fileName ] [62])


Basic block 1:
IN:
Stack adjustment: 160
Reg 3: fileName+0
Variables:
  name: fileName
    offset 0
      (reg/v/f:DI 3 bx [orig:62 fileName ] [62])

OUT:
Stack adjustment: 8


Basic block 2:
IN:
Stack adjustment: 160
Reg 3: fileName+0
Variables:
  name: fileName
    offset 0
      (reg/v/f:DI 3 bx [orig:62 fileName ] [62])

OUT:
Stack adjustment: 160
Reg 3: fileName+0
Variables:
  name: fileName
    offset 0
      (reg/v/f:DI 3 bx [orig:62 fileName ] [62])


3 basic blocks, 4 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [99.0%]  (fallthru,can_fallthru) 2 [1.0%]  (can_fallthru)
Registers live at start: 3 [bx] 5 [di] 7 [sp]
Registers live at end: 3 [bx] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 9900, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 100, maybe hot.
Predecessors:  0 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 71 ("./CUtilities.c") 142)

(note 71 1 6 0 ( fileName (expr_list:REG_DEP_TRUE (reg:DI 5 di [ fileName ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 7 [sp]
(note:HI 6 71 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 57 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 57 4 8 0 ./CUtilities.c:142 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note:HI 8 57 11 0 ("/usr/include/sys/stat.h") 436)

(insn 11 8 67 0 /usr/include/sys/stat.h:436 (set (reg:DI 4 si [ fileName ])
        (reg:DI 5 di [orig:62 fileName ] [62])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 67 11 3 0 ("./CUtilities.c") 142)

(insn 3 67 68 0 ./CUtilities.c:142 (set (reg/v/f:DI 3 bx [orig:62 fileName ] [62])
        (reg:DI 5 di [ fileName ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 57 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ fileName ])
        (nil)))

(note 68 3 12 0 ("/usr/include/sys/stat.h") 436)

(insn:TI 12 68 72 0 /usr/include/sys/stat.h:436 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 11 (nil)))
    (nil))

(note 72 12 69 0 ( fileName (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:62 fileName ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 69 72 58 0 ("./CUtilities.c") 142)

(insn/f:TI 58 69 59 0 ./CUtilities.c:142 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -144 [0xffffffffffffff70])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 57 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 59 58 70 0 NOTE_INSN_PROLOGUE_END)

(note 70 59 9 0 ("/usr/include/sys/stat.h") 436)

(insn:TI 9 70 13 0 /usr/include/sys/stat.h:436 (set (reg/f:DI 1 dx [63])
        (reg/f:DI 7 sp)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 58 (nil))
    (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 0 [0x0]))
        (nil)))

(call_insn:TI 13 9 15 0 /usr/include/sys/stat.h:436 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__xstat") [flags 0x41] <function_decl 0x2b7f6e155a00 __xstat>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_TRUE 11 (insn_list:REG_DEP_TRUE 9 (insn_list:REG_DEP_TRUE 58 (nil))))))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (expr_list:REG_DEAD (reg:DI 4 si [ fileName ])
            (expr_list:REG_DEAD (reg:SI 5 di)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ fileName ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))

(note:HI 15 13 16 0 ("./CUtilities.c") 145)

(insn:TI 16 15 17 0 ./CUtilities.c:145 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:58 D.8435 ] [58])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 58 (insn_list:REG_DEP_TRUE 13 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:58 D.8435 ] [58])
        (nil)))

(jump_insn:TI 17 16 37 0 ./CUtilities.c:145 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 66)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_ANTI 13 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 7 [sp]

;; Start of basic block 1, registers live: 7 [sp]
(note:HI 37 17 42 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 42 37 38 1 NOTE_INSN_FUNCTION_END)

(insn:TI 38 42 43 1 ./CUtilities.c:148 (set (reg:DI 0 ax [orig:65 fileInfo.st_size ] [65])
        (mem/s/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [15 fileInfo.st_size+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 43 38 60 1 ("./CUtilities.c") 152)

(note 60 43 61 1 NOTE_INSN_EPILOGUE_BEG)

(insn 61 60 51 1 ./CUtilities.c:152 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 144 [0x90])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 38 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 51 61 62 1 ./CUtilities.c:152 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 38 (nil))
    (nil))

(insn:TI 62 51 73 1 ./CUtilities.c:152 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 61 (nil))
    (nil))

(note 73 62 63 1 ( fileName (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 63 73 64 1 ./CUtilities.c:152 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 61 (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_TRUE 38 (insn_list:REG_DEP_ANTI 51 (nil)))))
    (nil))
;; End of basic block 1, registers live:
 0 [ax] 3 [bx] 7 [sp]

(barrier 64 63 20)

(note:HI 20 64 74 ("./CUtilities.c") 147)

(note 74 20 66 2 ( fileName (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:62 fileName ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 3 [bx] 7 [sp]
(code_label 66 74 19 2 121 "" [1 uses])

(note:HI 19 66 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(call_insn/u:TI 21 19 23 2 ./CUtilities.c:147 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41] <function_decl 0x2b7f6e2d1700 __errno_location>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 23 21 24 2 ./CUtilities.c:147 (set (reg:SI 5 di)
        (mem:SI (reg:DI 0 ax [orig:60 D.5941 ] [60]) [4 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 21 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:60 D.5941 ] [60])
        (nil)))

(call_insn:TI 24 23 29 2 ./CUtilities.c:147 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strerror") [flags 0x41] <function_decl 0x2b7f6e2a0000 strerror>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_ANTI 21 (nil)))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))

(insn:TI 29 24 25 2 ./CUtilities.c:147 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 23 (insn_list:REG_DEP_ANTI 24 (nil)))
    (nil))

(insn 25 29 27 2 ./CUtilities.c:147 (set (reg:DI 2 cx [orig:59 D.5943 ] [59])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 21 (insn_list:REG_DEP_TRUE 24 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 27 25 28 2 ./CUtilities.c:147 (set (reg:DI 1 dx [ fileName ])
        (reg/v/f:DI 3 bx [orig:62 fileName ] [62])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 21 (insn_list:REG_DEP_OUTPUT 24 (nil)))
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:62 fileName ] [62])
        (nil)))

(insn:TI 28 27 65 2 ./CUtilities.c:147 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2] <string_cst 0x2b7f6e64d910>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 21 (insn_list:REG_DEP_OUTPUT 24 (nil)))
    (nil))

(insn 65 28 31 2 ./CUtilities.c:147 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_OUTPUT 24 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 31 65 32 2 ./CUtilities.c:147 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b7f6e042700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 25 (insn_list:REG_DEP_TRUE 27 (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_ANTI 24 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [ D.5943 ])
        (expr_list:REG_DEAD (reg:DI 1 dx [ fileName ])
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx [ fileName ]))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx [ D.5943 ]))
                        (nil)))))))

(note:HI 32 31 33 2 ("./CUtilities.c") 148)

(insn:TI 33 32 34 2 ./CUtilities.c:148 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_OUTPUT 29 (nil)))
    (nil))

(call_insn:TI 34 33 35 2 ./CUtilities.c:148 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b7f6e059100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 27 (insn_list:REG_DEP_TRUE 33 (insn_list:REG_DEP_ANTI 31 (nil)))))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 2, registers live:
 7 [sp]

(barrier:HI 35 34 56)

(note 56 35 0 NOTE_INSN_DELETED)


;; Function chomp (chomp)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])


Basic block 1:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 2:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 3:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 4:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 5:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 6:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 7:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 8:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 9:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 10:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 11:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 12:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 13:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 14:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 15:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 16:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 17:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 18:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 19:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 20:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 21:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 22:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 23:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 24:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 25:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 8
Reg 2: last.302+0
Variables:
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 26:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 27:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


Basic block 28:
IN:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])

OUT:
Stack adjustment: 32
Reg 2: last.302+0
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:60 last ] [60])
  name: last.302
    offset 0
      (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])


29 basic blocks, 56 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1626, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  28 [5.0%]  (can_fallthru) 1 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1545, maybe hot.
Predecessors:  0 [95.0%]  (fallthru,can_fallthru)
Successors:  2 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1375, maybe hot.
Predecessors:  1 [89.0%]  (fallthru,can_fallthru)
Successors:  28 [5.0%]  (can_fallthru) 3 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 1120, maybe hot.
Predecessors:  2 [95.0%]  (fallthru,can_fallthru)
Successors:  4 [87.5%]  (fallthru,can_fallthru) 17 [12.5%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 1306, should be 1120

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 1088, maybe hot.
Predecessors:  3 [87.5%]  (fallthru,can_fallthru)
Successors:  5 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 980, should be 1088

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 1045, maybe hot.
Predecessors:  4 [85.7%]  (fallthru,can_fallthru)
Successors:  6 [83.3%]  (fallthru,can_fallthru) 14 [16.7%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 933, should be 1045

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 980, maybe hot.
Predecessors:  5 [83.3%]  (fallthru,can_fallthru)
Successors:  7 [80.0%]  (fallthru,can_fallthru) 13 [20.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 871, should be 980

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 871, maybe hot.
Predecessors:  6 [80.0%]  (fallthru,can_fallthru)
Successors:  8 [75.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 653, maybe hot.
Predecessors:  7 [75.0%]  (fallthru,can_fallthru)
Successors:  9 [66.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 1306, maybe hot.
Predecessors:  8 [66.7%]  (fallthru,can_fallthru)
Successors:  26 [50.0%]  (can_fallthru) 10 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 435, should be 1306

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1162, maybe hot.
Predecessors:  26 [89.0%]  (can_fallthru) 9 [50.0%]  (fallthru,can_fallthru)
Successors:  11 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 1815, should be 1162

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 1034, maybe hot.
Predecessors:  10 [89.0%]  (fallthru,can_fallthru) 8 [33.3%]  (can_fallthru)
Successors:  12 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 1252, should be 1034

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 920, maybe hot.
Predecessors:  11 [89.0%]  (fallthru,can_fallthru) 7 [25.0%]  (can_fallthru)
Successors:  13 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 1138, should be 920

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  12 [89.0%]  (fallthru,can_fallthru) 6 [20.0%]  (can_fallthru)
Successors:  14 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 1015, should be 819

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 729, maybe hot.
Predecessors:  13 [89.0%]  (fallthru,can_fallthru) 5 [16.7%]  (can_fallthru)
Successors:  15 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 903, should be 729

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 649, maybe hot.
Predecessors:  14 [89.0%]  (fallthru,can_fallthru) 4 [14.3%]  (can_fallthru)
Successors:  16 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 804, should be 649

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 831, maybe hot.
Predecessors:  24 [89.0%]  (dfs_back,can_fallthru) 15 [89.0%]  (fallthru,can_fallthru)
Successors:  28 [5.0%]  (can_fallthru,loop_exit) 17 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 645, maybe hot.
Predecessors:  3 [12.5%]  (can_fallthru) 16 [95.0%]  (fallthru,can_fallthru)
Successors:  18 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 929, should be 645

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 574, maybe hot.
Predecessors:  17 [89.0%]  (fallthru,can_fallthru)
Successors:  19 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 511, maybe hot.
Predecessors:  18 [89.0%]  (fallthru,can_fallthru)
Successors:  20 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 454, maybe hot.
Predecessors:  19 [89.0%]  (fallthru,can_fallthru)
Successors:  21 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 404, maybe hot.
Predecessors:  20 [89.0%]  (fallthru,can_fallthru)
Successors:  22 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 360, maybe hot.
Predecessors:  21 [89.0%]  (fallthru,can_fallthru)
Successors:  23 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 320, maybe hot.
Predecessors:  22 [89.0%]  (fallthru,can_fallthru)
Successors:  24 [89.0%]  (fallthru,can_fallthru) 25 [11.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 285, maybe hot.
Predecessors:  23 [89.0%]  (fallthru,can_fallthru)
Successors:  16 [89.0%]  (dfs_back,can_fallthru) 25 [11.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 1626, maybe hot.
Predecessors:  24 [11.0%]  (fallthru,can_fallthru,loop_exit) 27 [100.0%]  1 [11.0%]  (can_fallthru) 17 [11.0%]  (can_fallthru,loop_exit) 10 [11.0%]  (can_fallthru) 11 [11.0%]  (can_fallthru) 12 [11.0%]  (can_fallthru) 13 [11.0%]  (can_fallthru) 14 [11.0%]  (can_fallthru) 15 [11.0%]  (can_fallthru) 18 [11.0%]  (can_fallthru,loop_exit) 19 [11.0%]  (can_fallthru,loop_exit) 20 [11.0%]  (can_fallthru,loop_exit) 21 [11.0%]  (can_fallthru,loop_exit) 22 [11.0%]  (can_fallthru,loop_exit) 23 [11.0%]  (can_fallthru,loop_exit) 28 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 2 [cx] 6 [bp] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 1814, should be 1626

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 1306, maybe hot.
Predecessors:  9 [50.0%]  (can_fallthru)
Successors:  10 [89.0%]  (can_fallthru) 27 [11.0%]  (fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 653, should be 1306

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 144, maybe hot.
Predecessors:  26 [11.0%]  (fallthru)
Successors:  25 [100.0%] 
Registers live at start: 2 [cx] 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 6 [bp] 7 [sp]

Basic block 28 prev 27, next -2, loop_depth 0, count 0, freq 526, maybe hot.
Predecessors:  0 [5.0%]  (can_fallthru) 16 [5.0%]  (can_fallthru,loop_exit) 2 [5.0%]  (can_fallthru)
Successors:  25 [100.0%] 
Registers live at start: 6 [bp] 7 [sp]
Registers live at end: 2 [cx] 6 [bp] 7 [sp]
Invalid sum of incoming frequencies 192, should be 526

(note:HI 1 0 468 ("./CUtilities.c") 130)

(note 468 1 6 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp]
(note:HI 6 468 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 440 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 440 4 3 0 ./CUtilities.c:130 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 3 440 441 0 ./CUtilities.c:130 (set (reg/v/f:DI 6 bp [orig:64 s ] [64])
        (reg:DI 5 di [ s ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 440 (nil))
    (nil))

(insn/f:TI 441 3 442 0 ./CUtilities.c:130 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 440 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f:TI 442 441 443 0 ./CUtilities.c:130 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 440 (insn_list:REG_DEP_TRUE 441 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 443 442 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 443 10 0 ("./CUtilities.c") 131)

(call_insn/u:TI 10 8 469 0 ./CUtilities.c:131 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41] <function_decl 0x2b7f6e03e500 strlen>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 440 (insn_list:REG_DEP_TRUE 441 (insn_list:REG_DEP_TRUE 442 (nil)))))
    (expr_list:REG_DEAD (reg:DI 5 di [ s ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ s ]))
            (nil))))

(note 469 10 439 0 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:64 s ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 439 469 470 0 ./CUtilities.c:131 (set (reg/v/f:DI 3 bx [orig:60 last ] [60])
        (plus:DI (reg:DI 0 ax [66])
            (reg/v/f:DI 6 bp [orig:64 s ] [64]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 441 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 10 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [66])
        (nil)))

(note 470 439 14 0 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:60 last ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 14 470 15 0 ("./CUtilities.c") 132)

(insn:TI 15 14 16 0 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 6 bp [orig:64 s ] [64])
            (reg/v/f:DI 3 bx [orig:60 last ] [60]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 442 (insn_list:REG_DEP_OUTPUT 10 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 439 (nil)))))
    (nil))

(jump_insn:TI 16 15 18 0 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 440 (insn_list:REG_DEP_ANTI 441 (insn_list:REG_DEP_ANTI 442 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 439 (insn_list:REG_DEP_TRUE 15 (insn_list:REG_DEP_ANTI 10 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp]

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp]
(note:HI 18 16 72 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 72 18 73 1 NOTE_INSN_DELETED)

(note:HI 73 72 74 1 NOTE_INSN_DELETED)

(note:HI 74 73 75 1 NOTE_INSN_DELETED)

(note:HI 75 74 87 1 NOTE_INSN_DELETED)

(note:HI 87 75 88 1 NOTE_INSN_DELETED)

(note:HI 88 87 20 1 NOTE_INSN_DELETED)

(call_insn/u:TI 20 88 86 1 ./CUtilities.c:130 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__ctype_b_loc") [flags 0x41] <function_decl 0x2b7f6e3d3100 __ctype_b_loc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (nil)
    (nil))

(insn:TI 86 20 23 1 ./CUtilities.c:132 (set (reg:DI 37 r8 [72])
        (sign_extend:DI (mem:QI (plus:DI (reg/v/f:DI 3 bx [orig:60 last ] [60])
                    (const_int -1 [0xffffffffffffffff])) [0 S1 A8]))) 117 {extendqidi2} (insn_list:REG_DEP_ANTI 20 (nil))
    (nil))

(insn 23 86 428 1 ./CUtilities.c:132 (set (reg:DI 4 si [orig:61 D.5925 ] [61])
        (mem/f:DI (reg:DI 0 ax [orig:59 pretmp.296 ] [59]) [28 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 20 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:59 pretmp.296 ] [59])
        (nil)))

(insn 428 23 471 1 (set (reg:DI 1 dx [80])
        (reg:DI 6 bp [71])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 20 (nil))
    (nil))

(note 471 428 80 1 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 80 471 76 1 (parallel [
            (set (reg:DI 1 dx [80])
                (minus:DI (reg:DI 1 dx [80])
                    (reg/v/f:DI 3 bx [orig:60 last ] [60])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 428 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 76 80 472 1 (set (reg:DI 5 di [71])
        (reg/v/f:DI 6 bp [orig:64 s ] [64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 20 (nil))
    (nil))

(note 472 76 437 1 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:64 s ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 437 472 473 1 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (plus:DI (reg/v/f:DI 3 bx [orig:60 last ] [60])
            (const_int -1 [0xffffffffffffffff]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 20 (nil))
    (nil))

(note 473 437 81 1 ( last.302 (expr_list:REG_DEP_TRUE (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 81 473 82 1 (set (reg:DI 1 dx [80])
        (not:DI (reg:DI 1 dx [80]))) 396 {*one_cmpldi2_1_rex64} (insn_list:REG_DEP_TRUE 80 (nil))
    (nil))

(insn:TI 82 81 425 1 (parallel [
            (set (reg:DI 1 dx [80])
                (and:DI (reg:DI 1 dx [80])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 297 {*anddi_1_rex64} (insn_list:REG_DEP_TRUE 81 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 425 82 90 1 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [72])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 80 (insn_list:REG_DEP_OUTPUT 82 (insn_list:REG_DEP_TRUE 86 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_ANTI 20 (nil))))))
    (expr_list:REG_DEAD (reg:DI 37 r8 [72])
        (nil)))

(jump_insn:TI 90 425 96 1 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_ANTI 428 (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 437 (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_TRUE 425 (insn_list:REG_DEP_ANTI 20 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 2, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 96 90 94 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 94 96 474 2 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
            (reg:DI 6 bp [71]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(note 474 94 95 2 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 95 474 247 2 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 3, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 247 95 245 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 245 247 246 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [80])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:TI 246 245 226 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 245 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 4, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 226 246 224 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 224 226 225 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [80])
            (const_int 1 [0x1]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 225 224 205 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 404)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 224 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 5, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 205 225 203 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 203 205 204 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [80])
            (const_int 2 [0x2]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 204 203 184 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 405)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 203 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 6, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 184 204 182 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 182 184 183 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [80])
            (const_int 3 [0x3]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 183 182 163 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 406)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 182 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 7, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 163 183 161 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 161 163 162 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [80])
            (const_int 4 [0x4]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 162 161 142 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 407)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 161 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 8, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 142 162 140 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 140 142 141 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [80])
            (const_int 5 [0x5]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 141 140 121 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 408)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 140 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 121 141 119 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 119 121 120 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [80])
            (const_int 6 [0x6]))) 2 {cmpdi_1_insn_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [80])
        (nil)))

(jump_insn:TI 120 119 409 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 454)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 119 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 10, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(code_label:HI 409 120 129 10 172 "" [1 uses])

(note:HI 129 409 125 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note:HI 125 129 126 10 NOTE_INSN_DELETED)

(note:HI 126 125 123 10 NOTE_INSN_DELETED)

(insn:TI 123 126 124 10 ./CUtilities.c:132 (parallel [
            (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                (plus:DI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 124 123 475 10 ./CUtilities.c:132 (set (reg:DI 3 bx [92])
        (sign_extend:DI (mem:QI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82]) [0 S1 A8]))) 117 {extendqidi2} (insn_list:REG_DEP_TRUE 123 (nil))
    (nil))

(note 475 124 423 10 ( last (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 423 475 128 10 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 3 bx [92])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 123 (insn_list:REG_DEP_TRUE 124 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [92])
        (nil)))

(jump_insn:TI 128 423 476 10 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_TRUE 423 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 10, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

(note 476 128 408 11 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:60 last ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 11, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(code_label:HI 408 476 150 11 171 "" [1 uses])

(note:HI 150 408 146 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note:HI 146 150 147 11 NOTE_INSN_DELETED)

(note:HI 147 146 144 11 NOTE_INSN_DELETED)

(insn:TI 144 147 145 11 ./CUtilities.c:132 (parallel [
            (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                (plus:DI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 145 144 422 11 ./CUtilities.c:132 (set (reg:DI 38 r9 [95])
        (sign_extend:DI (mem:QI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82]) [0 S1 A8]))) 117 {extendqidi2} (insn_list:REG_DEP_TRUE 144 (nil))
    (nil))

(insn:TI 422 145 149 11 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 38 r9 [95])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 144 (insn_list:REG_DEP_TRUE 145 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [95])
        (nil)))

(jump_insn:TI 149 422 407 11 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_ANTI 145 (insn_list:REG_DEP_TRUE 422 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 11, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 12, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(code_label:HI 407 149 171 12 170 "" [1 uses])

(note:HI 171 407 167 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note:HI 167 171 168 12 NOTE_INSN_DELETED)

(note:HI 168 167 165 12 NOTE_INSN_DELETED)

(insn:TI 165 168 166 12 ./CUtilities.c:132 (parallel [
            (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                (plus:DI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 166 165 421 12 ./CUtilities.c:132 (set (reg:DI 39 r10 [98])
        (sign_extend:DI (mem:QI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82]) [0 S1 A8]))) 117 {extendqidi2} (insn_list:REG_DEP_TRUE 165 (nil))
    (nil))

(insn:TI 421 166 170 12 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 39 r10 [98])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 165 (insn_list:REG_DEP_TRUE 166 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [98])
        (nil)))

(jump_insn:TI 170 421 406 12 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 165 (insn_list:REG_DEP_ANTI 166 (insn_list:REG_DEP_TRUE 421 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 12, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 13, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(code_label:HI 406 170 192 13 169 "" [1 uses])

(note:HI 192 406 188 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 188 192 189 13 NOTE_INSN_DELETED)

(note:HI 189 188 186 13 NOTE_INSN_DELETED)

(insn:TI 186 189 187 13 ./CUtilities.c:132 (parallel [
            (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                (plus:DI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 187 186 420 13 ./CUtilities.c:132 (set (reg:DI 40 r11 [101])
        (sign_extend:DI (mem:QI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82]) [0 S1 A8]))) 117 {extendqidi2} (insn_list:REG_DEP_TRUE 186 (nil))
    (nil))

(insn:TI 420 187 191 13 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 40 r11 [101])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 186 (insn_list:REG_DEP_TRUE 187 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [101])
        (nil)))

(jump_insn:TI 191 420 405 13 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 186 (insn_list:REG_DEP_ANTI 187 (insn_list:REG_DEP_TRUE 420 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 13, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 14, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(code_label:HI 405 191 213 14 168 "" [1 uses])

(note:HI 213 405 209 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note:HI 209 213 210 14 NOTE_INSN_DELETED)

(note:HI 210 209 207 14 NOTE_INSN_DELETED)

(insn:TI 207 210 208 14 ./CUtilities.c:132 (parallel [
            (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                (plus:DI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 208 207 419 14 ./CUtilities.c:132 (set (reg:DI 0 ax [104])
        (sign_extend:DI (mem:QI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82]) [0 S1 A8]))) 117 {extendqidi2} (insn_list:REG_DEP_TRUE 207 (nil))
    (nil))

(insn:TI 419 208 212 14 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [104])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 207 (insn_list:REG_DEP_TRUE 208 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [104])
        (nil)))

(jump_insn:TI 212 419 404 14 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 207 (insn_list:REG_DEP_ANTI 208 (insn_list:REG_DEP_TRUE 419 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 14, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 15, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(code_label:HI 404 212 234 15 167 "" [1 uses])

(note:HI 234 404 230 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note:HI 230 234 231 15 NOTE_INSN_DELETED)

(note:HI 231 230 228 15 NOTE_INSN_DELETED)

(insn:TI 228 231 229 15 ./CUtilities.c:132 (parallel [
            (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                (plus:DI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 229 228 418 15 ./CUtilities.c:132 (set (reg:DI 37 r8 [107])
        (sign_extend:DI (mem:QI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82]) [0 S1 A8]))) 117 {extendqidi2} (insn_list:REG_DEP_TRUE 228 (nil))
    (nil))

(insn:TI 418 229 233 15 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [107])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 228 (insn_list:REG_DEP_TRUE 229 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8 [107])
        (nil)))

(jump_insn:TI 233 418 451 15 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 228 (insn_list:REG_DEP_ANTI 229 (insn_list:REG_DEP_TRUE 418 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 15, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 16, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(code_label 451 233 356 16 173 "" [1 uses])

(note:HI 356 451 354 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 354 356 355 16 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
            (reg:DI 5 di [71]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 355 354 19 16 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 354 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 16, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

(note:HI 19 355 70 ("./CUtilities.c") 130)

(note:HI 70 19 36 1 NOTE_INSN_LOOP_BEG)

;; Start of basic block 17, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(code_label:HI 36 70 37 17 125 "" [1 uses])

(note:HI 37 36 40 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 40 37 41 17 NOTE_INSN_DELETED)

(note:HI 41 40 438 17 NOTE_INSN_DELETED)

(insn:TI 438 41 39 17 ./CUtilities.c:132 (set (reg/f:DI 1 dx [81])
        (plus:DI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
            (const_int -1 [0xffffffffffffffff]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (nil)))

(insn:TI 39 438 38 17 ./CUtilities.c:132 (set (reg:DI 0 ax [86])
        (sign_extend:DI (mem:QI (reg:DI 1 dx [orig:82 last.302 ] [82]) [0 S1 A8]))) 117 {extendqidi2} (insn_list:REG_DEP_TRUE 438 (nil))
    (nil))

(insn 38 39 426 17 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (reg/f:DI 1 dx [81])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 438 (nil))
    (nil))

(insn:TI 426 38 43 17 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [86])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 39 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [86])
        (nil)))

(jump_insn:TI 43 426 28 17 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 438 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_TRUE 426 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 18, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 28 43 251 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note:HI 251 28 252 18 NOTE_INSN_DELETED)

(note:HI 252 251 250 18 NOTE_INSN_DELETED)

(insn:TI 250 252 477 18 ./CUtilities.c:132 (set (reg:DI 3 bx [83])
        (sign_extend:DI (mem:QI (plus:DI (reg/f:DI 1 dx [81])
                    (const_int -1 [0xffffffffffffffff])) [0 S1 A8]))) 117 {extendqidi2} (nil)
    (nil))

(note 477 250 435 18 ( last (nil)) NOTE_INSN_VAR_LOCATION)

(insn 435 477 417 18 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (plus:DI (reg/f:DI 1 dx [81])
            (const_int -1 [0xffffffffffffffff]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 417 435 254 18 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 3 bx [83])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 250 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx [83])
        (nil)))

(jump_insn:TI 254 417 260 18 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 435 (insn_list:REG_DEP_ANTI 250 (insn_list:REG_DEP_TRUE 417 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 18, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 19, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 260 254 267 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note:HI 267 260 268 19 NOTE_INSN_DELETED)

(note:HI 268 267 266 19 NOTE_INSN_DELETED)

(insn:TI 266 268 434 19 ./CUtilities.c:132 (set (reg:DI 38 r9 [110])
        (sign_extend:DI (mem:QI (plus:DI (reg/f:DI 1 dx [81])
                    (const_int -2 [0xfffffffffffffffe])) [0 S1 A8]))) 117 {extendqidi2} (nil)
    (nil))

(insn 434 266 416 19 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (plus:DI (reg/f:DI 1 dx [81])
            (const_int -2 [0xfffffffffffffffe]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 416 434 270 19 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 38 r9 [110])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 266 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [110])
        (nil)))

(jump_insn:TI 270 416 276 19 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 434 (insn_list:REG_DEP_ANTI 266 (insn_list:REG_DEP_TRUE 416 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 19, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 20, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 276 270 283 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note:HI 283 276 284 20 NOTE_INSN_DELETED)

(note:HI 284 283 282 20 NOTE_INSN_DELETED)

(insn:TI 282 284 433 20 ./CUtilities.c:132 (set (reg:DI 39 r10 [113])
        (sign_extend:DI (mem:QI (plus:DI (reg/f:DI 1 dx [81])
                    (const_int -3 [0xfffffffffffffffd])) [0 S1 A8]))) 117 {extendqidi2} (nil)
    (nil))

(insn 433 282 415 20 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (plus:DI (reg/f:DI 1 dx [81])
            (const_int -3 [0xfffffffffffffffd]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 415 433 286 20 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 39 r10 [113])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 282 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [113])
        (nil)))

(jump_insn:TI 286 415 292 20 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 433 (insn_list:REG_DEP_ANTI 282 (insn_list:REG_DEP_TRUE 415 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 20, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 21, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 292 286 299 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note:HI 299 292 300 21 NOTE_INSN_DELETED)

(note:HI 300 299 298 21 NOTE_INSN_DELETED)

(insn:TI 298 300 432 21 ./CUtilities.c:132 (set (reg:DI 40 r11 [116])
        (sign_extend:DI (mem:QI (plus:DI (reg/f:DI 1 dx [81])
                    (const_int -4 [0xfffffffffffffffc])) [0 S1 A8]))) 117 {extendqidi2} (nil)
    (nil))

(insn 432 298 414 21 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (plus:DI (reg/f:DI 1 dx [81])
            (const_int -4 [0xfffffffffffffffc]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 414 432 302 21 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 40 r11 [116])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 298 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [116])
        (nil)))

(jump_insn:TI 302 414 308 21 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 432 (insn_list:REG_DEP_ANTI 298 (insn_list:REG_DEP_TRUE 414 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 21, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 22, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 308 302 315 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note:HI 315 308 316 22 NOTE_INSN_DELETED)

(note:HI 316 315 314 22 NOTE_INSN_DELETED)

(insn:TI 314 316 431 22 ./CUtilities.c:132 (set (reg:DI 0 ax [119])
        (sign_extend:DI (mem:QI (plus:DI (reg/f:DI 1 dx [81])
                    (const_int -5 [0xfffffffffffffffb])) [0 S1 A8]))) 117 {extendqidi2} (nil)
    (nil))

(insn 431 314 413 22 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (plus:DI (reg/f:DI 1 dx [81])
            (const_int -5 [0xfffffffffffffffb]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 413 431 318 22 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [119])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 314 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [119])
        (nil)))

(jump_insn:TI 318 413 324 22 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 431 (insn_list:REG_DEP_ANTI 314 (insn_list:REG_DEP_TRUE 413 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 22, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 23, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 324 318 331 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note:HI 331 324 332 23 NOTE_INSN_DELETED)

(note:HI 332 331 330 23 NOTE_INSN_DELETED)

(insn:TI 330 332 430 23 ./CUtilities.c:132 (set (reg:DI 37 r8 [122])
        (sign_extend:DI (mem:QI (plus:DI (reg/f:DI 1 dx [81])
                    (const_int -6 [0xfffffffffffffffa])) [0 S1 A8]))) 117 {extendqidi2} (nil)
    (nil))

(insn 430 330 412 23 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (plus:DI (reg/f:DI 1 dx [81])
            (const_int -6 [0xfffffffffffffffa]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 412 430 334 23 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [122])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 330 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [122])
        (nil)))

(jump_insn:TI 334 412 340 23 ./CUtilities.c:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 430 (insn_list:REG_DEP_ANTI 330 (insn_list:REG_DEP_TRUE 412 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 23, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 24, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 340 334 347 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note:HI 347 340 348 24 NOTE_INSN_DELETED)

(note:HI 348 347 346 24 NOTE_INSN_DELETED)

(insn:TI 346 348 429 24 ./CUtilities.c:132 (set (reg:DI 3 bx [125])
        (sign_extend:DI (mem:QI (plus:DI (reg/f:DI 1 dx [81])
                    (const_int -7 [0xfffffffffffffff9])) [0 S1 A8]))) 117 {extendqidi2} (nil)
    (nil))

(insn 429 346 411 24 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (plus:DI (reg/f:DI 1 dx [81])
            (const_int -7 [0xfffffffffffffff9]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [81])
        (nil)))

(insn:TI 411 429 350 24 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 3 bx [125])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 346 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx [125])
        (nil)))

(jump_insn:TI 350 411 478 24 ./CUtilities.c:132 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 451)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 429 (insn_list:REG_DEP_ANTI 346 (insn_list:REG_DEP_TRUE 411 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
            (nil))))
;; End of basic block 24, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

(note 478 350 479 25 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:64 s ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 479 478 50 25 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:60 last ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 25, registers live: 2 [cx] 6 [bp] 7 [sp]
(code_label:HI 50 479 51 25 127 "" [16 uses])

(note:HI 51 50 52 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(note:HI 52 51 57 25 ("./CUtilities.c") 134)

(note:HI 57 52 53 25 NOTE_INSN_FUNCTION_END)

(insn:TI 53 57 22 25 ./CUtilities.c:134 (set (mem:QI (plus:DI (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
                (const_int 1 [0x1])) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (nil)))

(note:HI 22 53 444 25 ("./CUtilities.c") 132)

(note 444 22 445 25 NOTE_INSN_EPILOGUE_BEG)

(insn 445 444 58 25 ./CUtilities.c:136 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_OUTPUT 53 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 58 445 60 25 ("./CUtilities.c") 136)

(insn 60 58 460 25 ./CUtilities.c:136 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 6 bp [orig:64 s ] [64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:64 s ] [64])
        (nil)))

(note 460 60 446 25 ("./CUtilities.c") 132)

(insn:TI 446 460 480 25 ./CUtilities.c:136 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_TRUE 445 (nil)))
    (nil))

(note 480 446 461 25 ( last (nil)) NOTE_INSN_VAR_LOCATION)

(note 461 480 66 25 NOTE_INSN_DELETED)

(insn 66 461 462 25 ./CUtilities.c:136 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 60 (nil))
    (nil))

(note 462 66 447 25 NOTE_INSN_DELETED)

(insn:TI 447 462 481 25 ./CUtilities.c:136 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_TRUE 446 (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_TRUE 445 (nil)))))
    (nil))

(note 481 447 448 25 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 448 481 449 25 ./CUtilities.c:136 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 445 (insn_list:REG_DEP_TRUE 447 (insn_list:REG_DEP_TRUE 446 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_ANTI 66 (nil)))))))
    (nil))
;; End of basic block 25, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(barrier 449 448 482)

(note 482 449 454 26 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:60 last ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 26, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(code_label 454 482 108 26 174 "" [1 uses])

(note:HI 108 454 104 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note:HI 104 108 105 26 NOTE_INSN_DELETED)

(note:HI 105 104 103 26 NOTE_INSN_DELETED)

(insn:TI 103 105 436 26 ./CUtilities.c:132 (set (reg:DI 1 dx [89])
        (sign_extend:DI (mem:QI (plus:DI (reg/v/f:DI 3 bx [orig:60 last ] [60])
                    (const_int -2 [0xfffffffffffffffe])) [0 S1 A8]))) 117 {extendqidi2} (nil)
    (nil))

(insn 436 103 424 26 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (plus:DI (reg/v/f:DI 3 bx [orig:60 last ] [60])
            (const_int -2 [0xfffffffffffffffe]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:60 last ] [60])
        (nil)))

(insn:TI 424 436 107 26 ./CUtilities.c:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [89])
                                (const_int 2 [0x2]))
                            (reg:DI 4 si [orig:61 D.5925 ] [61]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 103 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [89])
        (nil)))

(jump_insn:TI 107 424 463 26 ./CUtilities.c:132 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 409)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_TRUE 424 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
            (nil))))
;; End of basic block 26, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp]

;; Start of basic block 27, registers live: 2 [cx] 6 [bp] 7 [sp]
(note 463 107 464 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(jump_insn 464 463 465 27 (set (pc)
        (label_ref 50)) -1 (nil)
    (nil))
;; End of basic block 27, registers live:
 2 [cx] 6 [bp] 7 [sp]

(barrier 465 464 71)

(note:HI 71 465 483 NOTE_INSN_LOOP_END)

(note 483 71 47 28 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:64 s ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 28, registers live: 6 [bp] 7 [sp]
(code_label:HI 47 483 48 28 123 "" [3 uses])

(note:HI 48 47 49 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 49 48 466 28 ./CUtilities.c:132 (set (reg/v/f:DI 2 cx [orig:82 last.302 ] [82])
        (reg/v/f:DI 6 bp [orig:64 s ] [64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(jump_insn 466 49 467 28 (set (pc)
        (label_ref 50)) -1 (nil)
    (nil))
;; End of basic block 28, registers live:
 2 [cx] 6 [bp] 7 [sp]

(barrier 467 466 427)

(note 427 467 0 NOTE_INSN_DELETED)


;; Function stringToChar (stringToChar)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [ str ])

OUT:
Stack adjustment: 32
Reg 5: str+0
Reg 6: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [orig:64 str ] [64])
      (reg/v/f:DI 6 bp [orig:64 str ] [64])


Basic block 1:
IN:
Stack adjustment: 32
Reg 5: str+0
Reg 6: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [orig:64 str ] [64])
      (reg/v/f:DI 6 bp [orig:64 str ] [64])

OUT:
Stack adjustment: 32
Reg 6: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 6 bp [orig:64 str ] [64])


Basic block 2:
IN:
Stack adjustment: 32
Reg 6: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 6 bp [orig:64 str ] [64])

OUT:
Stack adjustment: 32
Reg 6: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 6 bp [orig:64 str ] [64])


Basic block 3:
IN:
Stack adjustment: 32
Reg 6: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 6 bp [orig:64 str ] [64])

OUT:
Stack adjustment: 32
Reg 6: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 6 bp [orig:64 str ] [64])


Basic block 4:
IN:
Stack adjustment: 32
Reg 6: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 6 bp [orig:64 str ] [64])

OUT:
Stack adjustment: 8


Basic block 5:
IN:
Stack adjustment: 32
Reg 5: str+0
Reg 6: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 6 bp [orig:64 str ] [64])
      (reg:DI 5 di [orig:64 str ] [64])

OUT:
Stack adjustment: 8
Reg 5: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [orig:64 str ] [64])


6 basic blocks, 10 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1026, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  5 [5.0%]  (can_fallthru) 1 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 975, maybe hot.
Predecessors:  0 [95.0%]  (fallthru,can_fallthru)
Successors:  3 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 1 [dx] 3 [bx] 5 [di] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 9500, maybe hot.
Predecessors:  3 [95.0%]  (can_fallthru)
Successors:  3 [95.0%]  (fallthru,dfs_back,can_fallthru) 5 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 3 [bx] 5 [di] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  2 [95.0%]  (fallthru,dfs_back,can_fallthru) 1 [100.0%] 
Successors:  2 [95.0%]  (can_fallthru) 4 [5.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 3 [bx] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 3 [bx] 5 [di] 7 [sp]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  3 [5.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp]

Basic block 5 prev 4, next -2, loop_depth 0, count 0, freq 526, maybe hot.
Predecessors:  0 [5.0%]  (can_fallthru) 2 [5.0%]  (can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(note:HI 1 0 98 ("./CUtilities.c") 119)

(note 98 1 6 0 ( str (expr_list:REG_DEP_TRUE (reg:DI 5 di [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp]
(note:HI 6 98 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 74 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 74 4 3 0 ./CUtilities.c:119 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 3 74 75 0 ./CUtilities.c:119 (set (reg/v/f:DI 6 bp [orig:64 str ] [64])
        (reg:DI 5 di [ str ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 74 (nil))
    (nil))

(insn/f:TI 75 3 76 0 ./CUtilities.c:119 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 74 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f:TI 76 75 77 0 ./CUtilities.c:119 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 74 (insn_list:REG_DEP_TRUE 75 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 77 76 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 77 9 0 ("./CUtilities.c") 120)

(insn 9 8 10 0 ./CUtilities.c:120 (set (reg:QI 3 bx [orig:61 D.5906 ] [61])
        (mem:QI (reg:DI 5 di [orig:64 str ] [64]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 74 (insn_list:REG_DEP_TRUE 75 (insn_list:REG_DEP_TRUE 76 (nil))))
    (expr_list:REG_DEAD (reg:DI 5 di [orig:64 str ] [64])
        (nil)))

(insn:TI 10 9 11 0 ./CUtilities.c:120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 3 bx [orig:61 D.5906 ] [61])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 76 (insn_list:REG_DEP_TRUE 9 (nil)))
    (nil))

(jump_insn:TI 11 10 14 0 ./CUtilities.c:120 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 40)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_ANTI 76 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp]

(note:HI 14 11 13 ("./CUtilities.c") 119)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp]
(note:HI 13 14 15 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(call_insn/u:TI 15 13 99 1 ./CUtilities.c:119 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__ctype_b_loc") [flags 0x41] <function_decl 0x2b7f6e3d3100 __ctype_b_loc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (nil)
    (nil))

(note 99 15 17 1 ( str (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:64 str ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 17 99 18 1 ("./CUtilities.c") 121)

(insn:TI 18 17 19 1 ./CUtilities.c:121 (set (reg:DI 1 dx [orig:62 D.5905 ] [62])
        (mem/f:DI (reg:DI 0 ax [orig:59 pretmp.331 ] [59]) [28 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 15 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:59 pretmp.331 ] [59])
        (nil)))

(insn 19 18 96 1 ./CUtilities.c:121 (set (reg/f:DI 5 di [orig:58 ivtmp.335 ] [58])
        (reg/v/f:DI 6 bp [orig:64 str ] [64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 15 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:64 str ] [64])
        (nil)))

(jump_insn 96 19 97 1 (set (pc)
        (label_ref 20)) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 1 [dx] 3 [bx] 5 [di] 7 [sp]

(barrier 97 96 33)

;; Start of basic block 2, registers live: 1 [dx] 5 [di] 7 [sp]
(code_label:HI 33 97 34 2 179 "" [1 uses])

(note:HI 34 33 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 35 34 36 2 ("./CUtilities.c") 120)

(insn:TI 36 35 37 2 ./CUtilities.c:120 (set (reg:QI 3 bx [orig:61 D.5906 ] [61])
        (mem:QI (plus:DI (reg/f:DI 5 di [orig:58 ivtmp.335 ] [58])
                (const_int 1 [0x1])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 37 36 38 2 ./CUtilities.c:120 (parallel [
            (set (reg/f:DI 5 di [orig:58 ivtmp.335 ] [58])
                (plus:DI (reg/f:DI 5 di [orig:58 ivtmp.335 ] [58])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 36 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 38 37 39 2 ./CUtilities.c:120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 3 bx [orig:61 D.5906 ] [61])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 37 (insn_list:REG_DEP_TRUE 36 (nil)))
    (nil))

(jump_insn:TI 39 38 62 2 ./CUtilities.c:120 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 40)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_TRUE 38 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 3 [bx] 5 [di] 7 [sp]

(note:HI 62 39 61 NOTE_INSN_LOOP_END)

(note:HI 61 62 20 NOTE_INSN_LOOP_BEG)

;; Start of basic block 3, registers live: 1 [dx] 3 [bx] 5 [di] 7 [sp]
(code_label:HI 20 61 21 3 178 "" [1 uses])

(note:HI 21 20 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 23 21 24 3 NOTE_INSN_DELETED)

(note:HI 24 23 22 3 NOTE_INSN_DELETED)

(insn:TI 22 24 72 3 ./CUtilities.c:121 (set (reg:DI 0 ax [orig:65 D.5906 ] [65])
        (sign_extend:DI (reg:QI 3 bx [orig:61 D.5906 ] [61]))) 117 {extendqidi2} (nil)
    (nil))

(insn:TI 72 22 26 3 ./CUtilities.c:121 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem:QI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:65 D.5906 ] [65])
                                (const_int 2 [0x2]))
                            (reg:DI 1 dx [orig:62 D.5905 ] [62]))
                        (const_int 1 [0x1])) [16 S1 A8])
                (const_int 32 [0x20]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_TRUE 22 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:65 D.5906 ] [65])
        (nil)))

(jump_insn:TI 26 72 29 3 ./CUtilities.c:121 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_TRUE 72 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 3 [bx] 5 [di] 7 [sp]

(note:HI 29 26 28 ("./CUtilities.c") 122)

;; Start of basic block 4, registers live: 3 [bx] 7 [sp]
(note:HI 28 29 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 30 28 85 4 ./CUtilities.c:122 (set (reg:SI 0 ax [orig:60 D.5914 ] [60])
        (sign_extend:SI (reg:QI 3 bx [orig:61 D.5906 ] [61]))) 121 {extendqisi2} (nil)
    (expr_list:REG_DEAD (reg:QI 3 bx [orig:61 D.5906 ] [61])
        (nil)))

(note 85 30 87 4 ("./CUtilities.c") 124)

(insn 87 85 86 4 ./CUtilities.c:124 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 86 87 88 4 ./CUtilities.c:124 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 30 (nil))
    (nil))

(insn:TI 88 86 89 4 ./CUtilities.c:124 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_TRUE 87 (nil)))
    (nil))

(insn:TI 89 88 100 4 ./CUtilities.c:124 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 88 (insn_list:REG_DEP_TRUE 87 (nil)))
    (nil))

(note 100 89 90 4 ( str (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 90 100 93 4 ./CUtilities.c:124 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 87 (insn_list:REG_DEP_TRUE 89 (insn_list:REG_DEP_TRUE 88 (insn_list:REG_DEP_TRUE 30 (insn_list:REG_DEP_ANTI 86 (nil))))))
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(barrier 93 90 101)

(note 101 93 40 5 ( str (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:64 str ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 5, registers live: 7 [sp]
(code_label:HI 40 101 41 5 176 "" [2 uses])

(note:HI 41 40 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 48 41 78 5 NOTE_INSN_FUNCTION_END)

(note 78 48 79 5 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 79 78 42 5 ./CUtilities.c:124 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 42 79 57 5 ./CUtilities.c:120 (set (reg:SI 0 ax [orig:60 D.5914 ] [60])
        (const_int 32 [0x20])) 40 {*movsi_1} (nil)
    (nil))

(insn 57 42 80 5 ./CUtilities.c:124 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 42 (nil))
    (nil))

(insn:TI 80 57 81 5 ./CUtilities.c:124 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 79 (nil))
    (nil))

(insn:TI 81 80 102 5 ./CUtilities.c:124 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_TRUE 79 (nil)))
    (nil))

(note 102 81 82 5 ( str (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:64 str ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 82 102 83 5 ./CUtilities.c:124 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 79 (insn_list:REG_DEP_TRUE 81 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_ANTI 57 (nil))))))
    (nil))
;; End of basic block 5, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(barrier 83 82 73)

(note 73 83 0 NOTE_INSN_DELETED)


;; Function isDouble (isDouble)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [ str ])

OUT:
Stack adjustment: 32
Reg 3: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 3 bx [orig:62 str ] [62])
  name: eptr
    offset 0
      (mem/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -24 [0xffffffffffffffe8])) [12 eptr+0 S8 A64])


Basic block 1:
IN:
Stack adjustment: 32
Reg 3: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 3 bx [orig:62 str ] [62])
  name: eptr
    offset 0
      (mem/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -24 [0xffffffffffffffe8])) [12 eptr+0 S8 A64])

OUT:
Stack adjustment: 32
Reg 3: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 3 bx [orig:62 str ] [62])
  name: eptr
    offset 0
      (mem/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -24 [0xffffffffffffffe8])) [12 eptr+0 S8 A64])


Basic block 2:
IN:
Stack adjustment: 32
Reg 3: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 3 bx [orig:62 str ] [62])
  name: eptr
    offset 0
      (mem/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -24 [0xffffffffffffffe8])) [12 eptr+0 S8 A64])

OUT:
Stack adjustment: 8
Variables:
  name: eptr
    offset 0
      (mem/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -24 [0xffffffffffffffe8])) [12 eptr+0 S8 A64])


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [10.4%]  (can_fallthru) 1 [89.6%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 8964, maybe hot.
Predecessors:  0 [89.6%]  (fallthru,can_fallthru)
Successors:  2 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  1 [100.0%]  (fallthru,can_fallthru) 0 [10.4%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

(note:HI 1 0 69 ("./CUtilities.c") 112)

(note 69 1 6 0 ( str (expr_list:REG_DEP_TRUE (reg:DI 5 di [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 7 [sp]
(note:HI 6 69 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 54 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 54 4 8 0 ./CUtilities.c:112 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note:HI 8 54 66 0 ("/usr/include/stdlib.h") 330)

(insn 66 8 67 0 /usr/include/stdlib.h:330 (parallel [
            (set (reg:DI 1 dx)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 67 66 3 0 ("./CUtilities.c") 112)

(insn 3 67 55 0 ./CUtilities.c:112 (set (reg/v/f:DI 3 bx [orig:62 str ] [62])
        (reg:DI 5 di [ str ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 54 (nil))
    (nil))

(insn/f:TI 55 3 56 0 ./CUtilities.c:112 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 54 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 56 55 68 0 NOTE_INSN_PROLOGUE_END)

(note 68 56 53 0 ("/usr/include/stdlib.h") 330)

(insn:TI 53 68 13 0 /usr/include/stdlib.h:330 (set (reg/f:DI 4 si [63])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 55 (nil))
    (nil))

(call_insn:TI 13 53 70 0 /usr/include/stdlib.h:330 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("__strtod_internal") [flags 0x41] <function_decl 0x2b7f6e2f3e00 __strtod_internal>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 55 (nil))))))
    (expr_list:REG_DEAD (reg:SI 1 dx)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 5 di [ str ])
                (expr_list:REG_UNUSED (reg:DF 21 xmm0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ str ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(note 70 13 15 0 ( str (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:62 str ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 15 70 16 0 ("./CUtilities.c") 115)

(insn:TI 16 15 71 0 ./CUtilities.c:115 (set (reg:DI 1 dx [orig:59 eptr.35 ] [59])
        (mem/c/i:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [12 eptr+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 66 (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_ANTI 13 (nil))))
    (nil))

(note 71 16 65 0 ( eptr (expr_list:REG_DEP_TRUE (mem/c/i:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -24 [0xffffffffffffffe8])) [12 eptr+0 S8 A64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 65 71 17 0 ./CUtilities.c:115 (parallel [
            (set (reg:DI 0 ax [orig:60 D.5892 ] [60])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_OUTPUT 13 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 17 65 18 0 ./CUtilities.c:115 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 3 bx [orig:62 str ] [62])
            (reg:DI 1 dx [orig:59 eptr.35 ] [59]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 55 (insn_list:REG_DEP_OUTPUT 66 (insn_list:REG_DEP_OUTPUT 13 (insn_list:REG_DEP_OUTPUT 65 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 16 (nil)))))))
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:62 str ] [62])
        (nil)))

(jump_insn:TI 18 17 25 0 ./CUtilities.c:115 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 30)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_ANTI 13 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1036 [0x40c])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 1 [dx] 7 [sp]

;; Start of basic block 1, registers live: 1 [dx] 7 [sp]
(note:HI 25 18 62 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 62 25 63 1 ./CUtilities.c:115 (parallel [
            (set (reg:SI 0 ax [orig:60 D.5892 ] [60])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 38 {*movsi_xor} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 63 62 64 1 ./CUtilities.c:115 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 1 dx [orig:59 eptr.35 ] [59]) [0 S1 A8])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 62 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:59 eptr.35 ] [59])
        (nil)))

(insn:TI 64 63 30 1 ./CUtilities.c:115 (set (strict_low_part (reg:QI 0 ax [orig:60 D.5892 ] [60]))
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0x0]))) 528 {*setcc_2} (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_TRUE 62 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 1, registers live:
 0 [ax] 7 [sp]

;; Start of basic block 2, registers live: 0 [ax] 7 [sp]
(code_label:HI 30 64 31 2 187 "" [1 uses])

(note:HI 31 30 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 35 31 36 2 NOTE_INSN_FUNCTION_END)

(note:HI 36 35 57 2 ("./CUtilities.c") 116)

(note 57 36 58 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 58 57 44 2 ./CUtilities.c:116 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 44 58 59 2 ./CUtilities.c:116 (use (reg/i:SI 0 ax [ <result> ])) -1 (nil)
    (nil))

(insn:TI 59 44 72 2 ./CUtilities.c:116 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 58 (nil))
    (nil))

(note 72 59 60 2 ( str (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 60 72 61 2 ./CUtilities.c:116 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 58 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_ANTI 44 (nil))))
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 3 [bx] 7 [sp]

(barrier 61 60 51)

(note 51 61 0 NOTE_INSN_DELETED)


;; Function WriteString (WriteString)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: str+0
Reg 5: fp+0
Variables:
  name: fp
    offset 0
      (reg:DI 5 di [ fp ])
  name: str
    offset 0
      (reg:DI 4 si [ str ])

OUT:
Stack adjustment: 16
Reg 3: fp+0
Variables:
  name: fp
    offset 0
      (reg/v/f:DI 3 bx [orig:62 fp ] [62])


Basic block 1:
IN:
Stack adjustment: 16
Reg 3: fp+0
Variables:
  name: fp
    offset 0
      (reg/v/f:DI 3 bx [orig:62 fp ] [62])

OUT:
Stack adjustment: 16
Reg 3: fp+0
Variables:
  name: fp
    offset 0
      (reg/v/f:DI 3 bx [orig:62 fp ] [62])


Basic block 2:
IN:
Stack adjustment: 16
Reg 3: fp+0
Variables:
  name: fp
    offset 0
      (reg/v/f:DI 3 bx [orig:62 fp ] [62])

OUT:
Stack adjustment: 8


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [31.9%]  (can_fallthru) 1 [68.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 3 [bx] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 6805, maybe hot.
Predecessors:  0 [68.0%]  (fallthru,can_fallthru)
Successors:  2 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  1 [100.0%]  (fallthru,can_fallthru) 0 [31.9%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 1 [dx] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

(note:HI 1 0 80 ("./CUtilities.c") 105)

(note 80 1 81 0 ( fp (expr_list:REG_DEP_TRUE (reg:DI 5 di [ fp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 81 80 7 0 ( str (expr_list:REG_DEP_TRUE (reg:DI 4 si [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 7 [sp]
(note:HI 7 81 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 58 0 ("./CUtilities.c") 106)

(insn:TI 58 9 78 0 ./CUtilities.c:106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 4 si [orig:63 str ] [63])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(note 78 58 66 0 ("./CUtilities.c") 105)

(insn/f 66 78 67 0 ./CUtilities.c:105 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 67 66 3 0 NOTE_INSN_PROLOGUE_END)

(insn 3 67 79 0 ./CUtilities.c:105 (set (reg/v/f:DI 3 bx [orig:62 fp ] [62])
        (reg:DI 5 di [ fp ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 66 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ fp ])
        (nil)))

(note 79 3 59 0 ("./CUtilities.c") 106)

(insn:TI 59 79 82 0 ./CUtilities.c:106 (set (reg/f:DI 5 di [69])
        (symbol_ref/f:DI ("*.LC6") [flags 0x2] <string_cst 0x2b7f6e6eb240>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 3 (nil))
    (nil))

(note 82 59 60 0 ( fp (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:62 fp ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 60 82 17 0 ./CUtilities.c:106 (set (reg/f:DI 5 di [69])
        (if_then_else:DI (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (reg/v/f:DI 4 si [orig:63 str ] [63])
            (reg/f:DI 5 di [69]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 58 (insn_list:REG_DEP_TRUE 59 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:63 str ] [63])
            (nil))))

(note:HI 17 60 18 0 ("./CUtilities.c") 107)

(insn 18 17 83 0 ./CUtilities.c:107 (set (reg:DI 4 si [ fp ])
        (reg/v/f:DI 3 bx [orig:62 fp ] [62])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_TRUE 3 (nil))))
    (nil))

(note 83 18 20 0 ( str (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 20 83 77 0 ./CUtilities.c:107 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fputs") [flags 0x41] <function_decl 0x2b7f6e042f00 fputs>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 58 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_TRUE 18 (nil)))))
    (expr_list:REG_DEAD (reg:DI 4 si [ fp ])
        (expr_list:REG_DEAD (reg:DI 5 di [ str ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ str ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ fp ]))
            (nil))))

(insn:TI 77 20 76 0 ./CUtilities.c:107 (parallel [
            (set (reg:DI 1 dx [orig:60 D.5882 ] [60])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_OUTPUT 20 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_OUTPUT 58 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 76 77 24 0 ./CUtilities.c:107 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (reg:SI 0 ax [64])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:SI 0 ax [64]))
        ]) 214 {*addsi_4} (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_OUTPUT 77 (insn_list:REG_DEP_OUTPUT 58 (insn_list:REG_DEP_TRUE 20 (nil)))))
    (expr_list:REG_DEAD (reg:SI 0 ax [64])
        (expr_list:REG_UNUSED (reg:SI 0 ax [64])
            (nil))))

(jump_insn:TI 24 76 31 0 ./CUtilities.c:107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 40)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_TRUE 76 (insn_list:REG_DEP_ANTI 20 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3195 [0xc7b])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 3 [bx] 7 [sp]

;; Start of basic block 1, registers live: 3 [bx] 7 [sp]
(note:HI 31 24 75 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 75 31 32 1 ./CUtilities.c:107 (parallel [
            (set (reg:DI 5 di)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 32 75 34 1 ./CUtilities.c:107 (set (reg:DI 4 si [ fp ])
        (reg/v/f:DI 3 bx [orig:62 fp ] [62])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:62 fp ] [62])
        (nil)))

(call_insn:TI 34 32 72 1 ./CUtilities.c:107 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_putc") [flags 0x41] <function_decl 0x2b7f6e196a00 _IO_putc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 75 (insn_list:REG_DEP_TRUE 32 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [ fp ])
        (expr_list:REG_DEAD (reg:SI 5 di)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ fp ]))
            (nil))))

(insn:TI 72 34 73 1 ./CUtilities.c:107 (parallel [
            (set (reg:SI 1 dx [orig:60 D.5882 ] [60])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 38 {*movsi_xor} (insn_list:REG_DEP_OUTPUT 34 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 73 72 74 1 ./CUtilities.c:107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:58 D.5887 ] [58])
            (const_int -1 [0xffffffffffffffff]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 75 (insn_list:REG_DEP_OUTPUT 72 (insn_list:REG_DEP_TRUE 34 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:58 D.5887 ] [58])
        (nil)))

(insn:TI 74 73 40 1 ./CUtilities.c:107 (set (strict_low_part (reg:QI 1 dx [orig:60 D.5882 ] [60]))
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0x0]))) 528 {*setcc_2} (insn_list:REG_DEP_TRUE 73 (insn_list:REG_DEP_TRUE 72 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 1, registers live:
 1 [dx] 7 [sp]

;; Start of basic block 2, registers live: 1 [dx] 7 [sp]
(code_label:HI 40 74 41 2 194 "" [1 uses])

(note:HI 41 40 45 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 45 41 46 2 NOTE_INSN_FUNCTION_END)

(note:HI 46 45 68 2 ("./CUtilities.c") 108)

(note 68 46 69 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 69 68 84 2 ./CUtilities.c:108 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(note 84 69 48 2 ( fp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 48 84 54 2 ./CUtilities.c:108 (set (reg/i:SI 0 ax [ <result> ])
        (reg:SI 1 dx [orig:60 D.5882 ] [60])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [orig:60 D.5882 ] [60])
        (nil)))

(insn 54 48 70 2 ./CUtilities.c:108 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 48 (nil))
    (nil))

(jump_insn:TI 70 54 71 2 ./CUtilities.c:108 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 69 (insn_list:REG_DEP_TRUE 48 (insn_list:REG_DEP_ANTI 54 (nil))))
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 3 [bx] 7 [sp]

(barrier 71 70 64)

(note 64 71 0 NOTE_INSN_DELETED)


;; Function ReadString (ReadString)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: size+0
Reg 4: buff+0
Reg 5: fp+0
Variables:
  name: fp
    offset 0
      (reg:DI 5 di [ fp ])
  name: buff
    offset 0
      (reg:DI 4 si [ buff ])
  name: size
    offset 0
      (reg:DI 1 dx [ size ])

OUT:
Stack adjustment: 48
Reg 1: size+0
Reg 3: buff+0
Reg 4: buff+0
Reg 5: fp+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
      (reg:DI 5 di [ fp ])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
      (reg:DI 4 si [ buff ])
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])
      (reg:DI 1 dx [ size ])


Basic block 1:
IN:
Stack adjustment: 48
Reg 1: size+0
Reg 2: c+0
Reg 3: buff+0
Reg 4: buff+0
Reg 5: fp+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
  name: c
    offset 0
      (reg/v:QI 2 cx [orig:60 c ] [60])
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
      (reg:DI 5 di [ fp ])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
      (reg:DI 4 si [ buff ])
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])
      (reg:DI 1 dx [ size ])

OUT:
Stack adjustment: 48
Reg 1: size+0
Reg 2: c+0
Reg 3: buff+0
Reg 4: buff+0
Reg 5: fp+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])
      (reg:DI 1 dx [ size ])
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
      (reg:DI 5 di [ fp ])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
      (reg:DI 4 si [ buff ])
  name: c
    offset 0
      (reg/v:QI 2 cx [orig:60 c ] [60])
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])


Basic block 2:
IN:
Stack adjustment: 48
Reg 1: size+0
Reg 2: c+0
Reg 3: buff+0
Reg 4: buff+0
Reg 5: fp+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
      (reg:DI 5 di [ fp ])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
      (reg:DI 4 si [ buff ])
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])
      (reg:DI 1 dx [ size ])
  name: c
    offset 0
      (reg/v:QI 2 cx [orig:60 c ] [60])

OUT:
Stack adjustment: 48
Reg 3: buff+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])


Basic block 3:
IN:
Stack adjustment: 48
Reg 1: size+0
Reg 2: c+0
Reg 3: buff+0
Reg 4: buff+0
Reg 5: fp+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
      (reg:DI 5 di [ fp ])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
      (reg:DI 4 si [ buff ])
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])
      (reg:DI 1 dx [ size ])
  name: c
    offset 0
      (reg/v:QI 2 cx [orig:60 c ] [60])

OUT:
Stack adjustment: 48
Reg 2: c+0
Reg 3: buff+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
  name: c
    offset 0
      (reg/v:QI 2 cx [orig:60 c ] [60])
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])


Basic block 4:
IN:
Stack adjustment: 48
Reg 2: c+0
Reg 3: buff+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: c
    offset 0
      (reg/v:QI 2 cx [orig:60 c ] [60])
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])

OUT:
Stack adjustment: 8
Reg 2: c+0
Variables:
  name: c
    offset 0
      (reg/v:QI 2 cx [orig:60 c ] [60])


Basic block 5:
IN:
Stack adjustment: 48
Reg 3: buff+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])

OUT:
Stack adjustment: 48
Reg 3: buff+0
Reg 6: cnt.430+0
Reg 41: size+0
Reg 42: fp+0
Variables:
  name: cnt.430
    offset 0
      (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
  name: fp
    offset 0
      (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
  name: buff
    offset 0
      (reg/v/f:DI 3 bx [orig:66 buff ] [66])
  name: size
    offset 0
      (reg/v/f:DI 41 r12 [orig:67 size ] [67])


6 basic blocks, 9 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1145, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 1 prev 0, next 2, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  0 [100.0%]  (fallthru,can_fallthru) 3 [89.0%]  (dfs_back,can_fallthru)
Successors:  3 [50.0%]  (can_fallthru) 2 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 5000, maybe hot.
Predecessors:  1 [50.0%]  (fallthru,can_fallthru)
Successors:  3 [99.0%]  (fallthru,can_fallthru) 5 [1.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 9950, maybe hot.
Predecessors:  1 [50.0%]  (can_fallthru) 2 [99.0%]  (fallthru,can_fallthru)
Successors:  1 [89.0%]  (dfs_back,can_fallthru) 4 [11.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 1095, maybe hot.
Predecessors:  3 [11.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 2 [cx] 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 5 prev 4, next -2, loop_depth 0, count 0, freq 50, maybe hot.
Predecessors:  2 [1.0%]  (can_fallthru,loop_exit)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 127 ("./CUtilities.c") 79)

(note 127 1 128 0 ( fp (expr_list:REG_DEP_TRUE (reg:DI 5 di [ fp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 128 127 129 0 ( buff (expr_list:REG_DEP_TRUE (reg:DI 4 si [ buff ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 129 128 8 0 ( size (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ size ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 8 129 6 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 6 8 99 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 99 6 3 0 ./CUtilities.c:79 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn 3 99 100 0 ./CUtilities.c:79 (set (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
        (reg:DI 5 di [ fp ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 99 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ fp ])
        (nil)))

(insn/f:TI 100 3 5 0 ./CUtilities.c:79 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 99 (nil))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 5 100 101 0 ./CUtilities.c:79 (set (reg/v/f:DI 41 r12 [orig:67 size ] [67])
        (reg:DI 1 dx [ size ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 100 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [ size ])
        (nil)))

(insn/f:TI 101 5 117 0 ./CUtilities.c:79 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 99 (insn_list:REG_DEP_TRUE 100 (nil)))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 117 101 130 0 ./CUtilities.c:79 (parallel [
            (set (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_ANTI 101 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 130 117 102 0 ( cnt.430 (expr_list:REG_DEP_TRUE (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 102 130 4 0 ./CUtilities.c:79 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 99 (insn_list:REG_DEP_TRUE 100 (insn_list:REG_DEP_TRUE 101 (nil))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn 4 102 103 0 ./CUtilities.c:79 (set (reg/v/f:DI 3 bx [orig:66 buff ] [66])
        (reg:DI 4 si [ buff ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 102 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [ buff ])
        (nil)))

(insn/f:TI 103 4 104 0 ./CUtilities.c:79 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 99 (insn_list:REG_DEP_TRUE 100 (insn_list:REG_DEP_TRUE 101 (insn_list:REG_DEP_TRUE 102 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 104 103 87 0 NOTE_INSN_PROLOGUE_END)
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(note:HI 87 104 131 NOTE_INSN_LOOP_BEG)

(note 131 87 132 1 ( fp (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 132 131 133 1 ( buff (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:66 buff ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 133 132 134 1 ( size (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:67 size ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 134 133 11 1 ( c (expr_list:REG_DEP_TRUE (reg/v:QI 2 cx [orig:60 c ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 11 134 12 1 197 "" [1 uses])

(note:HI 12 11 13 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 13 12 14 1 ("./CUtilities.c") 84)

(insn:TI 14 13 15 1 ./CUtilities.c:84 (set (reg:DI 0 ax [orig:63 D.5866 ] [63])
        (mem:DI (reg/v/f:DI 41 r12 [orig:67 size ] [67]) [15 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 15 14 16 1 ./CUtilities.c:84 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:63 D.5866 ] [63])
            (reg/v:DI 6 bp [orig:58 cnt.430 ] [58]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_TRUE 14 (nil))
    (nil))

(jump_insn:TI 16 15 19 1 ./CUtilities.c:84 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_TRUE 15 (nil)))
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(note:HI 19 16 18 ("./CUtilities.c") 86)

;; Start of basic block 2, registers live: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 18 19 98 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 98 18 22 2 ./CUtilities.c:86 (set (reg:DI 4 si [orig:59 temp.429 ] [59])
        (mult:DI (reg:DI 0 ax [orig:63 D.5866 ] [63])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:63 D.5866 ] [63])
        (nil)))

(note:HI 22 98 24 2 ("./CUtilities.c") 87)

(insn 24 22 119 2 ./CUtilities.c:87 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 3 bx [orig:66 buff ] [66]) [12 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 119 24 21 2 ("./CUtilities.c") 86)

(insn:TI 21 119 120 2 ./CUtilities.c:86 (set (mem:DI (reg/v/f:DI 41 r12 [orig:67 size ] [67]) [15 S8 A64])
        (reg:DI 4 si [orig:59 temp.429 ] [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 98 (nil))
    (nil))

(note 120 21 25 2 ("./CUtilities.c") 87)

(call_insn:TI 25 120 135 2 ./CUtilities.c:87 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41] <function_decl 0x2b7f6e316100 realloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_TRUE 98 (insn_list:REG_DEP_TRUE 21 (nil))))
    (expr_list:REG_DEAD (reg:DI 4 si [ temp.429 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ temp.429 ]))
            (nil))))

(note 135 25 29 2 ( c (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 29 135 28 2 ./CUtilities.c:87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [68])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 25 (nil))
    (nil))

(insn 28 29 30 2 ./CUtilities.c:87 (set (mem/f:DI (reg/v/f:DI 3 bx [orig:66 buff ] [66]) [12 S8 A64])
        (reg/f:DI 0 ax [68])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 25 (nil))
    (expr_list:REG_DEAD (reg/f:DI 0 ax [68])
        (nil)))

(jump_insn:TI 30 28 136 2 ./CUtilities.c:87 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 118)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 28 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 2, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(note 136 30 137 3 ( fp (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 137 136 138 3 ( buff (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:66 buff ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 138 137 139 3 ( size (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:67 size ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 139 138 47 3 ( c (expr_list:REG_DEP_TRUE (reg/v:QI 2 cx [orig:60 c ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 47 139 48 3 198 "" [1 uses])

(note:HI 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 49 48 50 3 ("./CUtilities.c") 90)

(insn:TI 50 49 51 3 ./CUtilities.c:90 (set (reg:DI 5 di [ fp ])
        (reg/v/f:DI 42 r13 [orig:65 fp ] [65])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 51 50 140 3 ./CUtilities.c:90 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41] <function_decl 0x2b7f6e196900 _IO_getc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 50 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ fp ])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ fp ]))
        (nil)))

(note 140 51 54 3 ( c (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 54 140 55 3 ("./CUtilities.c") 91)

(insn:TI 55 54 121 3 ./CUtilities.c:91 (set (reg:DI 1 dx [69])
        (mem/f:DI (reg/v/f:DI 3 bx [orig:66 buff ] [66]) [12 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 51 (nil))
    (expr_list:REG_EQUIV (mem/f:DI (reg/v/f:DI 3 bx [orig:66 buff ] [66]) [12 S8 A64])
        (nil)))

(note 121 55 53 3 ("./CUtilities.c") 90)

(insn 53 121 141 3 ./CUtilities.c:90 (set (reg/v:QI 2 cx [orig:60 c ] [60])
        (reg:QI 0 ax [orig:61 D.5872 ] [61])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 51 (nil))
    (nil))

(note 141 53 122 3 ( c (expr_list:REG_DEP_TRUE (reg/v:QI 2 cx [orig:60 c ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 122 141 56 3 ("./CUtilities.c") 91)

(insn:TI 56 122 58 3 ./CUtilities.c:91 (set (mem:QI (plus:DI (reg:DI 1 dx [69])
                (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])) [0 S1 A8])
        (reg:QI 0 ax [orig:61 D.5872 ] [61])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 51 (insn_list:REG_DEP_TRUE 55 (nil)))
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:61 D.5872 ] [61])
        (expr_list:REG_DEAD (reg:DI 1 dx [69])
            (nil))))

(note:HI 58 56 97 3 ("./CUtilities.c") 82)

(insn 97 58 123 3 ./CUtilities.c:82 (set (reg:SI 0 ax [70])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:60 c ] [60])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_OUTPUT 51 (insn_list:REG_DEP_TRUE 53 (nil))))
    (nil))

(note 123 97 57 3 ("./CUtilities.c") 91)

(insn 57 123 124 3 ./CUtilities.c:91 (parallel [
            (set (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
                (plus:DI (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 56 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 124 57 60 3 ("./CUtilities.c") 82)

(insn:TI 60 124 61 3 ./CUtilities.c:82 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 0 ax [70])
            (const_int 1 [0x1]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 51 (insn_list:REG_DEP_OUTPUT 57 (insn_list:REG_DEP_TRUE 97 (nil))))
    (expr_list:REG_DEAD (reg:QI 0 ax [70])
        (nil)))

(jump_insn:TI 61 60 88 3 ./CUtilities.c:82 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 11)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_ANTI 51 (insn_list:REG_DEP_ANTI 56 (nil)))))))))
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
            (nil))))
;; End of basic block 3, registers live:
 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(note:HI 88 61 64 NOTE_INSN_LOOP_END)

(note:HI 64 88 63 ("./CUtilities.c") 94)

;; Start of basic block 4, registers live: 2 [cx] 3 [bx] 6 [bp] 7 [sp]
(note:HI 63 64 74 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 74 63 65 4 NOTE_INSN_FUNCTION_END)

(insn:TI 65 74 113 4 ./CUtilities.c:94 (set (reg:DI 4 si [71])
        (mem/f:DI (reg/v/f:DI 3 bx [orig:66 buff ] [66]) [12 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:66 buff ] [66])
        (nil)))

(insn 113 65 114 4 ./CUtilities.c:94 (parallel [
            (set (reg:SI 0 ax [72])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 38 {*movsi_xor} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 114 113 115 4 ./CUtilities.c:94 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 2 cx [orig:60 c ] [60])
            (const_int -1 [0xffffffffffffffff]))) 10 {*cmpqi_1} (insn_list:REG_DEP_OUTPUT 113 (nil))
    (expr_list:REG_DEAD (reg/v:QI 2 cx [orig:60 c ] [60])
        (nil)))

(insn:TI 115 114 75 4 ./CUtilities.c:94 (set (strict_low_part (reg:QI 0 ax [72]))
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0x0]))) 528 {*setcc_2} (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_TRUE 113 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(note:HI 75 115 83 4 NOTE_INSN_DELETED)

(insn 83 75 125 4 ./CUtilities.c:99 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 115 (nil))
    (nil))

(note 125 83 66 4 NOTE_INSN_DELETED)

(insn:TI 66 125 126 4 ./CUtilities.c:94 (set (mem:QI (plus:DI (plus:DI (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
                    (reg:DI 4 si [71]))
                (const_int -1 [0xffffffffffffffff])) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 65 (nil))
    (expr_list:REG_DEAD (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
        (expr_list:REG_DEAD (reg:DI 4 si [71])
            (nil))))

(note 126 66 105 4 ("./CUtilities.c") 99)

(note 105 126 106 4 NOTE_INSN_EPILOGUE_BEG)

(insn 106 105 107 4 ./CUtilities.c:99 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 115 (insn_list:REG_DEP_OUTPUT 114 (insn_list:REG_DEP_OUTPUT 66 (insn_list:REG_DEP_ANTI 65 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 107 106 142 4 ./CUtilities.c:99 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 106 (nil))))
    (nil))

(note 142 107 108 4 ( buff (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 108 142 143 4 ./CUtilities.c:99 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 107 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 106 (nil))))
    (nil))

(note 143 108 109 4 ( cnt.430 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 109 143 144 4 ./CUtilities.c:99 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 108 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 106 (nil))))
    (nil))

(note 144 109 110 4 ( size (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 110 144 145 4 ./CUtilities.c:99 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 109 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 106 (nil))))
    (nil))

(note 145 110 111 4 ( fp (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 111 145 112 4 ./CUtilities.c:99 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 113 (insn_list:REG_DEP_TRUE 109 (insn_list:REG_DEP_TRUE 106 (insn_list:REG_DEP_TRUE 110 (insn_list:REG_DEP_TRUE 108 (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_TRUE 107 (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_ANTI 83 (nil))))))))))))
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(barrier 112 111 146)

(note 146 112 147 5 ( cnt.430 (expr_list:REG_DEP_TRUE (reg/v:DI 6 bp [orig:58 cnt.430 ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 147 146 148 5 ( fp (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:65 fp ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 148 147 149 5 ( buff (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:66 buff ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 149 148 150 5 ( size (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:67 size ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 150 149 118 5 ( c (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 5, registers live: 7 [sp]
(code_label 118 150 32 5 205 "" [1 uses])

(note:HI 32 118 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 33 32 34 5 ./CUtilities.c:87 (set (reg:DI 2 cx [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 34 33 35 5 ./CUtilities.c:87 (set (reg:DI 1 dx)
        (const_int 14 [0xe])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 35 34 36 5 ./CUtilities.c:87 (set (reg:DI 4 si)
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 36 35 37 5 ./CUtilities.c:87 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2] <string_cst 0x2b7f6e708e40>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 37 36 41 5 ./CUtilities.c:87 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41] <function_decl 0x2b7f6e044400 __builtin_fwrite>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 33 (insn_list:REG_DEP_TRUE 34 (nil)))))
    (expr_list:REG_DEAD (reg:DI 2 cx [ stderr ])
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx [ stderr ]))
                    (nil))))))

(insn:TI 41 37 38 5 ./CUtilities.c:87 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 36 (insn_list:REG_DEP_ANTI 37 (nil)))
    (nil))

(insn 38 41 39 5 ./CUtilities.c:87 (set (reg:SI 2 cx)
        (const_int 87 [0x57])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_OUTPUT 33 (nil)))
    (nil))

(insn 39 38 40 5 ./CUtilities.c:87 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2] <string_cst 0x2b7f6e708ec0>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_OUTPUT 34 (nil)))
    (nil))

(insn:TI 40 39 116 5 ./CUtilities.c:87 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2] <string_cst 0x2b7f6e708f00>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_OUTPUT 35 (nil)))
    (nil))

(insn 116 40 43 5 ./CUtilities.c:87 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_OUTPUT 37 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 43 116 44 5 ./CUtilities.c:87 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b7f6e042700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 41 (insn_list:REG_DEP_TRUE 40 (insn_list:REG_DEP_TRUE 38 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_ANTI 37 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 44 43 45 5 ./CUtilities.c:87 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_OUTPUT 41 (nil)))
    (nil))

(call_insn:TI 45 44 46 5 ./CUtilities.c:87 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b7f6e059100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_ANTI 116 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_TRUE 44 (insn_list:REG_DEP_ANTI 43 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 5, registers live:
 7 [sp]

(barrier:HI 46 45 95)

(note 95 46 0 NOTE_INSN_DELETED)


;; Function FileOpen (FileOpen)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: mode+0
Reg 5: file+0
Variables:
  name: file
    offset 0
      (reg:DI 5 di [ file ])
  name: mode
    offset 0
      (reg:DI 4 si [ mode ])

OUT:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: retval
    offset 0
      (reg/v/f:DI 0 ax [orig:58 retval ] [58])
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])


Basic block 1:
IN:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: retval
    offset 0
      (reg/v/f:DI 0 ax [orig:58 retval ] [58])
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])

OUT:
Stack adjustment: 8


Basic block 2:
IN:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: retval
    offset 0
      (reg/v/f:DI 0 ax [orig:58 retval ] [58])
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])

OUT:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])


3 basic blocks, 4 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [99.0%]  (fallthru,can_fallthru) 2 [1.0%]  (can_fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 9900, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 100, maybe hot.
Predecessors:  0 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 0 [ax] 3 [bx] 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 67 ("./CUtilities.c") 65)

(note 67 1 68 0 ( file (expr_list:REG_DEP_TRUE (reg:DI 5 di [ file ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 68 67 7 0 ( mode (expr_list:REG_DEP_TRUE (reg:DI 4 si [ mode ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 7 [sp]
(note:HI 7 68 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 59 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 59 5 60 0 ./CUtilities.c:65 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 60 59 3 0 NOTE_INSN_PROLOGUE_END)

(insn 3 60 9 0 ./CUtilities.c:65 (set (reg/v/f:DI 3 bx [orig:60 file ] [60])
        (reg:DI 5 di [ file ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 59 (nil))
    (nil))

(note:HI 9 3 12 0 ("./CUtilities.c") 66)

(call_insn:TI 12 9 70 0 ./CUtilities.c:66 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41] <function_decl 0x2b7f6e1aa400 fopen>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 59 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [ mode ])
        (expr_list:REG_DEAD (reg:DI 5 di [ file ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ file ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ mode ]))
            (nil))))

(note 70 12 69 0 ( mode (nil)) NOTE_INSN_VAR_LOCATION)

(note 69 70 14 0 ( file (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:60 file ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 14 69 15 0 ("./CUtilities.c") 67)

(insn:TI 15 14 71 0 ./CUtilities.c:67 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 0 ax [orig:58 retval ] [58])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 12 (nil))
    (nil))

(note 71 15 16 0 ( retval (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:58 retval ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 16 71 40 0 ./CUtilities.c:67 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 66)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 15 (insn_list:REG_DEP_ANTI 12 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 3 [bx] 7 [sp]

;; Start of basic block 1, registers live: 0 [ax] 7 [sp]
(note:HI 40 16 44 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 44 40 45 1 NOTE_INSN_FUNCTION_END)

(note:HI 45 44 61 1 ("./CUtilities.c") 74)

(note 61 45 62 1 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 62 61 72 1 ./CUtilities.c:74 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(note 72 62 53 1 ( file (nil)) NOTE_INSN_VAR_LOCATION)

(insn 53 72 73 1 ./CUtilities.c:74 (use (reg/i:DI 0 ax [ <result> ])) -1 (nil)
    (nil))

(note 73 53 63 1 ( retval (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 63 73 64 1 ./CUtilities.c:74 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_ANTI 53 (nil)))
    (nil))
;; End of basic block 1, registers live:
 0 [ax] 3 [bx] 7 [sp]

(barrier 64 63 19)

(note:HI 19 64 74 ("./CUtilities.c") 69)

(note 74 19 75 2 ( retval (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:58 retval ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 75 74 66 2 ( file (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:60 file ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 0 [ax] 3 [bx] 7 [sp]
(code_label 66 75 18 2 210 "" [1 uses])

(note:HI 18 66 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 18 21 2 ./CUtilities.c:69 (set (reg:DI 2 cx [ file ])
        (reg/v/f:DI 3 bx [orig:60 file ] [60])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:60 file ] [60])
        (nil)))

(insn 21 20 22 2 ./CUtilities.c:69 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2] <string_cst 0x2b7f6e720680>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 22 21 23 2 ./CUtilities.c:69 (set (reg:DI 4 si)
        (const_int 1024 [0x400])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 23 22 25 2 ./CUtilities.c:69 (set (reg:DI 5 di)
        (symbol_ref:DI ("Message") [flags 0x2] <var_decl 0x2b7f6e4416e0 Message>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 25 23 76 2 ./CUtilities.c:69 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("snprintf") [flags 0x41] <function_decl 0x2b7f6e046700 snprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_TRUE 22 (insn_list:REG_DEP_TRUE 20 (insn_list:REG_DEP_TRUE 21 (nil)))))
    (expr_list:REG_DEAD (reg:DI 2 cx [ file ])
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_EH_REGION (const_int 0 [0x0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx [ file ]))
                        (nil)))))))

(note 76 25 26 2 ( retval (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 26 76 27 2 ("./CUtilities.c") 70)

(insn:TI 27 26 28 2 ./CUtilities.c:70 (set (reg:DI 5 di)
        (symbol_ref:DI ("Message") [flags 0x2] <var_decl 0x2b7f6e4416e0 Message>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_OUTPUT 23 (nil)))
    (nil))

(call_insn:TI 28 27 29 2 ./CUtilities.c:70 (call (mem:QI (symbol_ref:DI ("perror") [flags 0x41] <function_decl 0x2b7f6e262000 perror>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_OUTPUT 22 (insn_list:REG_DEP_OUTPUT 20 (insn_list:REG_DEP_OUTPUT 21 (insn_list:REG_DEP_TRUE 27 (insn_list:REG_DEP_ANTI 25 (nil))))))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note:HI 29 28 33 2 ("./CUtilities.c") 71)

(insn:TI 33 29 30 2 ./CUtilities.c:71 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 27 (insn_list:REG_DEP_ANTI 28 (nil)))
    (nil))

(insn 30 33 31 2 ./CUtilities.c:71 (set (reg:SI 2 cx)
        (const_int 71 [0x47])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_OUTPUT 20 (nil))))
    (nil))

(insn 31 30 32 2 ./CUtilities.c:71 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2] <string_cst 0x2b7f6e708ec0>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_OUTPUT 21 (nil))))
    (nil))

(insn:TI 32 31 65 2 ./CUtilities.c:71 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2] <string_cst 0x2b7f6e708f00>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_OUTPUT 22 (nil))))
    (nil))

(insn 65 32 35 2 ./CUtilities.c:71 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_OUTPUT 25 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 35 65 36 2 ./CUtilities.c:71 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b7f6e042700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 33 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_TRUE 30 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_ANTI 28 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 36 35 37 2 ./CUtilities.c:71 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_OUTPUT 33 (nil)))
    (nil))

(call_insn:TI 37 36 38 2 ./CUtilities.c:71 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b7f6e059100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 27 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_ANTI 35 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 2, registers live:
 7 [sp]

(barrier:HI 38 37 58)

(note 58 38 0 NOTE_INSN_DELETED)


;; Function FileClose (FileClose)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: file+0
Reg 5: fp+0
Variables:
  name: fp
    offset 0
      (reg:DI 5 di [ fp ])
  name: file
    offset 0
      (reg:DI 4 si [ file ])

OUT:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])


Basic block 1:
IN:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])

OUT:
Stack adjustment: 8


Basic block 2:
IN:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])

OUT:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])


Basic block 3:
IN:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])

OUT:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])


Basic block 4:
IN:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])

OUT:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])


Basic block 5:
IN:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])

OUT:
Stack adjustment: 16
Reg 3: file+0
Variables:
  name: file
    offset 0
      (reg/v/f:DI 3 bx [orig:60 file ] [60])


6 basic blocks, 8 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [99.0%]  (fallthru,can_fallthru) 2 [1.0%]  (can_fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 3 [bx] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 9900, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 3 [bx] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 100, maybe hot.
Predecessors:  0 [1.0%]  (can_fallthru)
Successors:  3 [81.0%]  (fallthru,can_fallthru) 5 [19.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 3 [bx] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  2 [81.0%]  (fallthru,can_fallthru)
Successors:  4 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 7 [sp]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 100, maybe hot.
Predecessors:  3 [100.0%]  (fallthru,can_fallthru) 5 [100.0%] 
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 5 prev 4, next -2, loop_depth 0, count 0, freq 19, maybe hot.
Predecessors:  2 [19.0%]  (can_fallthru)
Successors:  4 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 84 ("./CUtilities.c") 48)

(note 84 1 85 0 ( fp (expr_list:REG_DEP_TRUE (reg:DI 5 di [ fp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 85 84 7 0 ( file (expr_list:REG_DEP_TRUE (reg:DI 4 si [ file ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 7 [sp]
(note:HI 7 85 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 69 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 69 5 70 0 ./CUtilities.c:48 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 70 69 4 0 NOTE_INSN_PROLOGUE_END)

(insn 4 70 9 0 ./CUtilities.c:48 (set (reg/v/f:DI 3 bx [orig:60 file ] [60])
        (reg:DI 4 si [ file ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 69 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [ file ])
        (nil)))

(note:HI 9 4 11 0 ("./CUtilities.c") 49)

(call_insn:TI 11 9 87 0 ./CUtilities.c:49 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41] <function_decl 0x2b7f6e1aa000 fclose>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 69 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [ fp ])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ fp ]))
        (nil)))

(note 87 11 86 0 ( file (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:60 file ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 86 87 13 0 ( fp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 13 86 14 0 ./CUtilities.c:49 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:58 D.5846 ] [58])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 11 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:58 D.5846 ] [58])
        (nil)))

(jump_insn:TI 14 13 56 0 ./CUtilities.c:49 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 78)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 13 (insn_list:REG_DEP_ANTI 11 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 7 [sp]

(note:HI 56 14 57 NOTE_INSN_FUNCTION_END)

(note:HI 57 56 64 ("./CUtilities.c") 58)

;; Start of basic block 1, registers live: 7 [sp]
(note:HI 64 57 71 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note 71 64 72 1 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 72 71 88 1 ./CUtilities.c:58 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(note 88 72 73 1 ( file (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 73 88 74 1 ./CUtilities.c:58 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 72 (nil))
    (nil))
;; End of basic block 1, registers live:
 3 [bx] 7 [sp]

(barrier 74 73 17)

(note:HI 17 74 89 ("./CUtilities.c") 51)

(note 89 17 78 2 ( file (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:60 file ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 3 [bx] 7 [sp]
(code_label 78 89 16 2 218 "" [1 uses])

(note:HI 16 78 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 18 16 19 2 ./CUtilities.c:51 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 3 bx [orig:60 file ] [60])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:TI 19 18 31 2 ./CUtilities.c:51 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 79)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 18 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 2, registers live:
 3 [bx] 7 [sp]

;; Start of basic block 3, registers live: 3 [bx] 7 [sp]
(note:HI 31 19 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 32 31 33 3 ("./CUtilities.c") 54)

(insn:TI 33 32 34 3 ./CUtilities.c:54 (set (reg:DI 2 cx [ file ])
        (reg/v/f:DI 3 bx [orig:60 file ] [60])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:60 file ] [60])
        (nil)))

(insn 34 33 35 3 ./CUtilities.c:54 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2] <string_cst 0x2b7f6e72bcc0>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 35 34 36 3 ./CUtilities.c:54 (set (reg:DI 4 si)
        (const_int 1024 [0x400])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 36 35 76 3 ./CUtilities.c:54 (set (reg:DI 5 di)
        (symbol_ref:DI ("Message") [flags 0x2] <var_decl 0x2b7f6e4416e0 Message>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 76 36 38 3 ./CUtilities.c:54 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 38 76 39 3 ./CUtilities.c:54 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("snprintf") [flags 0x41] <function_decl 0x2b7f6e046700 snprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 33 (insn_list:REG_DEP_TRUE 34 (insn_list:REG_DEP_TRUE 76 (nil))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [ file ])
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_EH_REGION (const_int 0 [0x0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx [ file ]))
                        (nil)))))))
;; End of basic block 3, registers live:
 7 [sp]

;; Start of basic block 4, registers live: 7 [sp]
(code_label:HI 39 38 40 4 216 "" [1 uses])

(note:HI 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 41 40 42 4 ("./CUtilities.c") 55)

(insn:TI 42 41 43 4 ./CUtilities.c:55 (set (reg:DI 5 di)
        (symbol_ref:DI ("Message") [flags 0x2] <var_decl 0x2b7f6e4416e0 Message>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 43 42 44 4 ./CUtilities.c:55 (call (mem:QI (symbol_ref:DI ("perror") [flags 0x41] <function_decl 0x2b7f6e262000 perror>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 42 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note:HI 44 43 48 4 ("./CUtilities.c") 56)

(insn:TI 48 44 45 4 ./CUtilities.c:56 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b7f6e1a64d0 stderr>) [14 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 42 (insn_list:REG_DEP_ANTI 43 (nil)))
    (nil))

(insn 45 48 46 4 ./CUtilities.c:56 (set (reg:SI 2 cx)
        (const_int 56 [0x38])) 40 {*movsi_1} (insn_list:REG_DEP_OUTPUT 43 (nil))
    (nil))

(insn 46 45 47 4 ./CUtilities.c:56 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2] <string_cst 0x2b7f6e708ec0>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 43 (nil))
    (nil))

(insn:TI 47 46 75 4 ./CUtilities.c:56 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2] <string_cst 0x2b7f6e708f00>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 43 (nil))
    (nil))

(insn 75 47 50 4 ./CUtilities.c:56 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_OUTPUT 43 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 50 75 51 4 ./CUtilities.c:56 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b7f6e042700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 48 (insn_list:REG_DEP_TRUE 47 (insn_list:REG_DEP_TRUE 45 (insn_list:REG_DEP_TRUE 46 (insn_list:REG_DEP_TRUE 75 (insn_list:REG_DEP_ANTI 43 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 51 50 52 4 ./CUtilities.c:56 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_OUTPUT 48 (nil)))
    (nil))

(call_insn:TI 52 51 53 4 ./CUtilities.c:56 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b7f6e059100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_TRUE 51 (insn_list:REG_DEP_ANTI 50 (nil))))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 4, registers live:
 7 [sp]

(barrier:HI 53 52 22)

(note:HI 22 53 79 ("./CUtilities.c") 52)

;; Start of basic block 5, registers live: 7 [sp]
(code_label 79 22 21 5 219 "" [1 uses])

(note:HI 21 79 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 23 21 24 5 ./CUtilities.c:52 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2] <string_cst 0x2b7f6e72bb80>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 24 23 25 5 ./CUtilities.c:52 (set (reg:DI 4 si)
        (const_int 1024 [0x400])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 25 24 77 5 ./CUtilities.c:52 (set (reg:DI 5 di)
        (symbol_ref:DI ("Message") [flags 0x2] <var_decl 0x2b7f6e4416e0 Message>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 77 25 27 5 ./CUtilities.c:52 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 27 77 82 5 ./CUtilities.c:52 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("snprintf") [flags 0x41] <function_decl 0x2b7f6e046700 snprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 25 (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_TRUE 77 (nil)))))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(jump_insn 82 27 83 5 (set (pc)
        (label_ref 39)) -1 (nil)
    (nil))
;; End of basic block 5, registers live:
 7 [sp]

(barrier 83 82 68)

(note 68 83 0 NOTE_INSN_DELETED)


;; Function FileCheck (FileCheck)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: mode+0
Reg 5: file+0
Variables:
  name: mode
    offset 0
      (reg:DI 4 si [ mode ])
  name: file
    offset 0
      (reg:DI 5 di [ file ])

OUT:
Stack adjustment: 8


1 basic blocks, 2 edges.

Basic block 0 prev -1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)
Registers live at start: 3 [bx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 3 [bx] 7 [sp]

(note:HI 1 0 32 ("./CUtilities.c") 39)

(note 32 1 33 0 ( file (expr_list:REG_DEP_TRUE (reg:DI 5 di [ file ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 33 32 7 0 ( mode (expr_list:REG_DEP_TRUE (reg:DI 4 si [ mode ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 7 [sp]
(note:HI 7 33 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 29 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 29 5 30 0 ./CUtilities.c:39 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 30 29 3 0 NOTE_INSN_PROLOGUE_END)

(insn 3 30 9 0 ./CUtilities.c:39 (set (reg/v/f:DI 3 bx [orig:59 file ] [59])
        (reg:DI 5 di [ file ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 29 (nil))
    (nil))

(note:HI 9 3 12 0 ("./CUtilities.c") 40)

(call_insn:TI 12 9 35 0 ./CUtilities.c:40 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("FileOpen") [flags 0x3] <function_decl 0x2b7f6e3cc600 FileOpen>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 29 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [ mode ])
        (expr_list:REG_DEAD (reg:DI 5 di [ file ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ file ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ mode ]))
            (nil))))

(note 35 12 34 0 ( mode (nil)) NOTE_INSN_VAR_LOCATION)

(note 34 35 14 0 ( file (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:59 file ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 14 34 13 0 ./CUtilities.c:40 (set (reg:DI 4 si [ file ])
        (reg/v/f:DI 3 bx [orig:59 file ] [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_TRUE 3 (nil)))
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:59 file ] [59])
        (nil)))

(insn 13 14 31 0 ./CUtilities.c:40 (set (reg:DI 5 di [orig:58 D.5841 ] [58])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 12 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 31 13 36 0 ./CUtilities.c:41 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_OUTPUT 3 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_ANTI 12 (nil)))))
    (nil))

(note 36 31 16 0 ( file (expr_list:REG_DEP_TRUE (reg:DI 4 si [ file ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn/j:TI 16 36 37 0 ./CUtilities.c:40 (call (mem:QI (symbol_ref:DI ("FileClose") [flags 0x3] <function_decl 0x2b7f6e3cc400 FileClose>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 13 (insn_list:REG_DEP_TRUE 14 (insn_list:REG_DEP_ANTI 12 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 4 si [ file ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.5841 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.5841 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ file ]))
            (nil))))

(note 37 16 17 0 ( file (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 0, registers live:
 3 [bx] 7 [sp]

(barrier:HI 17 37 18)

(note:HI 18 17 19 NOTE_INSN_FUNCTION_END)

(note:HI 19 18 28 NOTE_INSN_DELETED)

(note 28 19 0 NOTE_INSN_DELETED)

