#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e8a0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ed3810 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1e88410 .functor NOT 1, L_0x1efde20, C4<0>, C4<0>, C4<0>;
L_0x1ea0220 .functor XOR 8, L_0x1efd9b0, L_0x1efdb70, C4<00000000>, C4<00000000>;
L_0x1ed4c30 .functor XOR 8, L_0x1ea0220, L_0x1efdcb0, C4<00000000>, C4<00000000>;
v0x1efb590_0 .net *"_ivl_10", 7 0, L_0x1efdcb0;  1 drivers
v0x1efb690_0 .net *"_ivl_12", 7 0, L_0x1ed4c30;  1 drivers
v0x1efb770_0 .net *"_ivl_2", 7 0, L_0x1efd910;  1 drivers
v0x1efb830_0 .net *"_ivl_4", 7 0, L_0x1efd9b0;  1 drivers
v0x1efb910_0 .net *"_ivl_6", 7 0, L_0x1efdb70;  1 drivers
v0x1efba40_0 .net *"_ivl_8", 7 0, L_0x1ea0220;  1 drivers
v0x1efbb20_0 .net "areset", 0 0, L_0x1e88820;  1 drivers
v0x1efbbc0_0 .var "clk", 0 0;
v0x1efbc60_0 .net "predict_history_dut", 6 0, v0x1efa920_0;  1 drivers
v0x1efbdb0_0 .net "predict_history_ref", 6 0, L_0x1efd780;  1 drivers
v0x1efbe50_0 .net "predict_pc", 6 0, L_0x1efca10;  1 drivers
v0x1efbef0_0 .net "predict_taken_dut", 0 0, v0x1efab60_0;  1 drivers
v0x1efbf90_0 .net "predict_taken_ref", 0 0, L_0x1efd5c0;  1 drivers
v0x1efc030_0 .net "predict_valid", 0 0, v0x1ef7c30_0;  1 drivers
v0x1efc0d0_0 .var/2u "stats1", 223 0;
v0x1efc170_0 .var/2u "strobe", 0 0;
v0x1efc230_0 .net "tb_match", 0 0, L_0x1efde20;  1 drivers
v0x1efc3e0_0 .net "tb_mismatch", 0 0, L_0x1e88410;  1 drivers
v0x1efc480_0 .net "train_history", 6 0, L_0x1efcfc0;  1 drivers
v0x1efc540_0 .net "train_mispredicted", 0 0, L_0x1efce60;  1 drivers
v0x1efc5e0_0 .net "train_pc", 6 0, L_0x1efd150;  1 drivers
v0x1efc6a0_0 .net "train_taken", 0 0, L_0x1efcc40;  1 drivers
v0x1efc740_0 .net "train_valid", 0 0, v0x1ef85b0_0;  1 drivers
v0x1efc7e0_0 .net "wavedrom_enable", 0 0, v0x1ef8680_0;  1 drivers
v0x1efc880_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1ef8720_0;  1 drivers
v0x1efc920_0 .net "wavedrom_title", 511 0, v0x1ef8800_0;  1 drivers
L_0x1efd910 .concat [ 7 1 0 0], L_0x1efd780, L_0x1efd5c0;
L_0x1efd9b0 .concat [ 7 1 0 0], L_0x1efd780, L_0x1efd5c0;
L_0x1efdb70 .concat [ 7 1 0 0], v0x1efa920_0, v0x1efab60_0;
L_0x1efdcb0 .concat [ 7 1 0 0], L_0x1efd780, L_0x1efd5c0;
L_0x1efde20 .cmp/eeq 8, L_0x1efd910, L_0x1ed4c30;
S_0x1e87790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1ed3810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1e8c150 .param/l "LNT" 0 3 22, C4<01>;
P_0x1e8c190 .param/l "LT" 0 3 22, C4<10>;
P_0x1e8c1d0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1e8c210 .param/l "ST" 0 3 22, C4<11>;
P_0x1e8c250 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1e88d00 .functor XOR 7, v0x1ef5dd0_0, L_0x1efca10, C4<0000000>, C4<0000000>;
L_0x1eb14b0 .functor XOR 7, L_0x1efcfc0, L_0x1efd150, C4<0000000>, C4<0000000>;
v0x1ec3f80_0 .net *"_ivl_11", 0 0, L_0x1efd4d0;  1 drivers
L_0x7f61580911c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ec4250_0 .net *"_ivl_12", 0 0, L_0x7f61580911c8;  1 drivers
L_0x7f6158091210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e88480_0 .net *"_ivl_16", 6 0, L_0x7f6158091210;  1 drivers
v0x1e886c0_0 .net *"_ivl_4", 1 0, L_0x1efd2e0;  1 drivers
v0x1e88890_0 .net *"_ivl_6", 8 0, L_0x1efd3e0;  1 drivers
L_0x7f6158091180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e88df0_0 .net *"_ivl_9", 1 0, L_0x7f6158091180;  1 drivers
v0x1ef5ab0_0 .net "areset", 0 0, L_0x1e88820;  alias, 1 drivers
v0x1ef5b70_0 .net "clk", 0 0, v0x1efbbc0_0;  1 drivers
v0x1ef5c30 .array "pht", 0 127, 1 0;
v0x1ef5cf0_0 .net "predict_history", 6 0, L_0x1efd780;  alias, 1 drivers
v0x1ef5dd0_0 .var "predict_history_r", 6 0;
v0x1ef5eb0_0 .net "predict_index", 6 0, L_0x1e88d00;  1 drivers
v0x1ef5f90_0 .net "predict_pc", 6 0, L_0x1efca10;  alias, 1 drivers
v0x1ef6070_0 .net "predict_taken", 0 0, L_0x1efd5c0;  alias, 1 drivers
v0x1ef6130_0 .net "predict_valid", 0 0, v0x1ef7c30_0;  alias, 1 drivers
v0x1ef61f0_0 .net "train_history", 6 0, L_0x1efcfc0;  alias, 1 drivers
v0x1ef62d0_0 .net "train_index", 6 0, L_0x1eb14b0;  1 drivers
v0x1ef63b0_0 .net "train_mispredicted", 0 0, L_0x1efce60;  alias, 1 drivers
v0x1ef6470_0 .net "train_pc", 6 0, L_0x1efd150;  alias, 1 drivers
v0x1ef6550_0 .net "train_taken", 0 0, L_0x1efcc40;  alias, 1 drivers
v0x1ef6610_0 .net "train_valid", 0 0, v0x1ef85b0_0;  alias, 1 drivers
E_0x1e96ea0 .event posedge, v0x1ef5ab0_0, v0x1ef5b70_0;
L_0x1efd2e0 .array/port v0x1ef5c30, L_0x1efd3e0;
L_0x1efd3e0 .concat [ 7 2 0 0], L_0x1e88d00, L_0x7f6158091180;
L_0x1efd4d0 .part L_0x1efd2e0, 1, 1;
L_0x1efd5c0 .functor MUXZ 1, L_0x7f61580911c8, L_0x1efd4d0, v0x1ef7c30_0, C4<>;
L_0x1efd780 .functor MUXZ 7, L_0x7f6158091210, v0x1ef5dd0_0, v0x1ef7c30_0, C4<>;
S_0x1eb07e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1e87790;
 .timescale -12 -12;
v0x1ec3b60_0 .var/i "i", 31 0;
S_0x1ef6830 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1ed3810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1ef69e0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1e88820 .functor BUFZ 1, v0x1ef7d00_0, C4<0>, C4<0>, C4<0>;
L_0x7f61580910a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ef74c0_0 .net *"_ivl_10", 0 0, L_0x7f61580910a8;  1 drivers
L_0x7f61580910f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ef75a0_0 .net *"_ivl_14", 6 0, L_0x7f61580910f0;  1 drivers
L_0x7f6158091138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ef7680_0 .net *"_ivl_18", 6 0, L_0x7f6158091138;  1 drivers
L_0x7f6158091018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ef7740_0 .net *"_ivl_2", 6 0, L_0x7f6158091018;  1 drivers
L_0x7f6158091060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ef7820_0 .net *"_ivl_6", 0 0, L_0x7f6158091060;  1 drivers
v0x1ef7950_0 .net "areset", 0 0, L_0x1e88820;  alias, 1 drivers
v0x1ef79f0_0 .net "clk", 0 0, v0x1efbbc0_0;  alias, 1 drivers
v0x1ef7ac0_0 .net "predict_pc", 6 0, L_0x1efca10;  alias, 1 drivers
v0x1ef7b90_0 .var "predict_pc_r", 6 0;
v0x1ef7c30_0 .var "predict_valid", 0 0;
v0x1ef7d00_0 .var "reset", 0 0;
v0x1ef7da0_0 .net "tb_match", 0 0, L_0x1efde20;  alias, 1 drivers
v0x1ef7e60_0 .net "train_history", 6 0, L_0x1efcfc0;  alias, 1 drivers
v0x1ef7f50_0 .var "train_history_r", 6 0;
v0x1ef8010_0 .net "train_mispredicted", 0 0, L_0x1efce60;  alias, 1 drivers
v0x1ef80e0_0 .var "train_mispredicted_r", 0 0;
v0x1ef8180_0 .net "train_pc", 6 0, L_0x1efd150;  alias, 1 drivers
v0x1ef8380_0 .var "train_pc_r", 6 0;
v0x1ef8440_0 .net "train_taken", 0 0, L_0x1efcc40;  alias, 1 drivers
v0x1ef8510_0 .var "train_taken_r", 0 0;
v0x1ef85b0_0 .var "train_valid", 0 0;
v0x1ef8680_0 .var "wavedrom_enable", 0 0;
v0x1ef8720_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1ef8800_0 .var "wavedrom_title", 511 0;
E_0x1e96340/0 .event negedge, v0x1ef5b70_0;
E_0x1e96340/1 .event posedge, v0x1ef5b70_0;
E_0x1e96340 .event/or E_0x1e96340/0, E_0x1e96340/1;
L_0x1efca10 .functor MUXZ 7, L_0x7f6158091018, v0x1ef7b90_0, v0x1ef7c30_0, C4<>;
L_0x1efcc40 .functor MUXZ 1, L_0x7f6158091060, v0x1ef8510_0, v0x1ef85b0_0, C4<>;
L_0x1efce60 .functor MUXZ 1, L_0x7f61580910a8, v0x1ef80e0_0, v0x1ef85b0_0, C4<>;
L_0x1efcfc0 .functor MUXZ 7, L_0x7f61580910f0, v0x1ef7f50_0, v0x1ef85b0_0, C4<>;
L_0x1efd150 .functor MUXZ 7, L_0x7f6158091138, v0x1ef8380_0, v0x1ef85b0_0, C4<>;
S_0x1ef6aa0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1ef6830;
 .timescale -12 -12;
v0x1ef6d00_0 .var/2u "arfail", 0 0;
v0x1ef6de0_0 .var "async", 0 0;
v0x1ef6ea0_0 .var/2u "datafail", 0 0;
v0x1ef6f40_0 .var/2u "srfail", 0 0;
E_0x1e960f0 .event posedge, v0x1ef5b70_0;
E_0x1e7a9f0 .event negedge, v0x1ef5b70_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1e960f0;
    %wait E_0x1e960f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef7d00_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e960f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1e7a9f0;
    %load/vec4 v0x1ef7da0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef6ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef7d00_0, 0;
    %wait E_0x1e960f0;
    %load/vec4 v0x1ef7da0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef6d00_0, 0, 1;
    %wait E_0x1e960f0;
    %load/vec4 v0x1ef7da0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef6f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef7d00_0, 0;
    %load/vec4 v0x1ef6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1ef6d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1ef6de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1ef6ea0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1ef6de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1ef7000 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1ef6830;
 .timescale -12 -12;
v0x1ef7200_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ef72e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1ef6830;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ef8a80 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1ed3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1ef8c40 .param/l "PHT_SIZE" 0 4 17, +C4<00000000000000000000000010000000>;
v0x1ef95a0_0 .net "areset", 0 0, L_0x1e88820;  alias, 1 drivers
v0x1ef96b0_0 .net "clk", 0 0, v0x1efbbc0_0;  alias, 1 drivers
v0x1ef97c0_0 .var "global_history", 6 0;
v0x1ef9860 .array "pht", 0 127, 1 0;
v0x1efa920_0 .var "predict_history", 6 0;
v0x1efaa50_0 .net "predict_pc", 6 0, L_0x1efca10;  alias, 1 drivers
v0x1efab60_0 .var "predict_taken", 0 0;
v0x1efac20_0 .net "predict_valid", 0 0, v0x1ef7c30_0;  alias, 1 drivers
v0x1efad10_0 .net "train_history", 6 0, L_0x1efcfc0;  alias, 1 drivers
v0x1efadd0_0 .net "train_mispredicted", 0 0, L_0x1efce60;  alias, 1 drivers
v0x1efaec0_0 .net "train_pc", 6 0, L_0x1efd150;  alias, 1 drivers
v0x1efafd0_0 .net "train_taken", 0 0, L_0x1efcc40;  alias, 1 drivers
v0x1efb0c0_0 .net "train_valid", 0 0, v0x1ef85b0_0;  alias, 1 drivers
v0x1ef9860_0 .array/port v0x1ef9860, 0;
E_0x1edb690/0 .event anyedge, v0x1ef6130_0, v0x1ef5f90_0, v0x1ef97c0_0, v0x1ef9860_0;
v0x1ef9860_1 .array/port v0x1ef9860, 1;
v0x1ef9860_2 .array/port v0x1ef9860, 2;
v0x1ef9860_3 .array/port v0x1ef9860, 3;
v0x1ef9860_4 .array/port v0x1ef9860, 4;
E_0x1edb690/1 .event anyedge, v0x1ef9860_1, v0x1ef9860_2, v0x1ef9860_3, v0x1ef9860_4;
v0x1ef9860_5 .array/port v0x1ef9860, 5;
v0x1ef9860_6 .array/port v0x1ef9860, 6;
v0x1ef9860_7 .array/port v0x1ef9860, 7;
v0x1ef9860_8 .array/port v0x1ef9860, 8;
E_0x1edb690/2 .event anyedge, v0x1ef9860_5, v0x1ef9860_6, v0x1ef9860_7, v0x1ef9860_8;
v0x1ef9860_9 .array/port v0x1ef9860, 9;
v0x1ef9860_10 .array/port v0x1ef9860, 10;
v0x1ef9860_11 .array/port v0x1ef9860, 11;
v0x1ef9860_12 .array/port v0x1ef9860, 12;
E_0x1edb690/3 .event anyedge, v0x1ef9860_9, v0x1ef9860_10, v0x1ef9860_11, v0x1ef9860_12;
v0x1ef9860_13 .array/port v0x1ef9860, 13;
v0x1ef9860_14 .array/port v0x1ef9860, 14;
v0x1ef9860_15 .array/port v0x1ef9860, 15;
v0x1ef9860_16 .array/port v0x1ef9860, 16;
E_0x1edb690/4 .event anyedge, v0x1ef9860_13, v0x1ef9860_14, v0x1ef9860_15, v0x1ef9860_16;
v0x1ef9860_17 .array/port v0x1ef9860, 17;
v0x1ef9860_18 .array/port v0x1ef9860, 18;
v0x1ef9860_19 .array/port v0x1ef9860, 19;
v0x1ef9860_20 .array/port v0x1ef9860, 20;
E_0x1edb690/5 .event anyedge, v0x1ef9860_17, v0x1ef9860_18, v0x1ef9860_19, v0x1ef9860_20;
v0x1ef9860_21 .array/port v0x1ef9860, 21;
v0x1ef9860_22 .array/port v0x1ef9860, 22;
v0x1ef9860_23 .array/port v0x1ef9860, 23;
v0x1ef9860_24 .array/port v0x1ef9860, 24;
E_0x1edb690/6 .event anyedge, v0x1ef9860_21, v0x1ef9860_22, v0x1ef9860_23, v0x1ef9860_24;
v0x1ef9860_25 .array/port v0x1ef9860, 25;
v0x1ef9860_26 .array/port v0x1ef9860, 26;
v0x1ef9860_27 .array/port v0x1ef9860, 27;
v0x1ef9860_28 .array/port v0x1ef9860, 28;
E_0x1edb690/7 .event anyedge, v0x1ef9860_25, v0x1ef9860_26, v0x1ef9860_27, v0x1ef9860_28;
v0x1ef9860_29 .array/port v0x1ef9860, 29;
v0x1ef9860_30 .array/port v0x1ef9860, 30;
v0x1ef9860_31 .array/port v0x1ef9860, 31;
v0x1ef9860_32 .array/port v0x1ef9860, 32;
E_0x1edb690/8 .event anyedge, v0x1ef9860_29, v0x1ef9860_30, v0x1ef9860_31, v0x1ef9860_32;
v0x1ef9860_33 .array/port v0x1ef9860, 33;
v0x1ef9860_34 .array/port v0x1ef9860, 34;
v0x1ef9860_35 .array/port v0x1ef9860, 35;
v0x1ef9860_36 .array/port v0x1ef9860, 36;
E_0x1edb690/9 .event anyedge, v0x1ef9860_33, v0x1ef9860_34, v0x1ef9860_35, v0x1ef9860_36;
v0x1ef9860_37 .array/port v0x1ef9860, 37;
v0x1ef9860_38 .array/port v0x1ef9860, 38;
v0x1ef9860_39 .array/port v0x1ef9860, 39;
v0x1ef9860_40 .array/port v0x1ef9860, 40;
E_0x1edb690/10 .event anyedge, v0x1ef9860_37, v0x1ef9860_38, v0x1ef9860_39, v0x1ef9860_40;
v0x1ef9860_41 .array/port v0x1ef9860, 41;
v0x1ef9860_42 .array/port v0x1ef9860, 42;
v0x1ef9860_43 .array/port v0x1ef9860, 43;
v0x1ef9860_44 .array/port v0x1ef9860, 44;
E_0x1edb690/11 .event anyedge, v0x1ef9860_41, v0x1ef9860_42, v0x1ef9860_43, v0x1ef9860_44;
v0x1ef9860_45 .array/port v0x1ef9860, 45;
v0x1ef9860_46 .array/port v0x1ef9860, 46;
v0x1ef9860_47 .array/port v0x1ef9860, 47;
v0x1ef9860_48 .array/port v0x1ef9860, 48;
E_0x1edb690/12 .event anyedge, v0x1ef9860_45, v0x1ef9860_46, v0x1ef9860_47, v0x1ef9860_48;
v0x1ef9860_49 .array/port v0x1ef9860, 49;
v0x1ef9860_50 .array/port v0x1ef9860, 50;
v0x1ef9860_51 .array/port v0x1ef9860, 51;
v0x1ef9860_52 .array/port v0x1ef9860, 52;
E_0x1edb690/13 .event anyedge, v0x1ef9860_49, v0x1ef9860_50, v0x1ef9860_51, v0x1ef9860_52;
v0x1ef9860_53 .array/port v0x1ef9860, 53;
v0x1ef9860_54 .array/port v0x1ef9860, 54;
v0x1ef9860_55 .array/port v0x1ef9860, 55;
v0x1ef9860_56 .array/port v0x1ef9860, 56;
E_0x1edb690/14 .event anyedge, v0x1ef9860_53, v0x1ef9860_54, v0x1ef9860_55, v0x1ef9860_56;
v0x1ef9860_57 .array/port v0x1ef9860, 57;
v0x1ef9860_58 .array/port v0x1ef9860, 58;
v0x1ef9860_59 .array/port v0x1ef9860, 59;
v0x1ef9860_60 .array/port v0x1ef9860, 60;
E_0x1edb690/15 .event anyedge, v0x1ef9860_57, v0x1ef9860_58, v0x1ef9860_59, v0x1ef9860_60;
v0x1ef9860_61 .array/port v0x1ef9860, 61;
v0x1ef9860_62 .array/port v0x1ef9860, 62;
v0x1ef9860_63 .array/port v0x1ef9860, 63;
v0x1ef9860_64 .array/port v0x1ef9860, 64;
E_0x1edb690/16 .event anyedge, v0x1ef9860_61, v0x1ef9860_62, v0x1ef9860_63, v0x1ef9860_64;
v0x1ef9860_65 .array/port v0x1ef9860, 65;
v0x1ef9860_66 .array/port v0x1ef9860, 66;
v0x1ef9860_67 .array/port v0x1ef9860, 67;
v0x1ef9860_68 .array/port v0x1ef9860, 68;
E_0x1edb690/17 .event anyedge, v0x1ef9860_65, v0x1ef9860_66, v0x1ef9860_67, v0x1ef9860_68;
v0x1ef9860_69 .array/port v0x1ef9860, 69;
v0x1ef9860_70 .array/port v0x1ef9860, 70;
v0x1ef9860_71 .array/port v0x1ef9860, 71;
v0x1ef9860_72 .array/port v0x1ef9860, 72;
E_0x1edb690/18 .event anyedge, v0x1ef9860_69, v0x1ef9860_70, v0x1ef9860_71, v0x1ef9860_72;
v0x1ef9860_73 .array/port v0x1ef9860, 73;
v0x1ef9860_74 .array/port v0x1ef9860, 74;
v0x1ef9860_75 .array/port v0x1ef9860, 75;
v0x1ef9860_76 .array/port v0x1ef9860, 76;
E_0x1edb690/19 .event anyedge, v0x1ef9860_73, v0x1ef9860_74, v0x1ef9860_75, v0x1ef9860_76;
v0x1ef9860_77 .array/port v0x1ef9860, 77;
v0x1ef9860_78 .array/port v0x1ef9860, 78;
v0x1ef9860_79 .array/port v0x1ef9860, 79;
v0x1ef9860_80 .array/port v0x1ef9860, 80;
E_0x1edb690/20 .event anyedge, v0x1ef9860_77, v0x1ef9860_78, v0x1ef9860_79, v0x1ef9860_80;
v0x1ef9860_81 .array/port v0x1ef9860, 81;
v0x1ef9860_82 .array/port v0x1ef9860, 82;
v0x1ef9860_83 .array/port v0x1ef9860, 83;
v0x1ef9860_84 .array/port v0x1ef9860, 84;
E_0x1edb690/21 .event anyedge, v0x1ef9860_81, v0x1ef9860_82, v0x1ef9860_83, v0x1ef9860_84;
v0x1ef9860_85 .array/port v0x1ef9860, 85;
v0x1ef9860_86 .array/port v0x1ef9860, 86;
v0x1ef9860_87 .array/port v0x1ef9860, 87;
v0x1ef9860_88 .array/port v0x1ef9860, 88;
E_0x1edb690/22 .event anyedge, v0x1ef9860_85, v0x1ef9860_86, v0x1ef9860_87, v0x1ef9860_88;
v0x1ef9860_89 .array/port v0x1ef9860, 89;
v0x1ef9860_90 .array/port v0x1ef9860, 90;
v0x1ef9860_91 .array/port v0x1ef9860, 91;
v0x1ef9860_92 .array/port v0x1ef9860, 92;
E_0x1edb690/23 .event anyedge, v0x1ef9860_89, v0x1ef9860_90, v0x1ef9860_91, v0x1ef9860_92;
v0x1ef9860_93 .array/port v0x1ef9860, 93;
v0x1ef9860_94 .array/port v0x1ef9860, 94;
v0x1ef9860_95 .array/port v0x1ef9860, 95;
v0x1ef9860_96 .array/port v0x1ef9860, 96;
E_0x1edb690/24 .event anyedge, v0x1ef9860_93, v0x1ef9860_94, v0x1ef9860_95, v0x1ef9860_96;
v0x1ef9860_97 .array/port v0x1ef9860, 97;
v0x1ef9860_98 .array/port v0x1ef9860, 98;
v0x1ef9860_99 .array/port v0x1ef9860, 99;
v0x1ef9860_100 .array/port v0x1ef9860, 100;
E_0x1edb690/25 .event anyedge, v0x1ef9860_97, v0x1ef9860_98, v0x1ef9860_99, v0x1ef9860_100;
v0x1ef9860_101 .array/port v0x1ef9860, 101;
v0x1ef9860_102 .array/port v0x1ef9860, 102;
v0x1ef9860_103 .array/port v0x1ef9860, 103;
v0x1ef9860_104 .array/port v0x1ef9860, 104;
E_0x1edb690/26 .event anyedge, v0x1ef9860_101, v0x1ef9860_102, v0x1ef9860_103, v0x1ef9860_104;
v0x1ef9860_105 .array/port v0x1ef9860, 105;
v0x1ef9860_106 .array/port v0x1ef9860, 106;
v0x1ef9860_107 .array/port v0x1ef9860, 107;
v0x1ef9860_108 .array/port v0x1ef9860, 108;
E_0x1edb690/27 .event anyedge, v0x1ef9860_105, v0x1ef9860_106, v0x1ef9860_107, v0x1ef9860_108;
v0x1ef9860_109 .array/port v0x1ef9860, 109;
v0x1ef9860_110 .array/port v0x1ef9860, 110;
v0x1ef9860_111 .array/port v0x1ef9860, 111;
v0x1ef9860_112 .array/port v0x1ef9860, 112;
E_0x1edb690/28 .event anyedge, v0x1ef9860_109, v0x1ef9860_110, v0x1ef9860_111, v0x1ef9860_112;
v0x1ef9860_113 .array/port v0x1ef9860, 113;
v0x1ef9860_114 .array/port v0x1ef9860, 114;
v0x1ef9860_115 .array/port v0x1ef9860, 115;
v0x1ef9860_116 .array/port v0x1ef9860, 116;
E_0x1edb690/29 .event anyedge, v0x1ef9860_113, v0x1ef9860_114, v0x1ef9860_115, v0x1ef9860_116;
v0x1ef9860_117 .array/port v0x1ef9860, 117;
v0x1ef9860_118 .array/port v0x1ef9860, 118;
v0x1ef9860_119 .array/port v0x1ef9860, 119;
v0x1ef9860_120 .array/port v0x1ef9860, 120;
E_0x1edb690/30 .event anyedge, v0x1ef9860_117, v0x1ef9860_118, v0x1ef9860_119, v0x1ef9860_120;
v0x1ef9860_121 .array/port v0x1ef9860, 121;
v0x1ef9860_122 .array/port v0x1ef9860, 122;
v0x1ef9860_123 .array/port v0x1ef9860, 123;
v0x1ef9860_124 .array/port v0x1ef9860, 124;
E_0x1edb690/31 .event anyedge, v0x1ef9860_121, v0x1ef9860_122, v0x1ef9860_123, v0x1ef9860_124;
v0x1ef9860_125 .array/port v0x1ef9860, 125;
v0x1ef9860_126 .array/port v0x1ef9860, 126;
v0x1ef9860_127 .array/port v0x1ef9860, 127;
E_0x1edb690/32 .event anyedge, v0x1ef9860_125, v0x1ef9860_126, v0x1ef9860_127;
E_0x1edb690 .event/or E_0x1edb690/0, E_0x1edb690/1, E_0x1edb690/2, E_0x1edb690/3, E_0x1edb690/4, E_0x1edb690/5, E_0x1edb690/6, E_0x1edb690/7, E_0x1edb690/8, E_0x1edb690/9, E_0x1edb690/10, E_0x1edb690/11, E_0x1edb690/12, E_0x1edb690/13, E_0x1edb690/14, E_0x1edb690/15, E_0x1edb690/16, E_0x1edb690/17, E_0x1edb690/18, E_0x1edb690/19, E_0x1edb690/20, E_0x1edb690/21, E_0x1edb690/22, E_0x1edb690/23, E_0x1edb690/24, E_0x1edb690/25, E_0x1edb690/26, E_0x1edb690/27, E_0x1edb690/28, E_0x1edb690/29, E_0x1edb690/30, E_0x1edb690/31, E_0x1edb690/32;
S_0x1ef92a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x1ef8a80;
 .timescale 0 0;
v0x1ef94a0_0 .var/2s "i", 31 0;
S_0x1efb370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1ed3810;
 .timescale -12 -12;
E_0x1edb980 .event anyedge, v0x1efc170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1efc170_0;
    %nor/r;
    %assign/vec4 v0x1efc170_0, 0;
    %wait E_0x1edb980;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ef6830;
T_4 ;
    %wait E_0x1e960f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef7d00_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef7d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef7c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef80e0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1ef7f50_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ef8380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef8510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef7c30_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ef7b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef6de0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1ef6aa0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef72e0;
    %join;
    %wait E_0x1e960f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef7d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef7c30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ef7b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef7c30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef7f50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ef8380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef8510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef80e0_0, 0;
    %wait E_0x1e7a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef7d00_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1ef7f50_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e960f0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef7f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef8510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e960f0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef72e0;
    %join;
    %wait E_0x1e960f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef7d00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ef7b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef7c30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef7f50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ef8380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef8510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef80e0_0, 0;
    %wait E_0x1e7a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef7d00_0, 0;
    %wait E_0x1e960f0;
    %wait E_0x1e960f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1ef7f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef8510_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e960f0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef7f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef8510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1ef7f50_0, 0;
    %wait E_0x1e960f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e960f0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef72e0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e96340;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1ef85b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef8510_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ef8380_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ef7b90_0, 0;
    %assign/vec4 v0x1ef7c30_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1ef7f50_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1ef80e0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1e87790;
T_5 ;
    %wait E_0x1e96ea0;
    %load/vec4 v0x1ef5ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1eb07e0;
    %jmp t_0;
    .scope S_0x1eb07e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ec3b60_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1ec3b60_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1ec3b60_0;
    %store/vec4a v0x1ef5c30, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1ec3b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1ec3b60_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1e87790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1ef5dd0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1ef6130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1ef5dd0_0;
    %load/vec4 v0x1ef6070_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1ef5dd0_0, 0;
T_5.5 ;
    %load/vec4 v0x1ef6610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1ef62d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ef5c30, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1ef6550_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1ef62d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ef5c30, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1ef62d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ef5c30, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1ef62d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ef5c30, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1ef6550_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1ef62d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ef5c30, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1ef62d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ef5c30, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1ef63b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1ef61f0_0;
    %load/vec4 v0x1ef6550_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1ef5dd0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ef8a80;
T_6 ;
    %wait E_0x1edb690;
    %load/vec4 v0x1efac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1efaa50_0;
    %load/vec4 v0x1ef97c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ef9860, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1efab60_0, 0, 1;
    %load/vec4 v0x1ef97c0_0;
    %store/vec4 v0x1efa920_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efab60_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1efa920_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1ef8a80;
T_7 ;
    %wait E_0x1e96ea0;
    %load/vec4 v0x1ef95a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef97c0_0, 0;
    %fork t_3, S_0x1ef92a0;
    %jmp t_2;
    .scope S_0x1ef92a0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef94a0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1ef94a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x1ef94a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ef9860, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef94a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ef94a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1ef8a80;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1efb0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1efafd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.7, 8;
    %load/vec4 v0x1efaec0_0;
    %load/vec4 v0x1ef97c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ef9860, 4;
    %addi 1, 0, 2;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %load/vec4 v0x1efaec0_0;
    %load/vec4 v0x1ef97c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ef9860, 4;
    %subi 1, 0, 2;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %load/vec4 v0x1efaec0_0;
    %load/vec4 v0x1ef97c0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ef9860, 0, 4;
    %load/vec4 v0x1efadd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %load/vec4 v0x1efad10_0;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x1ef97c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1efafd0_0;
    %pad/u 7;
    %or;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %assign/vec4 v0x1ef97c0_0, 0;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ed3810;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efbbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efc170_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1ed3810;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1efbbc0_0;
    %inv;
    %store/vec4 v0x1efbbc0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1ed3810;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ef79f0_0, v0x1efc3e0_0, v0x1efbbc0_0, v0x1efbb20_0, v0x1efc030_0, v0x1efbe50_0, v0x1efc740_0, v0x1efc6a0_0, v0x1efc540_0, v0x1efc480_0, v0x1efc5e0_0, v0x1efbf90_0, v0x1efbef0_0, v0x1efbdb0_0, v0x1efbc60_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1ed3810;
T_11 ;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1ed3810;
T_12 ;
    %wait E_0x1e96340;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efc0d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efc0d0_0, 4, 32;
    %load/vec4 v0x1efc230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efc0d0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efc0d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efc0d0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1efbf90_0;
    %load/vec4 v0x1efbf90_0;
    %load/vec4 v0x1efbef0_0;
    %xor;
    %load/vec4 v0x1efbf90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efc0d0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efc0d0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1efbdb0_0;
    %load/vec4 v0x1efbdb0_0;
    %load/vec4 v0x1efbc60_0;
    %xor;
    %load/vec4 v0x1efbdb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efc0d0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1efc0d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efc0d0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/gshare/iter6/response0/top_module.sv";
