// Seed: 661381295
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  id_5(
      .id_0(1'b0), .id_1(1'd0), .id_2(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_3
  );
  wire id_8;
endmodule
