// Seed: 604343738
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    output tri0 id_4
    , id_30,
    output tri0 id_5,
    input wor id_6
    , id_31,
    output supply0 id_7,
    input wor id_8,
    output tri1 id_9,
    input wire id_10,
    output wire id_11,
    input tri0 id_12,
    output tri0 id_13,
    input uwire id_14,
    input supply1 id_15,
    input supply0 id_16,
    output wand id_17,
    input tri1 id_18,
    input supply0 id_19,
    output uwire id_20,
    output supply0 id_21,
    input tri1 id_22,
    input supply0 id_23,
    input wor id_24,
    input wor id_25,
    output supply0 id_26,
    output wor id_27,
    output tri0 id_28
);
endmodule
module module_1 #(
    parameter id_3 = 32'd51
) (
    output tri1 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wand _id_3
);
  parameter id_5 = 1;
  assign id_0 = 1;
  logic id_6;
  wire [-1 'b0 ===  id_3 : 1] id_7;
  assign id_7 = id_2;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
