module sr_latch_tb;

	// Inputs
	reg s;
	reg r;

	// Outputs
	wire q;
	wire qb;

	// Instantiate the Unit Under Test (UUT)
	sr_latch uut (
		.s(s), 
		.r(r), 
		.q(q), 
		.qb(qb)
	);
   initial begin
     s=1'b0;r=1'b0;
	  #10;
	  s=1'b0;r=1'b1;
	  #10;
	  s=1'b1;r=1'b0;
	  #10;
	  s=1'b1;r=1'b1;
      #10;
      $finish;         
   end
   initial begin
      $monitor(" s=%b, r=%b, q=%b, qb=%b", 
               s, r, q, qb);
   end

endmodule
